Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 05:29:33 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/m111061549/SOC/lab-fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (160)
6. checking no_output_delay (167)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (160)
--------------------------------
 There are 160 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (167)
---------------------------------
 There are 167 ports with no output delay specified. (HIGH)

arready
awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.138        0.000                      0                  315        0.137        0.000                      0                  315        6.500        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.138        0.000                      0                  315        0.137        0.000                      0                  315        6.500        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            axisout/buff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.725ns  (logic 8.816ns (64.231%)  route 4.909ns (35.769%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.272    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.603 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.232    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.539 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    14.539    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.915 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.246 r  axisout/psum_buffer_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    15.875    axisout/fir_data[31]
                                                                      r  axisout/buff[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    16.182 r  axisout/buff[31]_i_2/O
                         net (fo=1, unplaced)         0.000    16.182    axisout/buff_in[31]
                         FDCE                                         r  axisout/buff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[31]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    axisout/buff_reg[31]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -16.182    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            psum_buffer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.725ns  (logic 8.816ns (64.231%)  route 4.909ns (35.769%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.272    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.603 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.232    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.539 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    14.539    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.915 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.246 r  axisout/psum_buffer_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    15.875    fir_data[31]
                                                                      r  psum_buffer[31]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    16.182 r  psum_buffer[31]_i_1/O
                         net (fo=1, unplaced)         0.000    16.182    psum_buffer[31]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[31]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    psum_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -16.182    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            axisout/buff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.608ns  (logic 8.699ns (63.924%)  route 4.909ns (36.076%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.486 r  psum_buffer_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.115    axisout/mul_out__3[7]
                                                                      r  axisout/psum_buffer[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.422 r  axisout/psum_buffer[23]_i_4/O
                         net (fo=1, unplaced)         0.000    14.422    axisout/psum_buffer[23]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.798 r  axisout/psum_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.798    axisout/psum_buffer_reg[23]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.129 r  axisout/psum_buffer_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    15.758    axisout/fir_data[27]
                                                                      r  axisout/buff[27]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    16.065 r  axisout/buff[27]_i_1/O
                         net (fo=1, unplaced)         0.000    16.065    axisout/buff_in[27]
                         FDCE                                         r  axisout/buff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[27]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    axisout/buff_reg[27]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -16.065    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            psum_buffer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.608ns  (logic 8.699ns (63.924%)  route 4.909ns (36.076%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.486 r  psum_buffer_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.115    axisout/mul_out__3[7]
                                                                      r  axisout/psum_buffer[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.422 r  axisout/psum_buffer[23]_i_4/O
                         net (fo=1, unplaced)         0.000    14.422    axisout/psum_buffer[23]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.798 r  axisout/psum_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.798    axisout/psum_buffer_reg[23]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.129 r  axisout/psum_buffer_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    15.758    fir_data[27]
                                                                      r  psum_buffer[27]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    16.065 r  psum_buffer[27]_i_1/O
                         net (fo=1, unplaced)         0.000    16.065    psum_buffer[27]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[27]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    psum_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -16.065    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            axisout/buff_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.478ns  (logic 8.735ns (64.807%)  route 4.743ns (35.193%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.272    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.603 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.232    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.539 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    14.539    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.915 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.171 r  axisout/psum_buffer_reg[31]_i_2/O[2]
                         net (fo=2, unplaced)         0.463    15.634    axisout/fir_data[30]
                                                                      r  axisout/buff[30]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.301    15.935 r  axisout/buff[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.935    axisout/buff_in[30]
                         FDCE                                         r  axisout/buff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[30]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    axisout/buff_reg[30]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            psum_buffer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.478ns  (logic 8.735ns (64.807%)  route 4.743ns (35.193%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.272    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.603 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.232    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.539 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    14.539    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.915 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.171 r  axisout/psum_buffer_reg[31]_i_2/O[2]
                         net (fo=2, unplaced)         0.463    15.634    fir_data[30]
                                                                      r  psum_buffer[30]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301    15.935 r  psum_buffer[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.935    psum_buffer[30]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[30]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    psum_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            axisout/buff_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.424ns  (logic 8.821ns (65.709%)  route 4.603ns (34.291%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.272    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.603 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.232    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.539 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    14.539    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.915 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.252 r  axisout/psum_buffer_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.323    15.575    axisout/fir_data[29]
                                                                      r  axisout/buff[29]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.306    15.881 r  axisout/buff[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.881    axisout/buff_in[29]
                         FDCE                                         r  axisout/buff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[29]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    axisout/buff_reg[29]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.881    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            psum_buffer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.424ns  (logic 8.821ns (65.709%)  route 4.603ns (34.291%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.146 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    13.155    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.272    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.603 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    14.232    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.539 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    14.539    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.915 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.915    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.252 r  axisout/psum_buffer_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.323    15.575    fir_data[29]
                                                                      r  psum_buffer[29]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306    15.881 r  psum_buffer[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.881    psum_buffer[29]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[29]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    psum_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.881    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            axisout/buff_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 8.478ns (63.371%)  route 4.900ns (36.629%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.256 r  psum_buffer_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    13.885    axisout/mul_out__3[3]
                                                                      r  axisout/psum_buffer[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.192 r  axisout/psum_buffer[19]_i_4/O
                         net (fo=1, unplaced)         0.000    14.192    axisout/psum_buffer[19]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.568 r  axisout/psum_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.568    axisout/psum_buffer_reg[19]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.899 r  axisout/psum_buffer_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    15.528    axisout/fir_data[23]
                                                                      r  axisout/buff[23]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    15.835 r  axisout/buff[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.835    axisout/buff_in[23]
                         FDCE                                         r  axisout/buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[23]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    axisout/buff_reg[23]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 op_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            psum_buffer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 8.478ns (63.371%)  route 4.900ns (36.629%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[0]/Q
                         net (fo=16, unplaced)        1.019     3.953    op_cnt_reg_n_0_[0]
                                                                      f  mul_out_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.248 r  mul_out_i_20/O
                         net (fo=1, unplaced)         0.449     4.697    mul_out_i_20_n_0
                                                                      r  mul_out_i_19/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.821 r  mul_out_i_19/O
                         net (fo=32, unplaced)        0.520     5.341    data_in2
                                                                      r  mul_out_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.465 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     6.265    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.116 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.171    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.689 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800    12.489    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.613 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000    12.613    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.256 r  psum_buffer_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    13.885    axisout/mul_out__3[3]
                                                                      r  axisout/psum_buffer[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    14.192 r  axisout/psum_buffer[19]_i_4/O
                         net (fo=1, unplaced)         0.000    14.192    axisout/psum_buffer[19]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.568 r  axisout/psum_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    14.568    axisout/psum_buffer_reg[19]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.899 r  axisout/psum_buffer_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    15.528    fir_data[23]
                                                                      r  psum_buffer[23]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    15.835 r  psum_buffer[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.835    psum_buffer[23]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                                                      0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439    16.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[23]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    psum_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                  0.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 config_reg_buff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            config_reg_buff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  config_reg_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  config_reg_buff_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.960    config_reg_buff_reg_n_0_[1]
                                                                      r  config_reg_buff[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.058 r  config_reg_buff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    config_reg_buff[1]_i_1_n_0
                         FDCE                                         r  config_reg_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  config_reg_buff_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    config_reg_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 config_reg_buff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            config_reg_buff_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  config_reg_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  config_reg_buff_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.960    config_reg_buff_reg_n_0_[2]
                                                                      r  config_reg_buff[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.058 r  config_reg_buff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    config_reg_buff[2]_i_1_n_0
                         FDPE                                         r  config_reg_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  config_reg_buff_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    config_reg_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[0]
                                                                      r  axisin/current_data_in[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_68
                         FDCE                                         r  current_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[10]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[10]
                                                                      r  axisin/current_data_in[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_58
                         FDCE                                         r  current_data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[11]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[11]
                                                                      r  axisin/current_data_in[11]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_57
                         FDCE                                         r  current_data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[13]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[13]
                                                                      r  axisin/current_data_in[13]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_55
                         FDCE                                         r  current_data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[15]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[15]
                                                                      r  axisin/current_data_in[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_53
                         FDCE                                         r  current_data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[17]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[17]
                                                                      r  axisin/current_data_in[17]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_51
                         FDCE                                         r  current_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[19]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[19]
                                                                      r  axisin/current_data_in[19]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[19]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_49
                         FDCE                                         r  current_data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axisin/strm_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisin/CLK
                         FDCE                                         r  axisin/strm_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisin/strm_data_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.960    axisin/strm_data[1]
                                                                      r  axisin/current_data_in[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  axisin/current_data_in[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axisin_n_67
                         FDCE                                         r  current_data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_data_in_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    current_data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         14.000      13.000               araddr_buf_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.000       6.500                araddr_buf_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  rvalid_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  rvalid_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.800     2.717    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     5.352    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[11]
                                                                      r  rdata_OBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[13]
                                                                      r  rdata_OBUF[13]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[15]
                                                                      r  rdata_OBUF[15]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[17]
                                                                      r  rdata_OBUF[17]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     1.895 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  rvalid_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  rvalid_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.337     0.919    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.070    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                                                                      r  rdata_OBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                                                                      r  rdata_OBUF[13]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                                                                      r  rdata_OBUF[15]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[17]
                                                                      r  rdata_OBUF[17]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     0.583 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.927 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.362    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.927 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.362    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.927 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.362    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  data_WE_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.927 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.362    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.362    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.362    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.362    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 3.779ns (47.810%)  route 4.126ns (52.190%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  araddr_buf_reg[9]/Q
                         net (fo=2, unplaced)         0.817     3.751    araddr_buf[9]
                                                                      r  tap_A_OBUF[11]_inst_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.046 r  tap_A_OBUF[11]_inst_i_11/O
                         net (fo=3, unplaced)         0.920     4.966    tap_A_OBUF[11]_inst_i_11_n_0
                                                                      r  desti_delay_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.090 r  desti_delay_i_2/O
                         net (fo=2, unplaced)         1.122     6.212    desti_delay_i_2_n_0
                                                                      r  desti_delay_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.336 r  desti_delay_i_1/O
                         net (fo=3, unplaced)         0.467     6.803    desti_delay_i_1_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     7.727    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.362 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.362    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.951ns  (logic 3.779ns (54.372%)  route 3.172ns (45.628%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[2]/Q
                         net (fo=14, unplaced)        1.016     3.950    op_cnt_reg_n_0_[2]
                                                                      f  data_A_OBUF[6]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.245 r  data_A_OBUF[6]_inst_i_5/O
                         net (fo=2, unplaced)         0.460     4.705    data_A_OBUF[6]_inst_i_5_n_0
                                                                      r  data_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.829 r  data_A_OBUF[6]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     5.306    data_ram_addr_pre[4]
                                                                      r  data_A_OBUF[3]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.430 r  data_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     5.849    data_ram_addr_plus[1]
                                                                      r  data_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.973 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.773    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.408 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.408    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.951ns  (logic 3.779ns (54.372%)  route 3.172ns (45.628%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  op_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  op_cnt_reg[2]/Q
                         net (fo=14, unplaced)        1.016     3.950    op_cnt_reg_n_0_[2]
                                                                      f  data_A_OBUF[6]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.245 r  data_A_OBUF[6]_inst_i_5/O
                         net (fo=2, unplaced)         0.460     4.705    data_A_OBUF[6]_inst_i_5_n_0
                                                                      r  data_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.829 r  data_A_OBUF[6]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     5.306    data_ram_addr_pre[4]
                                                                      r  data_A_OBUF[4]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.430 r  data_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     5.849    data_ram_addr_plus[2]
                                                                      r  data_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.973 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.773    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.408 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.408    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_reg_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/state_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/state_reg/Q
                         net (fo=69, unplaced)        0.337     1.162    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[0]
                                                                      r  axisout/sm_tdata_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[10]
                                                                      r  axisout/sm_tdata_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[12]
                                                                      r  axisout/sm_tdata_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[14]
                                                                      r  axisout/sm_tdata_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[16]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[16]
                                                                      r  axisout/sm_tdata_OBUF[16]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[18]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[18]
                                                                      r  axisout/sm_tdata_OBUF[18]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[20]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[20]
                                                                      r  axisout/sm_tdata_OBUF[20]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[20]
                                                                      r  sm_tdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[20]
                                                                      r  sm_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axisout/buff_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.114     0.678    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axisout/buff_reg[22]/Q
                         net (fo=1, unplaced)         0.131     0.956    axisout/buff[22]
                                                                      r  axisout/sm_tdata_OBUF[22]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  axisout/sm_tdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.391    sm_tdata_OBUF[22]
                                                                      r  sm_tdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  sm_tdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.542    sm_tdata[22]
                                                                      r  sm_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           415 Endpoints
Min Delay           415 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            axisout/buff_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.612ns  (logic 8.891ns (70.495%)  route 3.721ns (29.505%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.662    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.969 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.969    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.345 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.345    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.676 r  axisout/psum_buffer_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    12.305    axisout/fir_data[31]
                                                                      r  axisout/buff[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    12.612 r  axisout/buff[31]_i_2/O
                         net (fo=1, unplaced)         0.000    12.612    axisout/buff_in[31]
                         FDCE                                         r  axisout/buff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            psum_buffer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.612ns  (logic 8.891ns (70.495%)  route 3.721ns (29.505%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.662    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.969 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.969    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.345 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.345    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.676 r  axisout/psum_buffer_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    12.305    fir_data[31]
                                                                      r  psum_buffer[31]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    12.612 r  psum_buffer[31]_i_1/O
                         net (fo=1, unplaced)         0.000    12.612    psum_buffer[31]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            axisout/buff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.495ns  (logic 8.774ns (70.219%)  route 3.721ns (29.781%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  psum_buffer_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.545    axisout/mul_out__3[7]
                                                                      r  axisout/psum_buffer[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.852 r  axisout/psum_buffer[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.852    axisout/psum_buffer[23]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.228 r  axisout/psum_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.228    axisout/psum_buffer_reg[23]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.559 r  axisout/psum_buffer_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    12.188    axisout/fir_data[27]
                                                                      r  axisout/buff[27]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    12.495 r  axisout/buff[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.495    axisout/buff_in[27]
                         FDCE                                         r  axisout/buff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            psum_buffer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.495ns  (logic 8.774ns (70.219%)  route 3.721ns (29.781%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.916 r  psum_buffer_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.545    axisout/mul_out__3[7]
                                                                      r  axisout/psum_buffer[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.852 r  axisout/psum_buffer[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.852    axisout/psum_buffer[23]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.228 r  axisout/psum_buffer_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.228    axisout/psum_buffer_reg[23]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.559 r  axisout/psum_buffer_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    12.188    fir_data[27]
                                                                      r  psum_buffer[27]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    12.495 r  psum_buffer[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.495    psum_buffer[27]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            axisout/buff_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.365ns  (logic 8.810ns (71.248%)  route 3.555ns (28.752%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.662    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.969 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.969    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.345 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.345    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.601 r  axisout/psum_buffer_reg[31]_i_2/O[2]
                         net (fo=2, unplaced)         0.463    12.064    axisout/fir_data[30]
                                                                      r  axisout/buff[30]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.301    12.365 r  axisout/buff[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.365    axisout/buff_in[30]
                         FDCE                                         r  axisout/buff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            psum_buffer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.365ns  (logic 8.810ns (71.248%)  route 3.555ns (28.752%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.662    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.969 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.969    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.345 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.345    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.601 r  axisout/psum_buffer_reg[31]_i_2/O[2]
                         net (fo=2, unplaced)         0.463    12.064    fir_data[30]
                                                                      r  psum_buffer[30]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301    12.365 r  psum_buffer[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.365    psum_buffer[30]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            axisout/buff_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.311ns  (logic 8.896ns (72.259%)  route 3.415ns (27.741%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.662    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.969 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.969    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.345 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.345    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.682 r  axisout/psum_buffer_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.323    12.005    axisout/fir_data[29]
                                                                      r  axisout/buff[29]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.306    12.311 r  axisout/buff[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.311    axisout/buff_in[29]
                         FDCE                                         r  axisout/buff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            psum_buffer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.311ns  (logic 8.896ns (72.259%)  route 3.415ns (27.741%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.576 r  psum_buffer_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.585    psum_buffer_reg[19]_i_3_n_0
                                                                      r  psum_buffer_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  psum_buffer_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.702    psum_buffer_reg[23]_i_3_n_0
                                                                      r  psum_buffer_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.033 r  psum_buffer_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.662    axisout/mul_out__3[11]
                                                                      r  axisout/psum_buffer[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.969 r  axisout/psum_buffer[27]_i_4/O
                         net (fo=1, unplaced)         0.000    10.969    axisout/psum_buffer[27]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.345 r  axisout/psum_buffer_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.345    axisout/psum_buffer_reg[27]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.682 r  axisout/psum_buffer_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.323    12.005    fir_data[29]
                                                                      r  psum_buffer[29]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306    12.311 r  psum_buffer[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.311    psum_buffer[29]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            axisout/buff_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.265ns  (logic 8.553ns (69.733%)  route 3.712ns (30.267%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  psum_buffer_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.315    axisout/mul_out__3[3]
                                                                      r  axisout/psum_buffer[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.622 r  axisout/psum_buffer[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.622    axisout/psum_buffer[19]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.998 r  axisout/psum_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.998    axisout/psum_buffer_reg[19]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.329 r  axisout/psum_buffer_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.958    axisout/fir_data[23]
                                                                      r  axisout/buff[23]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    12.265 r  axisout/buff[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.265    axisout/buff_in[23]
                         FDCE                                         r  axisout/buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axisout/CLK
                         FDCE                                         r  axisout/buff_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            psum_buffer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.265ns  (logic 8.553ns (69.733%)  route 3.712ns (30.267%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  mul_out_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  mul_out_i_1/O
                         net (fo=2, unplaced)         0.800     2.695    data_in[16]
                                                                      r  mul_out__0/B[16]
                         DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     6.546 r  mul_out__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.601    mul_out__0_n_106
                                                                      r  mul_out__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.119 r  mul_out__1/P[0]
                         net (fo=2, unplaced)         0.800     8.919    mul_out__1_n_105
                                                                      r  psum_buffer[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.043 r  psum_buffer[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.043    psum_buffer[19]_i_10_n_0
                                                                      r  psum_buffer_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.686 r  psum_buffer_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.315    axisout/mul_out__3[3]
                                                                      r  axisout/psum_buffer[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.622 r  axisout/psum_buffer[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.622    axisout/psum_buffer[19]_i_4_n_0
                                                                      r  axisout/psum_buffer_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.998 r  axisout/psum_buffer_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.998    axisout/psum_buffer_reg[19]_i_2_n_0
                                                                      r  axisout/psum_buffer_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.329 r  axisout/psum_buffer_reg[23]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.958    fir_data[23]
                                                                      r  psum_buffer[23]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    12.265 r  psum_buffer[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.265    psum_buffer[23]_i_1_n_0
                         FDCE                                         r  psum_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  psum_buffer_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            araddr_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[11]
                                                                      r  araddr_buf[11]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[11]_i_2/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[11]
                         FDCE                                         r  araddr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            araddr_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[1]
                                                                      r  araddr_buf[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[1]
                         FDCE                                         r  araddr_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[1]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            araddr_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[3]
                                                                      r  araddr_buf[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[3]
                         FDCE                                         r  araddr_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[3]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            araddr_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[5]
                                                                      r  araddr_buf[5]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[5]
                         FDCE                                         r  araddr_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[5]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            araddr_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[7]
                                                                      r  araddr_buf[7]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[7]
                         FDCE                                         r  araddr_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[7]/C

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            araddr_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[9]
                                                                      r  araddr_buf[9]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.581 r  araddr_buf[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    p_1_in[9]
                         FDCE                                         r  araddr_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  araddr_buf_reg[9]/C

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            awaddr_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[11]
                                                                      r  awaddr_buf[11]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  awaddr_buf[11]_i_2/O
                         net (fo=1, unplaced)         0.000     0.581    awaddr_buf[11]_i_2_n_0
                         FDCE                                         r  awaddr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[11]/C

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            awaddr_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[1]
                                                                      r  awaddr_buf[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  awaddr_buf[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    awaddr_buf[1]_i_1_n_0
                         FDCE                                         r  awaddr_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[1]/C

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            awaddr_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[3]
                                                                      r  awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[3]
                                                                      r  awaddr_buf[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  awaddr_buf[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    awaddr_buf[3]_i_1_n_0
                         FDCE                                         r  awaddr_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[3]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            awaddr_buf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    awaddr_IBUF[5]
                                                                      r  awaddr_buf[5]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  awaddr_buf[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    awaddr_buf[5]_i_1_n_0
                         FDCE                                         r  awaddr_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=218, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awaddr_buf_reg[5]/C





