{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701288507614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701288507614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:08:27 2023 " "Processing started: Wed Nov 29 15:08:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701288507614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288507614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288507614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701288507909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701288507909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel_tb-logic " "Found design unit 1: topLevel_tb-logic" {  } { { "../TopLevel/topLevel_tb.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515192 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel_tb " "Found entity 1: topLevel_tb" {  } { { "../TopLevel/topLevel_tb.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-logic " "Found design unit 1: topLevel-logic" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515193 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "../TopLevel/topLevel.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic " "Found design unit 1: register_file-logic" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515195 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-logic " "Found design unit 1: Memory-logic" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-logic " "Found design unit 1: instruction_register-logic" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515198 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-logic " "Found design unit 1: zero_extend-logic" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515199 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-logic " "Found design unit 1: sign_extend-logic" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515201 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-logic " "Found design unit 1: shift_left_2-logic" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515202 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-logic " "Found design unit 1: reg-logic" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515204 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-logic " "Found design unit 1: mux4to1-logic" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515205 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-logic " "Found design unit 1: mux3to1-logic" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515207 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-logic " "Found design unit 1: mux2to1-logic" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515208 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-logic " "Found design unit 1: concat-logic" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515210 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515212 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-logic " "Found design unit 1: controller-logic" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515213 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-logic " "Found design unit 1: ALU_Control-logic" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Main-logic " "Found design unit 1: ALU_Main-logic" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Main " "Found entity 1: ALU_Main" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515219 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701288515219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701288515279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Control " "Elaborating entity \"controller\" for hierarchy \"controller:Control\"" {  } { { "../TopLevel/topLevel.vhd" "Control" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515291 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_31_to_26 controller.vhd(95) " "VHDL Process Statement warning at controller.vhd(95): signal \"IR_31_to_26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/controller.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701288515292 "|topLevel|controller:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Data " "Elaborating entity \"datapath\" for hierarchy \"datapath:Data\"" {  } { { "../TopLevel/topLevel.vhd" "Data" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515292 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ControllerOpCode Datapath.vhd(29) " "VHDL Signal Declaration warning at Datapath.vhd(29): used implicit default value for signal \"ControllerOpCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701288515293 "|topLevel|datapath:Data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:Data\|reg:PCReg " "Elaborating entity \"reg\" for hierarchy \"datapath:Data\|reg:PCReg\"" {  } { { "../Datapath/Datapath.vhd" "PCReg" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515326 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable reg.vhd(22) " "VHDL Process Statement warning at reg.vhd(22): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701288515327 "|Datapath|reg:PCReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:Data\|mux2to1:CodeMux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:Data\|mux2to1:CodeMux\"" {  } { { "../Datapath/Datapath.vhd" "CodeMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:Data\|mux2to1:RegDstMux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:Data\|mux2to1:RegDstMux\"" {  } { { "../Datapath/Datapath.vhd" "RegDstMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 datapath:Data\|mux3to1:PCSourceMux " "Elaborating entity \"mux3to1\" for hierarchy \"datapath:Data\|mux3to1:PCSourceMux\"" {  } { { "../Datapath/Datapath.vhd" "PCSourceMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:RegBMux " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:RegBMux\"" {  } { { "../Datapath/Datapath.vhd" "RegBMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend datapath:Data\|zero_extend:ZeroExtend " "Elaborating entity \"zero_extend\" for hierarchy \"datapath:Data\|zero_extend:ZeroExtend\"" {  } { { "../Datapath/Datapath.vhd" "ZeroExtend" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:Data\|sign_extend:SignExtend " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:Data\|sign_extend:SignExtend\"" {  } { { "../Datapath/Datapath.vhd" "SignExtend" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 datapath:Data\|shift_left_2:ShiftLeftBMux " "Elaborating entity \"shift_left_2\" for hierarchy \"datapath:Data\|shift_left_2:ShiftLeftBMux\"" {  } { { "../Datapath/Datapath.vhd" "ShiftLeftBMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 datapath:Data\|shift_left_2:ShiftLeftPCMux " "Elaborating entity \"shift_left_2\" for hierarchy \"datapath:Data\|shift_left_2:ShiftLeftPCMux\"" {  } { { "../Datapath/Datapath.vhd" "ShiftLeftPCMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat datapath:Data\|concat:PCConcat " "Elaborating entity \"concat\" for hierarchy \"datapath:Data\|concat:PCConcat\"" {  } { { "../Datapath/Datapath.vhd" "PCConcat" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory datapath:Data\|Memory:Mem " "Elaborating entity \"Memory\" for hierarchy \"datapath:Data\|Memory:Mem\"" {  } { { "../Datapath/Datapath.vhd" "Mem" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_inPort_0 Memory.vhd(92) " "VHDL Process Statement warning at Memory.vhd(92): signal \"SIG_inPort_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701288515349 "|topLevel|datapath:Data|Memory:Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_inPort_1 Memory.vhd(99) " "VHDL Process Statement warning at Memory.vhd(99): signal \"SIG_inPort_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701288515349 "|topLevel|datapath:Data|Memory:Mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIG_data_out Memory.vhd(78) " "VHDL Process Statement warning at Memory.vhd(78): inferring latch(es) for signal or variable \"SIG_data_out\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701288515349 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[0\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[0\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[1\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[1\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[2\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[2\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[3\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[3\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[4\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[4\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[5\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[5\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[6\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[6\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[7\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[7\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[8\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[8\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[9\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[9\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515351 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[10\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[10\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[11\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[11\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[12\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[12\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[13\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[13\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[14\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[14\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[15\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[15\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[16\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[16\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[17\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[17\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[18\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[18\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[19\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[19\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[20\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[20\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[21\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[21\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[22\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[22\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[23\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[23\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[24\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[24\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515352 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[25\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[25\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515353 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[26\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[26\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515353 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[27\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[27\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515353 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[28\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[28\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515353 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[29\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[29\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515353 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[30\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[30\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515353 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[31\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[31\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515353 "|topLevel|datapath:Data|Memory:Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM datapath:Data\|Memory:Mem\|RAM:Storage " "Elaborating entity \"RAM\" for hierarchy \"datapath:Data\|Memory:Mem\|RAM:Storage\"" {  } { { "../Memory/Memory.vhd" "Storage" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515371 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 8 RAM.vhd(83) " "VHDL expression error at RAM.vhd(83): expression has 32 elements, but must have 8 elements" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 83 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1701288515372 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 8 RAM.vhd(85) " "VHDL expression error at RAM.vhd(85): expression has 32 elements, but must have 8 elements" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 85 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1701288515372 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:Data\|Memory:Mem\|RAM:Storage " "Can't elaborate user hierarchy \"datapath:Data\|Memory:Mem\|RAM:Storage\"" {  } { { "../Memory/Memory.vhd" "Storage" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701288515373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701288515499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 29 15:08:35 2023 " "Processing ended: Wed Nov 29 15:08:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701288515499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701288515499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701288515499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288515499 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701288516134 ""}
