
TIM_SlaveMode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b54  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002c60  08002c60  00003c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ccc  08002ccc  0000407c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002ccc  08002ccc  00003ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002cd4  08002cd4  0000407c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cd4  08002cd4  00003cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002cd8  08002cd8  00003cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08002cdc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  2000007c  08002d58  0000407c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08002d58  00004278  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000407c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b1e8  00000000  00000000  000040a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019a5  00000000  00000000  0000f28d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  00010c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f9  00000000  00000000  000117a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178b9  00000000  00000000  000120a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c73b  00000000  00000000  0002995a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a3a6  00000000  00000000  00036095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c043b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003514  00000000  00000000  000c0480  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000c3994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c48 	.word	0x08002c48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08002c48 	.word	0x08002c48

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char updateMsg[] = "自动重装载";
char triggerMsg[] = "从模式触发";
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	if(htim ==&htim2){
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	4a08      	ldr	r2, [pc, #32]	@ (8000188 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000168:	4293      	cmp	r3, r2
 800016a:	d109      	bne.n	8000180 <HAL_TIM_PeriodElapsedCallback+0x24>
		HAL_UART_Transmit(&huart2, (uint8_t*)updateMsg, strlen(updateMsg), 100);
 800016c:	4807      	ldr	r0, [pc, #28]	@ (800018c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800016e:	f7ff ffed 	bl	800014c <strlen>
 8000172:	4603      	mov	r3, r0
 8000174:	b29a      	uxth	r2, r3
 8000176:	2364      	movs	r3, #100	@ 0x64
 8000178:	4904      	ldr	r1, [pc, #16]	@ (800018c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800017a:	4805      	ldr	r0, [pc, #20]	@ (8000190 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800017c:	f001 fee0 	bl	8001f40 <HAL_UART_Transmit>
	}
}
 8000180:	bf00      	nop
 8000182:	3708      	adds	r7, #8
 8000184:	46bd      	mov	sp, r7
 8000186:	bd80      	pop	{r7, pc}
 8000188:	20000098 	.word	0x20000098
 800018c:	20000000 	.word	0x20000000
 8000190:	200000e0 	.word	0x200000e0

08000194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b086      	sub	sp, #24
 8000198:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800019a:	f000 fa93 	bl	80006c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800019e:	f000 f84f 	bl	8000240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a2:	f000 f91b 	bl	80003dc <MX_GPIO_Init>
  MX_TIM2_Init();
 80001a6:	f000 f887 	bl	80002b8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80001aa:	f000 f8ed 	bl	8000388 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 80001ae:	4b20      	ldr	r3, [pc, #128]	@ (8000230 <main+0x9c>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	f06f 0201 	mvn.w	r2, #1
 80001b6:	611a      	str	r2, [r3, #16]
//  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
  HAL_TIM_Base_Start_IT(&htim2);
 80001b8:	481d      	ldr	r0, [pc, #116]	@ (8000230 <main+0x9c>)
 80001ba:	f001 f9fb 	bl	80015b4 <HAL_TIM_Base_Start_IT>
  int counter = 0;
 80001be:	2300      	movs	r3, #0
 80001c0:	617b      	str	r3, [r7, #20]
  char message[20] = "";
 80001c2:	463b      	mov	r3, r7
 80001c4:	2200      	movs	r2, #0
 80001c6:	601a      	str	r2, [r3, #0]
 80001c8:	605a      	str	r2, [r3, #4]
 80001ca:	609a      	str	r2, [r3, #8]
 80001cc:	60da      	str	r2, [r3, #12]
 80001ce:	611a      	str	r2, [r3, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(__HAL_TIM_GET_FLAG(&htim2,TIM_FLAG_TRIGGER) == SET){
 80001d0:	4b17      	ldr	r3, [pc, #92]	@ (8000230 <main+0x9c>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	691b      	ldr	r3, [r3, #16]
 80001d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80001da:	2b40      	cmp	r3, #64	@ 0x40
 80001dc:	d10e      	bne.n	80001fc <main+0x68>
	  	__HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_TRIGGER);
 80001de:	4b14      	ldr	r3, [pc, #80]	@ (8000230 <main+0x9c>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80001e6:	611a      	str	r2, [r3, #16]
	  	HAL_UART_Transmit(&huart2, (uint8_t*)triggerMsg, strlen(triggerMsg), 100);
 80001e8:	4812      	ldr	r0, [pc, #72]	@ (8000234 <main+0xa0>)
 80001ea:	f7ff ffaf 	bl	800014c <strlen>
 80001ee:	4603      	mov	r3, r0
 80001f0:	b29a      	uxth	r2, r3
 80001f2:	2364      	movs	r3, #100	@ 0x64
 80001f4:	490f      	ldr	r1, [pc, #60]	@ (8000234 <main+0xa0>)
 80001f6:	4810      	ldr	r0, [pc, #64]	@ (8000238 <main+0xa4>)
 80001f8:	f001 fea2 	bl	8001f40 <HAL_UART_Transmit>
	  }
	  counter = __HAL_TIM_GET_COUNTER(&htim2);
 80001fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000230 <main+0x9c>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000202:	617b      	str	r3, [r7, #20]
	  sprintf(message, "counter:%d", counter);
 8000204:	463b      	mov	r3, r7
 8000206:	697a      	ldr	r2, [r7, #20]
 8000208:	490c      	ldr	r1, [pc, #48]	@ (800023c <main+0xa8>)
 800020a:	4618      	mov	r0, r3
 800020c:	f002 f86c 	bl	80022e8 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 100);
 8000210:	463b      	mov	r3, r7
 8000212:	4618      	mov	r0, r3
 8000214:	f7ff ff9a 	bl	800014c <strlen>
 8000218:	4603      	mov	r3, r0
 800021a:	b29a      	uxth	r2, r3
 800021c:	4639      	mov	r1, r7
 800021e:	2364      	movs	r3, #100	@ 0x64
 8000220:	4805      	ldr	r0, [pc, #20]	@ (8000238 <main+0xa4>)
 8000222:	f001 fe8d 	bl	8001f40 <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000226:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800022a:	f000 faad 	bl	8000788 <HAL_Delay>
	  if(__HAL_TIM_GET_FLAG(&htim2,TIM_FLAG_TRIGGER) == SET){
 800022e:	e7cf      	b.n	80001d0 <main+0x3c>
 8000230:	20000098 	.word	0x20000098
 8000234:	20000010 	.word	0x20000010
 8000238:	200000e0 	.word	0x200000e0
 800023c:	08002c60 	.word	0x08002c60

08000240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b090      	sub	sp, #64	@ 0x40
 8000244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000246:	f107 0318 	add.w	r3, r7, #24
 800024a:	2228      	movs	r2, #40	@ 0x28
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f002 f86c 	bl	800232c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2200      	movs	r2, #0
 8000258:	601a      	str	r2, [r3, #0]
 800025a:	605a      	str	r2, [r3, #4]
 800025c:	609a      	str	r2, [r3, #8]
 800025e:	60da      	str	r2, [r3, #12]
 8000260:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000262:	2302      	movs	r3, #2
 8000264:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000266:	2301      	movs	r3, #1
 8000268:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800026a:	2310      	movs	r3, #16
 800026c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800026e:	2300      	movs	r3, #0
 8000270:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000272:	f107 0318 	add.w	r3, r7, #24
 8000276:	4618      	mov	r0, r3
 8000278:	f000 fd3c 	bl	8000cf4 <HAL_RCC_OscConfig>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000282:	f000 f8c1 	bl	8000408 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000286:	230f      	movs	r3, #15
 8000288:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800028a:	2300      	movs	r3, #0
 800028c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	2100      	movs	r1, #0
 800029e:	4618      	mov	r0, r3
 80002a0:	f000 ffaa 	bl	80011f8 <HAL_RCC_ClockConfig>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002aa:	f000 f8ad 	bl	8000408 <Error_Handler>
  }
}
 80002ae:	bf00      	nop
 80002b0:	3740      	adds	r7, #64	@ 0x40
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
	...

080002b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b08c      	sub	sp, #48	@ 0x30
 80002bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002be:	f107 0320 	add.w	r3, r7, #32
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	605a      	str	r2, [r3, #4]
 80002c8:	609a      	str	r2, [r3, #8]
 80002ca:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80002cc:	f107 030c 	add.w	r3, r7, #12
 80002d0:	2200      	movs	r2, #0
 80002d2:	601a      	str	r2, [r3, #0]
 80002d4:	605a      	str	r2, [r3, #4]
 80002d6:	609a      	str	r2, [r3, #8]
 80002d8:	60da      	str	r2, [r3, #12]
 80002da:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002dc:	1d3b      	adds	r3, r7, #4
 80002de:	2200      	movs	r2, #0
 80002e0:	601a      	str	r2, [r3, #0]
 80002e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80002e4:	4b27      	ldr	r3, [pc, #156]	@ (8000384 <MX_TIM2_Init+0xcc>)
 80002e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 80002ec:	4b25      	ldr	r3, [pc, #148]	@ (8000384 <MX_TIM2_Init+0xcc>)
 80002ee:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80002f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002f4:	4b23      	ldr	r3, [pc, #140]	@ (8000384 <MX_TIM2_Init+0xcc>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 80002fa:	4b22      	ldr	r3, [pc, #136]	@ (8000384 <MX_TIM2_Init+0xcc>)
 80002fc:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000300:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000302:	4b20      	ldr	r3, [pc, #128]	@ (8000384 <MX_TIM2_Init+0xcc>)
 8000304:	2200      	movs	r2, #0
 8000306:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000308:	4b1e      	ldr	r3, [pc, #120]	@ (8000384 <MX_TIM2_Init+0xcc>)
 800030a:	2200      	movs	r2, #0
 800030c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800030e:	481d      	ldr	r0, [pc, #116]	@ (8000384 <MX_TIM2_Init+0xcc>)
 8000310:	f001 f900 	bl	8001514 <HAL_TIM_Base_Init>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800031a:	f000 f875 	bl	8000408 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800031e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000322:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000324:	f107 0320 	add.w	r3, r7, #32
 8000328:	4619      	mov	r1, r3
 800032a:	4816      	ldr	r0, [pc, #88]	@ (8000384 <MX_TIM2_Init+0xcc>)
 800032c:	f001 fa84 	bl	8001838 <HAL_TIM_ConfigClockSource>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000336:	f000 f867 	bl	8000408 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800033a:	2305      	movs	r3, #5
 800033c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800033e:	2350      	movs	r3, #80	@ 0x50
 8000340:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000342:	2300      	movs	r3, #0
 8000344:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 15;
 8000346:	230f      	movs	r3, #15
 8000348:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800034a:	f107 030c 	add.w	r3, r7, #12
 800034e:	4619      	mov	r1, r3
 8000350:	480c      	ldr	r0, [pc, #48]	@ (8000384 <MX_TIM2_Init+0xcc>)
 8000352:	f001 fb38 	bl	80019c6 <HAL_TIM_SlaveConfigSynchro>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 800035c:	f000 f854 	bl	8000408 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000360:	2300      	movs	r3, #0
 8000362:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000364:	2300      	movs	r3, #0
 8000366:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000368:	1d3b      	adds	r3, r7, #4
 800036a:	4619      	mov	r1, r3
 800036c:	4805      	ldr	r0, [pc, #20]	@ (8000384 <MX_TIM2_Init+0xcc>)
 800036e:	f001 fd27 	bl	8001dc0 <HAL_TIMEx_MasterConfigSynchronization>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 8000378:	f000 f846 	bl	8000408 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800037c:	bf00      	nop
 800037e:	3730      	adds	r7, #48	@ 0x30
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20000098 	.word	0x20000098

08000388 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800038c:	4b11      	ldr	r3, [pc, #68]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 800038e:	4a12      	ldr	r2, [pc, #72]	@ (80003d8 <MX_USART2_UART_Init+0x50>)
 8000390:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000392:	4b10      	ldr	r3, [pc, #64]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 8000394:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000398:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800039a:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 800039c:	2200      	movs	r2, #0
 800039e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003a6:	4b0b      	ldr	r3, [pc, #44]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ac:	4b09      	ldr	r3, [pc, #36]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003ae:	220c      	movs	r2, #12
 80003b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003b2:	4b08      	ldr	r3, [pc, #32]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b8:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003be:	4805      	ldr	r0, [pc, #20]	@ (80003d4 <MX_USART2_UART_Init+0x4c>)
 80003c0:	f001 fd6e 	bl	8001ea0 <HAL_UART_Init>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003ca:	f000 f81d 	bl	8000408 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	200000e0 	.word	0x200000e0
 80003d8:	40004400 	.word	0x40004400

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	b083      	sub	sp, #12
 80003e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e2:	4b08      	ldr	r3, [pc, #32]	@ (8000404 <MX_GPIO_Init+0x28>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	4a07      	ldr	r2, [pc, #28]	@ (8000404 <MX_GPIO_Init+0x28>)
 80003e8:	f043 0304 	orr.w	r3, r3, #4
 80003ec:	6193      	str	r3, [r2, #24]
 80003ee:	4b05      	ldr	r3, [pc, #20]	@ (8000404 <MX_GPIO_Init+0x28>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	f003 0304 	and.w	r3, r3, #4
 80003f6:	607b      	str	r3, [r7, #4]
 80003f8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003fa:	bf00      	nop
 80003fc:	370c      	adds	r7, #12
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr
 8000404:	40021000 	.word	0x40021000

08000408 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800040c:	b672      	cpsid	i
}
 800040e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000410:	bf00      	nop
 8000412:	e7fd      	b.n	8000410 <Error_Handler+0x8>

08000414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800041a:	4b15      	ldr	r3, [pc, #84]	@ (8000470 <HAL_MspInit+0x5c>)
 800041c:	699b      	ldr	r3, [r3, #24]
 800041e:	4a14      	ldr	r2, [pc, #80]	@ (8000470 <HAL_MspInit+0x5c>)
 8000420:	f043 0301 	orr.w	r3, r3, #1
 8000424:	6193      	str	r3, [r2, #24]
 8000426:	4b12      	ldr	r3, [pc, #72]	@ (8000470 <HAL_MspInit+0x5c>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	f003 0301 	and.w	r3, r3, #1
 800042e:	60bb      	str	r3, [r7, #8]
 8000430:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000432:	4b0f      	ldr	r3, [pc, #60]	@ (8000470 <HAL_MspInit+0x5c>)
 8000434:	69db      	ldr	r3, [r3, #28]
 8000436:	4a0e      	ldr	r2, [pc, #56]	@ (8000470 <HAL_MspInit+0x5c>)
 8000438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800043c:	61d3      	str	r3, [r2, #28]
 800043e:	4b0c      	ldr	r3, [pc, #48]	@ (8000470 <HAL_MspInit+0x5c>)
 8000440:	69db      	ldr	r3, [r3, #28]
 8000442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800044a:	4b0a      	ldr	r3, [pc, #40]	@ (8000474 <HAL_MspInit+0x60>)
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	60fb      	str	r3, [r7, #12]
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000456:	60fb      	str	r3, [r7, #12]
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	4a04      	ldr	r2, [pc, #16]	@ (8000474 <HAL_MspInit+0x60>)
 8000462:	68fb      	ldr	r3, [r7, #12]
 8000464:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000466:	bf00      	nop
 8000468:	3714      	adds	r7, #20
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr
 8000470:	40021000 	.word	0x40021000
 8000474:	40010000 	.word	0x40010000

08000478 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b088      	sub	sp, #32
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000480:	f107 0310 	add.w	r3, r7, #16
 8000484:	2200      	movs	r2, #0
 8000486:	601a      	str	r2, [r3, #0]
 8000488:	605a      	str	r2, [r3, #4]
 800048a:	609a      	str	r2, [r3, #8]
 800048c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000496:	d12b      	bne.n	80004f0 <HAL_TIM_Base_MspInit+0x78>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000498:	4b17      	ldr	r3, [pc, #92]	@ (80004f8 <HAL_TIM_Base_MspInit+0x80>)
 800049a:	69db      	ldr	r3, [r3, #28]
 800049c:	4a16      	ldr	r2, [pc, #88]	@ (80004f8 <HAL_TIM_Base_MspInit+0x80>)
 800049e:	f043 0301 	orr.w	r3, r3, #1
 80004a2:	61d3      	str	r3, [r2, #28]
 80004a4:	4b14      	ldr	r3, [pc, #80]	@ (80004f8 <HAL_TIM_Base_MspInit+0x80>)
 80004a6:	69db      	ldr	r3, [r3, #28]
 80004a8:	f003 0301 	and.w	r3, r3, #1
 80004ac:	60fb      	str	r3, [r7, #12]
 80004ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b0:	4b11      	ldr	r3, [pc, #68]	@ (80004f8 <HAL_TIM_Base_MspInit+0x80>)
 80004b2:	699b      	ldr	r3, [r3, #24]
 80004b4:	4a10      	ldr	r2, [pc, #64]	@ (80004f8 <HAL_TIM_Base_MspInit+0x80>)
 80004b6:	f043 0304 	orr.w	r3, r3, #4
 80004ba:	6193      	str	r3, [r2, #24]
 80004bc:	4b0e      	ldr	r3, [pc, #56]	@ (80004f8 <HAL_TIM_Base_MspInit+0x80>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	f003 0304 	and.w	r3, r3, #4
 80004c4:	60bb      	str	r3, [r7, #8]
 80004c6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004c8:	2301      	movs	r3, #1
 80004ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004cc:	2300      	movs	r3, #0
 80004ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d0:	2300      	movs	r3, #0
 80004d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d4:	f107 0310 	add.w	r3, r7, #16
 80004d8:	4619      	mov	r1, r3
 80004da:	4808      	ldr	r0, [pc, #32]	@ (80004fc <HAL_TIM_Base_MspInit+0x84>)
 80004dc:	f000 fa86 	bl	80009ec <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2100      	movs	r1, #0
 80004e4:	201c      	movs	r0, #28
 80004e6:	f000 fa4a 	bl	800097e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80004ea:	201c      	movs	r0, #28
 80004ec:	f000 fa63 	bl	80009b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80004f0:	bf00      	nop
 80004f2:	3720      	adds	r7, #32
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40010800 	.word	0x40010800

08000500 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b088      	sub	sp, #32
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000508:	f107 0310 	add.w	r3, r7, #16
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	605a      	str	r2, [r3, #4]
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a1b      	ldr	r2, [pc, #108]	@ (8000588 <HAL_UART_MspInit+0x88>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d12f      	bne.n	8000580 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000520:	4b1a      	ldr	r3, [pc, #104]	@ (800058c <HAL_UART_MspInit+0x8c>)
 8000522:	69db      	ldr	r3, [r3, #28]
 8000524:	4a19      	ldr	r2, [pc, #100]	@ (800058c <HAL_UART_MspInit+0x8c>)
 8000526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800052a:	61d3      	str	r3, [r2, #28]
 800052c:	4b17      	ldr	r3, [pc, #92]	@ (800058c <HAL_UART_MspInit+0x8c>)
 800052e:	69db      	ldr	r3, [r3, #28]
 8000530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000538:	4b14      	ldr	r3, [pc, #80]	@ (800058c <HAL_UART_MspInit+0x8c>)
 800053a:	699b      	ldr	r3, [r3, #24]
 800053c:	4a13      	ldr	r2, [pc, #76]	@ (800058c <HAL_UART_MspInit+0x8c>)
 800053e:	f043 0304 	orr.w	r3, r3, #4
 8000542:	6193      	str	r3, [r2, #24]
 8000544:	4b11      	ldr	r3, [pc, #68]	@ (800058c <HAL_UART_MspInit+0x8c>)
 8000546:	699b      	ldr	r3, [r3, #24]
 8000548:	f003 0304 	and.w	r3, r3, #4
 800054c:	60bb      	str	r3, [r7, #8]
 800054e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000550:	2304      	movs	r3, #4
 8000552:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000554:	2302      	movs	r3, #2
 8000556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000558:	2303      	movs	r3, #3
 800055a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055c:	f107 0310 	add.w	r3, r7, #16
 8000560:	4619      	mov	r1, r3
 8000562:	480b      	ldr	r0, [pc, #44]	@ (8000590 <HAL_UART_MspInit+0x90>)
 8000564:	f000 fa42 	bl	80009ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000568:	2308      	movs	r3, #8
 800056a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800056c:	2300      	movs	r3, #0
 800056e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000570:	2300      	movs	r3, #0
 8000572:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000574:	f107 0310 	add.w	r3, r7, #16
 8000578:	4619      	mov	r1, r3
 800057a:	4805      	ldr	r0, [pc, #20]	@ (8000590 <HAL_UART_MspInit+0x90>)
 800057c:	f000 fa36 	bl	80009ec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000580:	bf00      	nop
 8000582:	3720      	adds	r7, #32
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	40004400 	.word	0x40004400
 800058c:	40021000 	.word	0x40021000
 8000590:	40010800 	.word	0x40010800

08000594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <NMI_Handler+0x4>

0800059c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <HardFault_Handler+0x4>

080005a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <MemManage_Handler+0x4>

080005ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <BusFault_Handler+0x4>

080005b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <UsageFault_Handler+0x4>

080005bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr

080005c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr

080005e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e4:	f000 f8b4 	bl	8000750 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}

080005ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80005f0:	4802      	ldr	r0, [pc, #8]	@ (80005fc <TIM2_IRQHandler+0x10>)
 80005f2:	f001 f831 	bl	8001658 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	20000098 	.word	0x20000098

08000600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000608:	4a14      	ldr	r2, [pc, #80]	@ (800065c <_sbrk+0x5c>)
 800060a:	4b15      	ldr	r3, [pc, #84]	@ (8000660 <_sbrk+0x60>)
 800060c:	1ad3      	subs	r3, r2, r3
 800060e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000614:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <_sbrk+0x64>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d102      	bne.n	8000622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800061c:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <_sbrk+0x64>)
 800061e:	4a12      	ldr	r2, [pc, #72]	@ (8000668 <_sbrk+0x68>)
 8000620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000622:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <_sbrk+0x64>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4413      	add	r3, r2
 800062a:	693a      	ldr	r2, [r7, #16]
 800062c:	429a      	cmp	r2, r3
 800062e:	d207      	bcs.n	8000640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000630:	f001 fe84 	bl	800233c <__errno>
 8000634:	4603      	mov	r3, r0
 8000636:	220c      	movs	r2, #12
 8000638:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800063a:	f04f 33ff 	mov.w	r3, #4294967295
 800063e:	e009      	b.n	8000654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000640:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <_sbrk+0x64>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000646:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <_sbrk+0x64>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4413      	add	r3, r2
 800064e:	4a05      	ldr	r2, [pc, #20]	@ (8000664 <_sbrk+0x64>)
 8000650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000652:	68fb      	ldr	r3, [r7, #12]
}
 8000654:	4618      	mov	r0, r3
 8000656:	3718      	adds	r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20005000 	.word	0x20005000
 8000660:	00000400 	.word	0x00000400
 8000664:	20000128 	.word	0x20000128
 8000668:	20000278 	.word	0x20000278

0800066c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr

08000678 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000678:	f7ff fff8 	bl	800066c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800067c:	480b      	ldr	r0, [pc, #44]	@ (80006ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800067e:	490c      	ldr	r1, [pc, #48]	@ (80006b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000680:	4a0c      	ldr	r2, [pc, #48]	@ (80006b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000682:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000684:	e002      	b.n	800068c <LoopCopyDataInit>

08000686 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000686:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000688:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800068a:	3304      	adds	r3, #4

0800068c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800068c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800068e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000690:	d3f9      	bcc.n	8000686 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000692:	4a09      	ldr	r2, [pc, #36]	@ (80006b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000694:	4c09      	ldr	r4, [pc, #36]	@ (80006bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000696:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000698:	e001      	b.n	800069e <LoopFillZerobss>

0800069a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800069a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800069c:	3204      	adds	r2, #4

0800069e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800069e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006a0:	d3fb      	bcc.n	800069a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006a2:	f001 fe51 	bl	8002348 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006a6:	f7ff fd75 	bl	8000194 <main>
  bx lr
 80006aa:	4770      	bx	lr
  ldr r0, =_sdata
 80006ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006b0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80006b4:	08002cdc 	.word	0x08002cdc
  ldr r2, =_sbss
 80006b8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80006bc:	20000278 	.word	0x20000278

080006c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006c0:	e7fe      	b.n	80006c0 <ADC1_2_IRQHandler>
	...

080006c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006c8:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <HAL_Init+0x28>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a07      	ldr	r2, [pc, #28]	@ (80006ec <HAL_Init+0x28>)
 80006ce:	f043 0310 	orr.w	r3, r3, #16
 80006d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006d4:	2003      	movs	r0, #3
 80006d6:	f000 f947 	bl	8000968 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006da:	200f      	movs	r0, #15
 80006dc:	f000 f808 	bl	80006f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006e0:	f7ff fe98 	bl	8000414 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006e4:	2300      	movs	r3, #0
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40022000 	.word	0x40022000

080006f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006f8:	4b12      	ldr	r3, [pc, #72]	@ (8000744 <HAL_InitTick+0x54>)
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <HAL_InitTick+0x58>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	4619      	mov	r1, r3
 8000702:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000706:	fbb3 f3f1 	udiv	r3, r3, r1
 800070a:	fbb2 f3f3 	udiv	r3, r2, r3
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f95f 	bl	80009d2 <HAL_SYSTICK_Config>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800071a:	2301      	movs	r3, #1
 800071c:	e00e      	b.n	800073c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b0f      	cmp	r3, #15
 8000722:	d80a      	bhi.n	800073a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000724:	2200      	movs	r2, #0
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	f04f 30ff 	mov.w	r0, #4294967295
 800072c:	f000 f927 	bl	800097e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000730:	4a06      	ldr	r2, [pc, #24]	@ (800074c <HAL_InitTick+0x5c>)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000736:	2300      	movs	r3, #0
 8000738:	e000      	b.n	800073c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800073a:	2301      	movs	r3, #1
}
 800073c:	4618      	mov	r0, r3
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	20000020 	.word	0x20000020
 8000748:	20000028 	.word	0x20000028
 800074c:	20000024 	.word	0x20000024

08000750 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000754:	4b05      	ldr	r3, [pc, #20]	@ (800076c <HAL_IncTick+0x1c>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	461a      	mov	r2, r3
 800075a:	4b05      	ldr	r3, [pc, #20]	@ (8000770 <HAL_IncTick+0x20>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4413      	add	r3, r2
 8000760:	4a03      	ldr	r2, [pc, #12]	@ (8000770 <HAL_IncTick+0x20>)
 8000762:	6013      	str	r3, [r2, #0]
}
 8000764:	bf00      	nop
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr
 800076c:	20000028 	.word	0x20000028
 8000770:	2000012c 	.word	0x2000012c

08000774 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  return uwTick;
 8000778:	4b02      	ldr	r3, [pc, #8]	@ (8000784 <HAL_GetTick+0x10>)
 800077a:	681b      	ldr	r3, [r3, #0]
}
 800077c:	4618      	mov	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr
 8000784:	2000012c 	.word	0x2000012c

08000788 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000790:	f7ff fff0 	bl	8000774 <HAL_GetTick>
 8000794:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007a0:	d005      	beq.n	80007ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007a2:	4b0a      	ldr	r3, [pc, #40]	@ (80007cc <HAL_Delay+0x44>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	461a      	mov	r2, r3
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	4413      	add	r3, r2
 80007ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007ae:	bf00      	nop
 80007b0:	f7ff ffe0 	bl	8000774 <HAL_GetTick>
 80007b4:	4602      	mov	r2, r0
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	68fa      	ldr	r2, [r7, #12]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d8f7      	bhi.n	80007b0 <HAL_Delay+0x28>
  {
  }
}
 80007c0:	bf00      	nop
 80007c2:	bf00      	nop
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20000028 	.word	0x20000028

080007d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	f003 0307 	and.w	r3, r3, #7
 80007de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <__NVIC_SetPriorityGrouping+0x44>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007e6:	68ba      	ldr	r2, [r7, #8]
 80007e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007ec:	4013      	ands	r3, r2
 80007ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007f4:	68bb      	ldr	r3, [r7, #8]
 80007f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000802:	4a04      	ldr	r2, [pc, #16]	@ (8000814 <__NVIC_SetPriorityGrouping+0x44>)
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	60d3      	str	r3, [r2, #12]
}
 8000808:	bf00      	nop
 800080a:	3714      	adds	r7, #20
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	e000ed00 	.word	0xe000ed00

08000818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800081c:	4b04      	ldr	r3, [pc, #16]	@ (8000830 <__NVIC_GetPriorityGrouping+0x18>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	0a1b      	lsrs	r3, r3, #8
 8000822:	f003 0307 	and.w	r3, r3, #7
}
 8000826:	4618      	mov	r0, r3
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	e000ed00 	.word	0xe000ed00

08000834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800083e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000842:	2b00      	cmp	r3, #0
 8000844:	db0b      	blt.n	800085e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	f003 021f 	and.w	r2, r3, #31
 800084c:	4906      	ldr	r1, [pc, #24]	@ (8000868 <__NVIC_EnableIRQ+0x34>)
 800084e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000852:	095b      	lsrs	r3, r3, #5
 8000854:	2001      	movs	r0, #1
 8000856:	fa00 f202 	lsl.w	r2, r0, r2
 800085a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	bc80      	pop	{r7}
 8000866:	4770      	bx	lr
 8000868:	e000e100 	.word	0xe000e100

0800086c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	6039      	str	r1, [r7, #0]
 8000876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087c:	2b00      	cmp	r3, #0
 800087e:	db0a      	blt.n	8000896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	b2da      	uxtb	r2, r3
 8000884:	490c      	ldr	r1, [pc, #48]	@ (80008b8 <__NVIC_SetPriority+0x4c>)
 8000886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088a:	0112      	lsls	r2, r2, #4
 800088c:	b2d2      	uxtb	r2, r2
 800088e:	440b      	add	r3, r1
 8000890:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000894:	e00a      	b.n	80008ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	b2da      	uxtb	r2, r3
 800089a:	4908      	ldr	r1, [pc, #32]	@ (80008bc <__NVIC_SetPriority+0x50>)
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	f003 030f 	and.w	r3, r3, #15
 80008a2:	3b04      	subs	r3, #4
 80008a4:	0112      	lsls	r2, r2, #4
 80008a6:	b2d2      	uxtb	r2, r2
 80008a8:	440b      	add	r3, r1
 80008aa:	761a      	strb	r2, [r3, #24]
}
 80008ac:	bf00      	nop
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	e000e100 	.word	0xe000e100
 80008bc:	e000ed00 	.word	0xe000ed00

080008c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b089      	sub	sp, #36	@ 0x24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	f003 0307 	and.w	r3, r3, #7
 80008d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d4:	69fb      	ldr	r3, [r7, #28]
 80008d6:	f1c3 0307 	rsb	r3, r3, #7
 80008da:	2b04      	cmp	r3, #4
 80008dc:	bf28      	it	cs
 80008de:	2304      	movcs	r3, #4
 80008e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	3304      	adds	r3, #4
 80008e6:	2b06      	cmp	r3, #6
 80008e8:	d902      	bls.n	80008f0 <NVIC_EncodePriority+0x30>
 80008ea:	69fb      	ldr	r3, [r7, #28]
 80008ec:	3b03      	subs	r3, #3
 80008ee:	e000      	b.n	80008f2 <NVIC_EncodePriority+0x32>
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f4:	f04f 32ff 	mov.w	r2, #4294967295
 80008f8:	69bb      	ldr	r3, [r7, #24]
 80008fa:	fa02 f303 	lsl.w	r3, r2, r3
 80008fe:	43da      	mvns	r2, r3
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	401a      	ands	r2, r3
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000908:	f04f 31ff 	mov.w	r1, #4294967295
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	fa01 f303 	lsl.w	r3, r1, r3
 8000912:	43d9      	mvns	r1, r3
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000918:	4313      	orrs	r3, r2
         );
}
 800091a:	4618      	mov	r0, r3
 800091c:	3724      	adds	r7, #36	@ 0x24
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr

08000924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3b01      	subs	r3, #1
 8000930:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000934:	d301      	bcc.n	800093a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000936:	2301      	movs	r3, #1
 8000938:	e00f      	b.n	800095a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800093a:	4a0a      	ldr	r2, [pc, #40]	@ (8000964 <SysTick_Config+0x40>)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	3b01      	subs	r3, #1
 8000940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000942:	210f      	movs	r1, #15
 8000944:	f04f 30ff 	mov.w	r0, #4294967295
 8000948:	f7ff ff90 	bl	800086c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800094c:	4b05      	ldr	r3, [pc, #20]	@ (8000964 <SysTick_Config+0x40>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000952:	4b04      	ldr	r3, [pc, #16]	@ (8000964 <SysTick_Config+0x40>)
 8000954:	2207      	movs	r2, #7
 8000956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	e000e010 	.word	0xe000e010

08000968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff ff2d 	bl	80007d0 <__NVIC_SetPriorityGrouping>
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800097e:	b580      	push	{r7, lr}
 8000980:	b086      	sub	sp, #24
 8000982:	af00      	add	r7, sp, #0
 8000984:	4603      	mov	r3, r0
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
 800098a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000990:	f7ff ff42 	bl	8000818 <__NVIC_GetPriorityGrouping>
 8000994:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	68b9      	ldr	r1, [r7, #8]
 800099a:	6978      	ldr	r0, [r7, #20]
 800099c:	f7ff ff90 	bl	80008c0 <NVIC_EncodePriority>
 80009a0:	4602      	mov	r2, r0
 80009a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009a6:	4611      	mov	r1, r2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff ff5f 	bl	800086c <__NVIC_SetPriority>
}
 80009ae:	bf00      	nop
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b082      	sub	sp, #8
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	4603      	mov	r3, r0
 80009be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff ff35 	bl	8000834 <__NVIC_EnableIRQ>
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d2:	b580      	push	{r7, lr}
 80009d4:	b082      	sub	sp, #8
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff ffa2 	bl	8000924 <SysTick_Config>
 80009e0:	4603      	mov	r3, r0
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
	...

080009ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b08b      	sub	sp, #44	@ 0x2c
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009f6:	2300      	movs	r3, #0
 80009f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009fa:	2300      	movs	r3, #0
 80009fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009fe:	e169      	b.n	8000cd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a00:	2201      	movs	r2, #1
 8000a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	69fa      	ldr	r2, [r7, #28]
 8000a10:	4013      	ands	r3, r2
 8000a12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a14:	69ba      	ldr	r2, [r7, #24]
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	f040 8158 	bne.w	8000cce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	4a9a      	ldr	r2, [pc, #616]	@ (8000c8c <HAL_GPIO_Init+0x2a0>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d05e      	beq.n	8000ae6 <HAL_GPIO_Init+0xfa>
 8000a28:	4a98      	ldr	r2, [pc, #608]	@ (8000c8c <HAL_GPIO_Init+0x2a0>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d875      	bhi.n	8000b1a <HAL_GPIO_Init+0x12e>
 8000a2e:	4a98      	ldr	r2, [pc, #608]	@ (8000c90 <HAL_GPIO_Init+0x2a4>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d058      	beq.n	8000ae6 <HAL_GPIO_Init+0xfa>
 8000a34:	4a96      	ldr	r2, [pc, #600]	@ (8000c90 <HAL_GPIO_Init+0x2a4>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d86f      	bhi.n	8000b1a <HAL_GPIO_Init+0x12e>
 8000a3a:	4a96      	ldr	r2, [pc, #600]	@ (8000c94 <HAL_GPIO_Init+0x2a8>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d052      	beq.n	8000ae6 <HAL_GPIO_Init+0xfa>
 8000a40:	4a94      	ldr	r2, [pc, #592]	@ (8000c94 <HAL_GPIO_Init+0x2a8>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d869      	bhi.n	8000b1a <HAL_GPIO_Init+0x12e>
 8000a46:	4a94      	ldr	r2, [pc, #592]	@ (8000c98 <HAL_GPIO_Init+0x2ac>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d04c      	beq.n	8000ae6 <HAL_GPIO_Init+0xfa>
 8000a4c:	4a92      	ldr	r2, [pc, #584]	@ (8000c98 <HAL_GPIO_Init+0x2ac>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d863      	bhi.n	8000b1a <HAL_GPIO_Init+0x12e>
 8000a52:	4a92      	ldr	r2, [pc, #584]	@ (8000c9c <HAL_GPIO_Init+0x2b0>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d046      	beq.n	8000ae6 <HAL_GPIO_Init+0xfa>
 8000a58:	4a90      	ldr	r2, [pc, #576]	@ (8000c9c <HAL_GPIO_Init+0x2b0>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d85d      	bhi.n	8000b1a <HAL_GPIO_Init+0x12e>
 8000a5e:	2b12      	cmp	r3, #18
 8000a60:	d82a      	bhi.n	8000ab8 <HAL_GPIO_Init+0xcc>
 8000a62:	2b12      	cmp	r3, #18
 8000a64:	d859      	bhi.n	8000b1a <HAL_GPIO_Init+0x12e>
 8000a66:	a201      	add	r2, pc, #4	@ (adr r2, 8000a6c <HAL_GPIO_Init+0x80>)
 8000a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a6c:	08000ae7 	.word	0x08000ae7
 8000a70:	08000ac1 	.word	0x08000ac1
 8000a74:	08000ad3 	.word	0x08000ad3
 8000a78:	08000b15 	.word	0x08000b15
 8000a7c:	08000b1b 	.word	0x08000b1b
 8000a80:	08000b1b 	.word	0x08000b1b
 8000a84:	08000b1b 	.word	0x08000b1b
 8000a88:	08000b1b 	.word	0x08000b1b
 8000a8c:	08000b1b 	.word	0x08000b1b
 8000a90:	08000b1b 	.word	0x08000b1b
 8000a94:	08000b1b 	.word	0x08000b1b
 8000a98:	08000b1b 	.word	0x08000b1b
 8000a9c:	08000b1b 	.word	0x08000b1b
 8000aa0:	08000b1b 	.word	0x08000b1b
 8000aa4:	08000b1b 	.word	0x08000b1b
 8000aa8:	08000b1b 	.word	0x08000b1b
 8000aac:	08000b1b 	.word	0x08000b1b
 8000ab0:	08000ac9 	.word	0x08000ac9
 8000ab4:	08000add 	.word	0x08000add
 8000ab8:	4a79      	ldr	r2, [pc, #484]	@ (8000ca0 <HAL_GPIO_Init+0x2b4>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d013      	beq.n	8000ae6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000abe:	e02c      	b.n	8000b1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	623b      	str	r3, [r7, #32]
          break;
 8000ac6:	e029      	b.n	8000b1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	3304      	adds	r3, #4
 8000ace:	623b      	str	r3, [r7, #32]
          break;
 8000ad0:	e024      	b.n	8000b1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	68db      	ldr	r3, [r3, #12]
 8000ad6:	3308      	adds	r3, #8
 8000ad8:	623b      	str	r3, [r7, #32]
          break;
 8000ada:	e01f      	b.n	8000b1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	330c      	adds	r3, #12
 8000ae2:	623b      	str	r3, [r7, #32]
          break;
 8000ae4:	e01a      	b.n	8000b1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d102      	bne.n	8000af4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000aee:	2304      	movs	r3, #4
 8000af0:	623b      	str	r3, [r7, #32]
          break;
 8000af2:	e013      	b.n	8000b1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d105      	bne.n	8000b08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000afc:	2308      	movs	r3, #8
 8000afe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	69fa      	ldr	r2, [r7, #28]
 8000b04:	611a      	str	r2, [r3, #16]
          break;
 8000b06:	e009      	b.n	8000b1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b08:	2308      	movs	r3, #8
 8000b0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	69fa      	ldr	r2, [r7, #28]
 8000b10:	615a      	str	r2, [r3, #20]
          break;
 8000b12:	e003      	b.n	8000b1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
          break;
 8000b18:	e000      	b.n	8000b1c <HAL_GPIO_Init+0x130>
          break;
 8000b1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b1c:	69bb      	ldr	r3, [r7, #24]
 8000b1e:	2bff      	cmp	r3, #255	@ 0xff
 8000b20:	d801      	bhi.n	8000b26 <HAL_GPIO_Init+0x13a>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	e001      	b.n	8000b2a <HAL_GPIO_Init+0x13e>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	3304      	adds	r3, #4
 8000b2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	2bff      	cmp	r3, #255	@ 0xff
 8000b30:	d802      	bhi.n	8000b38 <HAL_GPIO_Init+0x14c>
 8000b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	e002      	b.n	8000b3e <HAL_GPIO_Init+0x152>
 8000b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b3a:	3b08      	subs	r3, #8
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	210f      	movs	r1, #15
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	fa01 f303 	lsl.w	r3, r1, r3
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	401a      	ands	r2, r3
 8000b50:	6a39      	ldr	r1, [r7, #32]
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	fa01 f303 	lsl.w	r3, r1, r3
 8000b58:	431a      	orrs	r2, r3
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f000 80b1 	beq.w	8000cce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b6c:	4b4d      	ldr	r3, [pc, #308]	@ (8000ca4 <HAL_GPIO_Init+0x2b8>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a4c      	ldr	r2, [pc, #304]	@ (8000ca4 <HAL_GPIO_Init+0x2b8>)
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b4a      	ldr	r3, [pc, #296]	@ (8000ca4 <HAL_GPIO_Init+0x2b8>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b84:	4a48      	ldr	r2, [pc, #288]	@ (8000ca8 <HAL_GPIO_Init+0x2bc>)
 8000b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b88:	089b      	lsrs	r3, r3, #2
 8000b8a:	3302      	adds	r3, #2
 8000b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b94:	f003 0303 	and.w	r3, r3, #3
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	220f      	movs	r2, #15
 8000b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	68fa      	ldr	r2, [r7, #12]
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a40      	ldr	r2, [pc, #256]	@ (8000cac <HAL_GPIO_Init+0x2c0>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d013      	beq.n	8000bd8 <HAL_GPIO_Init+0x1ec>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a3f      	ldr	r2, [pc, #252]	@ (8000cb0 <HAL_GPIO_Init+0x2c4>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d00d      	beq.n	8000bd4 <HAL_GPIO_Init+0x1e8>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a3e      	ldr	r2, [pc, #248]	@ (8000cb4 <HAL_GPIO_Init+0x2c8>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d007      	beq.n	8000bd0 <HAL_GPIO_Init+0x1e4>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a3d      	ldr	r2, [pc, #244]	@ (8000cb8 <HAL_GPIO_Init+0x2cc>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d101      	bne.n	8000bcc <HAL_GPIO_Init+0x1e0>
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e006      	b.n	8000bda <HAL_GPIO_Init+0x1ee>
 8000bcc:	2304      	movs	r3, #4
 8000bce:	e004      	b.n	8000bda <HAL_GPIO_Init+0x1ee>
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	e002      	b.n	8000bda <HAL_GPIO_Init+0x1ee>
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	e000      	b.n	8000bda <HAL_GPIO_Init+0x1ee>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bdc:	f002 0203 	and.w	r2, r2, #3
 8000be0:	0092      	lsls	r2, r2, #2
 8000be2:	4093      	lsls	r3, r2
 8000be4:	68fa      	ldr	r2, [r7, #12]
 8000be6:	4313      	orrs	r3, r2
 8000be8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bea:	492f      	ldr	r1, [pc, #188]	@ (8000ca8 <HAL_GPIO_Init+0x2bc>)
 8000bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bee:	089b      	lsrs	r3, r3, #2
 8000bf0:	3302      	adds	r3, #2
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d006      	beq.n	8000c12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c04:	4b2d      	ldr	r3, [pc, #180]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c06:	689a      	ldr	r2, [r3, #8]
 8000c08:	492c      	ldr	r1, [pc, #176]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c0a:	69bb      	ldr	r3, [r7, #24]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	608b      	str	r3, [r1, #8]
 8000c10:	e006      	b.n	8000c20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c12:	4b2a      	ldr	r3, [pc, #168]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c14:	689a      	ldr	r2, [r3, #8]
 8000c16:	69bb      	ldr	r3, [r7, #24]
 8000c18:	43db      	mvns	r3, r3
 8000c1a:	4928      	ldr	r1, [pc, #160]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d006      	beq.n	8000c3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c2c:	4b23      	ldr	r3, [pc, #140]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c2e:	68da      	ldr	r2, [r3, #12]
 8000c30:	4922      	ldr	r1, [pc, #136]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c32:	69bb      	ldr	r3, [r7, #24]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	60cb      	str	r3, [r1, #12]
 8000c38:	e006      	b.n	8000c48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c3a:	4b20      	ldr	r3, [pc, #128]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c3c:	68da      	ldr	r2, [r3, #12]
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	43db      	mvns	r3, r3
 8000c42:	491e      	ldr	r1, [pc, #120]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c44:	4013      	ands	r3, r2
 8000c46:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d006      	beq.n	8000c62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c56:	685a      	ldr	r2, [r3, #4]
 8000c58:	4918      	ldr	r1, [pc, #96]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	604b      	str	r3, [r1, #4]
 8000c60:	e006      	b.n	8000c70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c62:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c64:	685a      	ldr	r2, [r3, #4]
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	4914      	ldr	r1, [pc, #80]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d021      	beq.n	8000cc0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	490e      	ldr	r1, [pc, #56]	@ (8000cbc <HAL_GPIO_Init+0x2d0>)
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	600b      	str	r3, [r1, #0]
 8000c88:	e021      	b.n	8000cce <HAL_GPIO_Init+0x2e2>
 8000c8a:	bf00      	nop
 8000c8c:	10320000 	.word	0x10320000
 8000c90:	10310000 	.word	0x10310000
 8000c94:	10220000 	.word	0x10220000
 8000c98:	10210000 	.word	0x10210000
 8000c9c:	10120000 	.word	0x10120000
 8000ca0:	10110000 	.word	0x10110000
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	40010000 	.word	0x40010000
 8000cac:	40010800 	.word	0x40010800
 8000cb0:	40010c00 	.word	0x40010c00
 8000cb4:	40011000 	.word	0x40011000
 8000cb8:	40011400 	.word	0x40011400
 8000cbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf0 <HAL_GPIO_Init+0x304>)
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	4909      	ldr	r1, [pc, #36]	@ (8000cf0 <HAL_GPIO_Init+0x304>)
 8000cca:	4013      	ands	r3, r2
 8000ccc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cda:	fa22 f303 	lsr.w	r3, r2, r3
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f47f ae8e 	bne.w	8000a00 <HAL_GPIO_Init+0x14>
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop
 8000ce8:	372c      	adds	r7, #44	@ 0x2c
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bc80      	pop	{r7}
 8000cee:	4770      	bx	lr
 8000cf0:	40010400 	.word	0x40010400

08000cf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d101      	bne.n	8000d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e272      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f000 8087 	beq.w	8000e22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d14:	4b92      	ldr	r3, [pc, #584]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f003 030c 	and.w	r3, r3, #12
 8000d1c:	2b04      	cmp	r3, #4
 8000d1e:	d00c      	beq.n	8000d3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d20:	4b8f      	ldr	r3, [pc, #572]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f003 030c 	and.w	r3, r3, #12
 8000d28:	2b08      	cmp	r3, #8
 8000d2a:	d112      	bne.n	8000d52 <HAL_RCC_OscConfig+0x5e>
 8000d2c:	4b8c      	ldr	r3, [pc, #560]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d38:	d10b      	bne.n	8000d52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d3a:	4b89      	ldr	r3, [pc, #548]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d06c      	beq.n	8000e20 <HAL_RCC_OscConfig+0x12c>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d168      	bne.n	8000e20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e24c      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d5a:	d106      	bne.n	8000d6a <HAL_RCC_OscConfig+0x76>
 8000d5c:	4b80      	ldr	r3, [pc, #512]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a7f      	ldr	r2, [pc, #508]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d66:	6013      	str	r3, [r2, #0]
 8000d68:	e02e      	b.n	8000dc8 <HAL_RCC_OscConfig+0xd4>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d10c      	bne.n	8000d8c <HAL_RCC_OscConfig+0x98>
 8000d72:	4b7b      	ldr	r3, [pc, #492]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a7a      	ldr	r2, [pc, #488]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	4b78      	ldr	r3, [pc, #480]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a77      	ldr	r2, [pc, #476]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	e01d      	b.n	8000dc8 <HAL_RCC_OscConfig+0xd4>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d94:	d10c      	bne.n	8000db0 <HAL_RCC_OscConfig+0xbc>
 8000d96:	4b72      	ldr	r3, [pc, #456]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a71      	ldr	r2, [pc, #452]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	4b6f      	ldr	r3, [pc, #444]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a6e      	ldr	r2, [pc, #440]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	e00b      	b.n	8000dc8 <HAL_RCC_OscConfig+0xd4>
 8000db0:	4b6b      	ldr	r3, [pc, #428]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a6a      	ldr	r2, [pc, #424]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000db6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dba:	6013      	str	r3, [r2, #0]
 8000dbc:	4b68      	ldr	r3, [pc, #416]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a67      	ldr	r2, [pc, #412]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000dc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d013      	beq.n	8000df8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd0:	f7ff fcd0 	bl	8000774 <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dd6:	e008      	b.n	8000dea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dd8:	f7ff fccc 	bl	8000774 <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b64      	cmp	r3, #100	@ 0x64
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e200      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dea:	4b5d      	ldr	r3, [pc, #372]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d0f0      	beq.n	8000dd8 <HAL_RCC_OscConfig+0xe4>
 8000df6:	e014      	b.n	8000e22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df8:	f7ff fcbc 	bl	8000774 <HAL_GetTick>
 8000dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dfe:	e008      	b.n	8000e12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e00:	f7ff fcb8 	bl	8000774 <HAL_GetTick>
 8000e04:	4602      	mov	r2, r0
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	2b64      	cmp	r3, #100	@ 0x64
 8000e0c:	d901      	bls.n	8000e12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	e1ec      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e12:	4b53      	ldr	r3, [pc, #332]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d1f0      	bne.n	8000e00 <HAL_RCC_OscConfig+0x10c>
 8000e1e:	e000      	b.n	8000e22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f003 0302 	and.w	r3, r3, #2
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d063      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e2e:	4b4c      	ldr	r3, [pc, #304]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 030c 	and.w	r3, r3, #12
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d00b      	beq.n	8000e52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e3a:	4b49      	ldr	r3, [pc, #292]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 030c 	and.w	r3, r3, #12
 8000e42:	2b08      	cmp	r3, #8
 8000e44:	d11c      	bne.n	8000e80 <HAL_RCC_OscConfig+0x18c>
 8000e46:	4b46      	ldr	r3, [pc, #280]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d116      	bne.n	8000e80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e52:	4b43      	ldr	r3, [pc, #268]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f003 0302 	and.w	r3, r3, #2
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d005      	beq.n	8000e6a <HAL_RCC_OscConfig+0x176>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d001      	beq.n	8000e6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e1c0      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	695b      	ldr	r3, [r3, #20]
 8000e76:	00db      	lsls	r3, r3, #3
 8000e78:	4939      	ldr	r1, [pc, #228]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e7e:	e03a      	b.n	8000ef6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	691b      	ldr	r3, [r3, #16]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d020      	beq.n	8000eca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e88:	4b36      	ldr	r3, [pc, #216]	@ (8000f64 <HAL_RCC_OscConfig+0x270>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fc71 	bl	8000774 <HAL_GetTick>
 8000e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e94:	e008      	b.n	8000ea8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e96:	f7ff fc6d 	bl	8000774 <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e1a1      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f003 0302 	and.w	r3, r3, #2
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d0f0      	beq.n	8000e96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	695b      	ldr	r3, [r3, #20]
 8000ec0:	00db      	lsls	r3, r3, #3
 8000ec2:	4927      	ldr	r1, [pc, #156]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	600b      	str	r3, [r1, #0]
 8000ec8:	e015      	b.n	8000ef6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eca:	4b26      	ldr	r3, [pc, #152]	@ (8000f64 <HAL_RCC_OscConfig+0x270>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed0:	f7ff fc50 	bl	8000774 <HAL_GetTick>
 8000ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ed6:	e008      	b.n	8000eea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ed8:	f7ff fc4c 	bl	8000774 <HAL_GetTick>
 8000edc:	4602      	mov	r2, r0
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d901      	bls.n	8000eea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	e180      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eea:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d1f0      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 0308 	and.w	r3, r3, #8
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d03a      	beq.n	8000f78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d019      	beq.n	8000f3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f0a:	4b17      	ldr	r3, [pc, #92]	@ (8000f68 <HAL_RCC_OscConfig+0x274>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f10:	f7ff fc30 	bl	8000774 <HAL_GetTick>
 8000f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f16:	e008      	b.n	8000f2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f18:	f7ff fc2c 	bl	8000774 <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d901      	bls.n	8000f2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f26:	2303      	movs	r3, #3
 8000f28:	e160      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f60 <HAL_RCC_OscConfig+0x26c>)
 8000f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2e:	f003 0302 	and.w	r3, r3, #2
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0f0      	beq.n	8000f18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f000 face 	bl	80014d8 <RCC_Delay>
 8000f3c:	e01c      	b.n	8000f78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <HAL_RCC_OscConfig+0x274>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f44:	f7ff fc16 	bl	8000774 <HAL_GetTick>
 8000f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f4a:	e00f      	b.n	8000f6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f4c:	f7ff fc12 	bl	8000774 <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d908      	bls.n	8000f6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e146      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
 8000f5e:	bf00      	nop
 8000f60:	40021000 	.word	0x40021000
 8000f64:	42420000 	.word	0x42420000
 8000f68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f6c:	4b92      	ldr	r3, [pc, #584]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8000f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1e9      	bne.n	8000f4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 80a6 	beq.w	80010d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f86:	2300      	movs	r3, #0
 8000f88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f8a:	4b8b      	ldr	r3, [pc, #556]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d10d      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b88      	ldr	r3, [pc, #544]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	4a87      	ldr	r2, [pc, #540]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa0:	61d3      	str	r3, [r2, #28]
 8000fa2:	4b85      	ldr	r3, [pc, #532]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb2:	4b82      	ldr	r3, [pc, #520]	@ (80011bc <HAL_RCC_OscConfig+0x4c8>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d118      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fbe:	4b7f      	ldr	r3, [pc, #508]	@ (80011bc <HAL_RCC_OscConfig+0x4c8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a7e      	ldr	r2, [pc, #504]	@ (80011bc <HAL_RCC_OscConfig+0x4c8>)
 8000fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fca:	f7ff fbd3 	bl	8000774 <HAL_GetTick>
 8000fce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd0:	e008      	b.n	8000fe4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fd2:	f7ff fbcf 	bl	8000774 <HAL_GetTick>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	2b64      	cmp	r3, #100	@ 0x64
 8000fde:	d901      	bls.n	8000fe4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e103      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe4:	4b75      	ldr	r3, [pc, #468]	@ (80011bc <HAL_RCC_OscConfig+0x4c8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d0f0      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d106      	bne.n	8001006 <HAL_RCC_OscConfig+0x312>
 8000ff8:	4b6f      	ldr	r3, [pc, #444]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	4a6e      	ldr	r2, [pc, #440]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	6213      	str	r3, [r2, #32]
 8001004:	e02d      	b.n	8001062 <HAL_RCC_OscConfig+0x36e>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10c      	bne.n	8001028 <HAL_RCC_OscConfig+0x334>
 800100e:	4b6a      	ldr	r3, [pc, #424]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001010:	6a1b      	ldr	r3, [r3, #32]
 8001012:	4a69      	ldr	r2, [pc, #420]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001014:	f023 0301 	bic.w	r3, r3, #1
 8001018:	6213      	str	r3, [r2, #32]
 800101a:	4b67      	ldr	r3, [pc, #412]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 800101c:	6a1b      	ldr	r3, [r3, #32]
 800101e:	4a66      	ldr	r2, [pc, #408]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001020:	f023 0304 	bic.w	r3, r3, #4
 8001024:	6213      	str	r3, [r2, #32]
 8001026:	e01c      	b.n	8001062 <HAL_RCC_OscConfig+0x36e>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	2b05      	cmp	r3, #5
 800102e:	d10c      	bne.n	800104a <HAL_RCC_OscConfig+0x356>
 8001030:	4b61      	ldr	r3, [pc, #388]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	6a1b      	ldr	r3, [r3, #32]
 8001034:	4a60      	ldr	r2, [pc, #384]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001036:	f043 0304 	orr.w	r3, r3, #4
 800103a:	6213      	str	r3, [r2, #32]
 800103c:	4b5e      	ldr	r3, [pc, #376]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	4a5d      	ldr	r2, [pc, #372]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001042:	f043 0301 	orr.w	r3, r3, #1
 8001046:	6213      	str	r3, [r2, #32]
 8001048:	e00b      	b.n	8001062 <HAL_RCC_OscConfig+0x36e>
 800104a:	4b5b      	ldr	r3, [pc, #364]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	4a5a      	ldr	r2, [pc, #360]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001050:	f023 0301 	bic.w	r3, r3, #1
 8001054:	6213      	str	r3, [r2, #32]
 8001056:	4b58      	ldr	r3, [pc, #352]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	4a57      	ldr	r2, [pc, #348]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 800105c:	f023 0304 	bic.w	r3, r3, #4
 8001060:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d015      	beq.n	8001096 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800106a:	f7ff fb83 	bl	8000774 <HAL_GetTick>
 800106e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001070:	e00a      	b.n	8001088 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001072:	f7ff fb7f 	bl	8000774 <HAL_GetTick>
 8001076:	4602      	mov	r2, r0
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001080:	4293      	cmp	r3, r2
 8001082:	d901      	bls.n	8001088 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	e0b1      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001088:	4b4b      	ldr	r3, [pc, #300]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 800108a:	6a1b      	ldr	r3, [r3, #32]
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d0ee      	beq.n	8001072 <HAL_RCC_OscConfig+0x37e>
 8001094:	e014      	b.n	80010c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001096:	f7ff fb6d 	bl	8000774 <HAL_GetTick>
 800109a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800109c:	e00a      	b.n	80010b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800109e:	f7ff fb69 	bl	8000774 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d901      	bls.n	80010b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010b0:	2303      	movs	r3, #3
 80010b2:	e09b      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b4:	4b40      	ldr	r3, [pc, #256]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 80010b6:	6a1b      	ldr	r3, [r3, #32]
 80010b8:	f003 0302 	and.w	r3, r3, #2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d1ee      	bne.n	800109e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010c0:	7dfb      	ldrb	r3, [r7, #23]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d105      	bne.n	80010d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010c6:	4b3c      	ldr	r3, [pc, #240]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	4a3b      	ldr	r2, [pc, #236]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 80010cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80010d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	f000 8087 	beq.w	80011ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010dc:	4b36      	ldr	r3, [pc, #216]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f003 030c 	and.w	r3, r3, #12
 80010e4:	2b08      	cmp	r3, #8
 80010e6:	d061      	beq.n	80011ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	69db      	ldr	r3, [r3, #28]
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d146      	bne.n	800117e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010f0:	4b33      	ldr	r3, [pc, #204]	@ (80011c0 <HAL_RCC_OscConfig+0x4cc>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f6:	f7ff fb3d 	bl	8000774 <HAL_GetTick>
 80010fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010fc:	e008      	b.n	8001110 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010fe:	f7ff fb39 	bl	8000774 <HAL_GetTick>
 8001102:	4602      	mov	r2, r0
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b02      	cmp	r3, #2
 800110a:	d901      	bls.n	8001110 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800110c:	2303      	movs	r3, #3
 800110e:	e06d      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001110:	4b29      	ldr	r3, [pc, #164]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001118:	2b00      	cmp	r3, #0
 800111a:	d1f0      	bne.n	80010fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001124:	d108      	bne.n	8001138 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001126:	4b24      	ldr	r3, [pc, #144]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	4921      	ldr	r1, [pc, #132]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001134:	4313      	orrs	r3, r2
 8001136:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001138:	4b1f      	ldr	r3, [pc, #124]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6a19      	ldr	r1, [r3, #32]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001148:	430b      	orrs	r3, r1
 800114a:	491b      	ldr	r1, [pc, #108]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 800114c:	4313      	orrs	r3, r2
 800114e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001150:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <HAL_RCC_OscConfig+0x4cc>)
 8001152:	2201      	movs	r2, #1
 8001154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001156:	f7ff fb0d 	bl	8000774 <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800115c:	e008      	b.n	8001170 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800115e:	f7ff fb09 	bl	8000774 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	2b02      	cmp	r3, #2
 800116a:	d901      	bls.n	8001170 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e03d      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d0f0      	beq.n	800115e <HAL_RCC_OscConfig+0x46a>
 800117c:	e035      	b.n	80011ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800117e:	4b10      	ldr	r3, [pc, #64]	@ (80011c0 <HAL_RCC_OscConfig+0x4cc>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001184:	f7ff faf6 	bl	8000774 <HAL_GetTick>
 8001188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118a:	e008      	b.n	800119e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800118c:	f7ff faf2 	bl	8000774 <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d901      	bls.n	800119e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e026      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800119e:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <HAL_RCC_OscConfig+0x4c4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1f0      	bne.n	800118c <HAL_RCC_OscConfig+0x498>
 80011aa:	e01e      	b.n	80011ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d107      	bne.n	80011c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e019      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40007000 	.word	0x40007000
 80011c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011c4:	4b0b      	ldr	r3, [pc, #44]	@ (80011f4 <HAL_RCC_OscConfig+0x500>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a1b      	ldr	r3, [r3, #32]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d106      	bne.n	80011e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d001      	beq.n	80011ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000

080011f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d101      	bne.n	800120c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e0d0      	b.n	80013ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800120c:	4b6a      	ldr	r3, [pc, #424]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0307 	and.w	r3, r3, #7
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	429a      	cmp	r2, r3
 8001218:	d910      	bls.n	800123c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800121a:	4b67      	ldr	r3, [pc, #412]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f023 0207 	bic.w	r2, r3, #7
 8001222:	4965      	ldr	r1, [pc, #404]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	4313      	orrs	r3, r2
 8001228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800122a:	4b63      	ldr	r3, [pc, #396]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	429a      	cmp	r2, r3
 8001236:	d001      	beq.n	800123c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e0b8      	b.n	80013ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d020      	beq.n	800128a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	2b00      	cmp	r3, #0
 8001252:	d005      	beq.n	8001260 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001254:	4b59      	ldr	r3, [pc, #356]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	4a58      	ldr	r2, [pc, #352]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 800125a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800125e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0308 	and.w	r3, r3, #8
 8001268:	2b00      	cmp	r3, #0
 800126a:	d005      	beq.n	8001278 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800126c:	4b53      	ldr	r3, [pc, #332]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	4a52      	ldr	r2, [pc, #328]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001272:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001276:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001278:	4b50      	ldr	r3, [pc, #320]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	494d      	ldr	r1, [pc, #308]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001286:	4313      	orrs	r3, r2
 8001288:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	2b00      	cmp	r3, #0
 8001294:	d040      	beq.n	8001318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d107      	bne.n	80012ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800129e:	4b47      	ldr	r3, [pc, #284]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d115      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e07f      	b.n	80013ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d107      	bne.n	80012c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012b6:	4b41      	ldr	r3, [pc, #260]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d109      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e073      	b.n	80013ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c6:	4b3d      	ldr	r3, [pc, #244]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e06b      	b.n	80013ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012d6:	4b39      	ldr	r3, [pc, #228]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f023 0203 	bic.w	r2, r3, #3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	4936      	ldr	r1, [pc, #216]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 80012e4:	4313      	orrs	r3, r2
 80012e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012e8:	f7ff fa44 	bl	8000774 <HAL_GetTick>
 80012ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ee:	e00a      	b.n	8001306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012f0:	f7ff fa40 	bl	8000774 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012fe:	4293      	cmp	r3, r2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e053      	b.n	80013ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001306:	4b2d      	ldr	r3, [pc, #180]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f003 020c 	and.w	r2, r3, #12
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	429a      	cmp	r2, r3
 8001316:	d1eb      	bne.n	80012f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001318:	4b27      	ldr	r3, [pc, #156]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0307 	and.w	r3, r3, #7
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	429a      	cmp	r2, r3
 8001324:	d210      	bcs.n	8001348 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001326:	4b24      	ldr	r3, [pc, #144]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 0207 	bic.w	r2, r3, #7
 800132e:	4922      	ldr	r1, [pc, #136]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	4313      	orrs	r3, r2
 8001334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001336:	4b20      	ldr	r3, [pc, #128]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	429a      	cmp	r2, r3
 8001342:	d001      	beq.n	8001348 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e032      	b.n	80013ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	2b00      	cmp	r3, #0
 8001352:	d008      	beq.n	8001366 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001354:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	4916      	ldr	r1, [pc, #88]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001362:	4313      	orrs	r3, r2
 8001364:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0308 	and.w	r3, r3, #8
 800136e:	2b00      	cmp	r3, #0
 8001370:	d009      	beq.n	8001386 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	490e      	ldr	r1, [pc, #56]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 8001382:	4313      	orrs	r3, r2
 8001384:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001386:	f000 f821 	bl	80013cc <HAL_RCC_GetSysClockFreq>
 800138a:	4602      	mov	r2, r0
 800138c:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <HAL_RCC_ClockConfig+0x1c4>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	091b      	lsrs	r3, r3, #4
 8001392:	f003 030f 	and.w	r3, r3, #15
 8001396:	490a      	ldr	r1, [pc, #40]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c8>)
 8001398:	5ccb      	ldrb	r3, [r1, r3]
 800139a:	fa22 f303 	lsr.w	r3, r2, r3
 800139e:	4a09      	ldr	r2, [pc, #36]	@ (80013c4 <HAL_RCC_ClockConfig+0x1cc>)
 80013a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <HAL_RCC_ClockConfig+0x1d0>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f9a2 	bl	80006f0 <HAL_InitTick>

  return HAL_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40022000 	.word	0x40022000
 80013bc:	40021000 	.word	0x40021000
 80013c0:	08002c6c 	.word	0x08002c6c
 80013c4:	20000020 	.word	0x20000020
 80013c8:	20000024 	.word	0x20000024

080013cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b087      	sub	sp, #28
 80013d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]
 80013de:	2300      	movs	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x94>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b04      	cmp	r3, #4
 80013f4:	d002      	beq.n	80013fc <HAL_RCC_GetSysClockFreq+0x30>
 80013f6:	2b08      	cmp	r3, #8
 80013f8:	d003      	beq.n	8001402 <HAL_RCC_GetSysClockFreq+0x36>
 80013fa:	e027      	b.n	800144c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013fc:	4b19      	ldr	r3, [pc, #100]	@ (8001464 <HAL_RCC_GetSysClockFreq+0x98>)
 80013fe:	613b      	str	r3, [r7, #16]
      break;
 8001400:	e027      	b.n	8001452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	0c9b      	lsrs	r3, r3, #18
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	4a17      	ldr	r2, [pc, #92]	@ (8001468 <HAL_RCC_GetSysClockFreq+0x9c>)
 800140c:	5cd3      	ldrb	r3, [r2, r3]
 800140e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d010      	beq.n	800143c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800141a:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <HAL_RCC_GetSysClockFreq+0x94>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	0c5b      	lsrs	r3, r3, #17
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	4a11      	ldr	r2, [pc, #68]	@ (800146c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001426:	5cd3      	ldrb	r3, [r2, r3]
 8001428:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a0d      	ldr	r2, [pc, #52]	@ (8001464 <HAL_RCC_GetSysClockFreq+0x98>)
 800142e:	fb03 f202 	mul.w	r2, r3, r2
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	fbb2 f3f3 	udiv	r3, r2, r3
 8001438:	617b      	str	r3, [r7, #20]
 800143a:	e004      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a0c      	ldr	r2, [pc, #48]	@ (8001470 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001440:	fb02 f303 	mul.w	r3, r2, r3
 8001444:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	613b      	str	r3, [r7, #16]
      break;
 800144a:	e002      	b.n	8001452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800144c:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <HAL_RCC_GetSysClockFreq+0x98>)
 800144e:	613b      	str	r3, [r7, #16]
      break;
 8001450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001452:	693b      	ldr	r3, [r7, #16]
}
 8001454:	4618      	mov	r0, r3
 8001456:	371c      	adds	r7, #28
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000
 8001464:	007a1200 	.word	0x007a1200
 8001468:	08002c84 	.word	0x08002c84
 800146c:	08002c94 	.word	0x08002c94
 8001470:	003d0900 	.word	0x003d0900

08001474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001478:	4b02      	ldr	r3, [pc, #8]	@ (8001484 <HAL_RCC_GetHCLKFreq+0x10>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr
 8001484:	20000020 	.word	0x20000020

08001488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800148c:	f7ff fff2 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 8001490:	4602      	mov	r2, r0
 8001492:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	4903      	ldr	r1, [pc, #12]	@ (80014ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800149e:	5ccb      	ldrb	r3, [r1, r3]
 80014a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	08002c7c 	.word	0x08002c7c

080014b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014b4:	f7ff ffde 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 80014b8:	4602      	mov	r2, r0
 80014ba:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	0adb      	lsrs	r3, r3, #11
 80014c0:	f003 0307 	and.w	r3, r3, #7
 80014c4:	4903      	ldr	r1, [pc, #12]	@ (80014d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014c6:	5ccb      	ldrb	r3, [r1, r3]
 80014c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40021000 	.word	0x40021000
 80014d4:	08002c7c 	.word	0x08002c7c

080014d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014e0:	4b0a      	ldr	r3, [pc, #40]	@ (800150c <RCC_Delay+0x34>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001510 <RCC_Delay+0x38>)
 80014e6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ea:	0a5b      	lsrs	r3, r3, #9
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	fb02 f303 	mul.w	r3, r2, r3
 80014f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014f4:	bf00      	nop
  }
  while (Delay --);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	1e5a      	subs	r2, r3, #1
 80014fa:	60fa      	str	r2, [r7, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1f9      	bne.n	80014f4 <RCC_Delay+0x1c>
}
 8001500:	bf00      	nop
 8001502:	bf00      	nop
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	20000020 	.word	0x20000020
 8001510:	10624dd3 	.word	0x10624dd3

08001514 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e041      	b.n	80015aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d106      	bne.n	8001540 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7fe ff9c 	bl	8000478 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2202      	movs	r2, #2
 8001544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3304      	adds	r3, #4
 8001550:	4619      	mov	r1, r3
 8001552:	4610      	mov	r0, r2
 8001554:	f000 fa9e 	bl	8001a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2201      	movs	r2, #1
 800155c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2201      	movs	r2, #1
 8001564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2201      	movs	r2, #1
 800156c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2201      	movs	r2, #1
 800158c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2201      	movs	r2, #1
 8001594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
	...

080015b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d001      	beq.n	80015cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e03a      	b.n	8001642 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2202      	movs	r2, #2
 80015d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68da      	ldr	r2, [r3, #12]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f042 0201 	orr.w	r2, r2, #1
 80015e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a18      	ldr	r2, [pc, #96]	@ (800164c <HAL_TIM_Base_Start_IT+0x98>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d00e      	beq.n	800160c <HAL_TIM_Base_Start_IT+0x58>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015f6:	d009      	beq.n	800160c <HAL_TIM_Base_Start_IT+0x58>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a14      	ldr	r2, [pc, #80]	@ (8001650 <HAL_TIM_Base_Start_IT+0x9c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d004      	beq.n	800160c <HAL_TIM_Base_Start_IT+0x58>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a13      	ldr	r2, [pc, #76]	@ (8001654 <HAL_TIM_Base_Start_IT+0xa0>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d111      	bne.n	8001630 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2b06      	cmp	r3, #6
 800161c:	d010      	beq.n	8001640 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f042 0201 	orr.w	r2, r2, #1
 800162c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800162e:	e007      	b.n	8001640 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f042 0201 	orr.w	r2, r2, #1
 800163e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	40012c00 	.word	0x40012c00
 8001650:	40000400 	.word	0x40000400
 8001654:	40000800 	.word	0x40000800

08001658 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d020      	beq.n	80016bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d01b      	beq.n	80016bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f06f 0202 	mvn.w	r2, #2
 800168c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	f003 0303 	and.w	r3, r3, #3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 f9da 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
 80016a8:	e005      	b.n	80016b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f9cd 	bl	8001a4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 f9dc 	bl	8001a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	f003 0304 	and.w	r3, r3, #4
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d020      	beq.n	8001708 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f003 0304 	and.w	r3, r3, #4
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d01b      	beq.n	8001708 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f06f 0204 	mvn.w	r2, #4
 80016d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2202      	movs	r2, #2
 80016de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 f9b4 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
 80016f4:	e005      	b.n	8001702 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 f9a7 	bl	8001a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f000 f9b6 	bl	8001a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	f003 0308 	and.w	r3, r3, #8
 800170e:	2b00      	cmp	r3, #0
 8001710:	d020      	beq.n	8001754 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	f003 0308 	and.w	r3, r3, #8
 8001718:	2b00      	cmp	r3, #0
 800171a:	d01b      	beq.n	8001754 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f06f 0208 	mvn.w	r2, #8
 8001724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2204      	movs	r2, #4
 800172a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 f98e 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
 8001740:	e005      	b.n	800174e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f981 	bl	8001a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f990 	bl	8001a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	f003 0310 	and.w	r3, r3, #16
 800175a:	2b00      	cmp	r3, #0
 800175c:	d020      	beq.n	80017a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f003 0310 	and.w	r3, r3, #16
 8001764:	2b00      	cmp	r3, #0
 8001766:	d01b      	beq.n	80017a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f06f 0210 	mvn.w	r2, #16
 8001770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2208      	movs	r2, #8
 8001776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	69db      	ldr	r3, [r3, #28]
 800177e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 f968 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
 800178c:	e005      	b.n	800179a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 f95b 	bl	8001a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f000 f96a 	bl	8001a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00c      	beq.n	80017c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d007      	beq.n	80017c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f06f 0201 	mvn.w	r2, #1
 80017bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7fe fccc 	bl	800015c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00c      	beq.n	80017e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d007      	beq.n	80017e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80017e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f000 fb53 	bl	8001e8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d00c      	beq.n	800180c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d007      	beq.n	800180c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 f93a 	bl	8001a80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	f003 0320 	and.w	r3, r3, #32
 8001812:	2b00      	cmp	r3, #0
 8001814:	d00c      	beq.n	8001830 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f003 0320 	and.w	r3, r3, #32
 800181c:	2b00      	cmp	r3, #0
 800181e:	d007      	beq.n	8001830 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f06f 0220 	mvn.w	r2, #32
 8001828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f000 fb26 	bl	8001e7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001830:	bf00      	nop
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001842:	2300      	movs	r3, #0
 8001844:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800184c:	2b01      	cmp	r3, #1
 800184e:	d101      	bne.n	8001854 <HAL_TIM_ConfigClockSource+0x1c>
 8001850:	2302      	movs	r3, #2
 8001852:	e0b4      	b.n	80019be <HAL_TIM_ConfigClockSource+0x186>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2201      	movs	r2, #1
 8001858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2202      	movs	r2, #2
 8001860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001872:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800187a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800188c:	d03e      	beq.n	800190c <HAL_TIM_ConfigClockSource+0xd4>
 800188e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001892:	f200 8087 	bhi.w	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 8001896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800189a:	f000 8086 	beq.w	80019aa <HAL_TIM_ConfigClockSource+0x172>
 800189e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018a2:	d87f      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 80018a4:	2b70      	cmp	r3, #112	@ 0x70
 80018a6:	d01a      	beq.n	80018de <HAL_TIM_ConfigClockSource+0xa6>
 80018a8:	2b70      	cmp	r3, #112	@ 0x70
 80018aa:	d87b      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 80018ac:	2b60      	cmp	r3, #96	@ 0x60
 80018ae:	d050      	beq.n	8001952 <HAL_TIM_ConfigClockSource+0x11a>
 80018b0:	2b60      	cmp	r3, #96	@ 0x60
 80018b2:	d877      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 80018b4:	2b50      	cmp	r3, #80	@ 0x50
 80018b6:	d03c      	beq.n	8001932 <HAL_TIM_ConfigClockSource+0xfa>
 80018b8:	2b50      	cmp	r3, #80	@ 0x50
 80018ba:	d873      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 80018bc:	2b40      	cmp	r3, #64	@ 0x40
 80018be:	d058      	beq.n	8001972 <HAL_TIM_ConfigClockSource+0x13a>
 80018c0:	2b40      	cmp	r3, #64	@ 0x40
 80018c2:	d86f      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 80018c4:	2b30      	cmp	r3, #48	@ 0x30
 80018c6:	d064      	beq.n	8001992 <HAL_TIM_ConfigClockSource+0x15a>
 80018c8:	2b30      	cmp	r3, #48	@ 0x30
 80018ca:	d86b      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 80018cc:	2b20      	cmp	r3, #32
 80018ce:	d060      	beq.n	8001992 <HAL_TIM_ConfigClockSource+0x15a>
 80018d0:	2b20      	cmp	r3, #32
 80018d2:	d867      	bhi.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d05c      	beq.n	8001992 <HAL_TIM_ConfigClockSource+0x15a>
 80018d8:	2b10      	cmp	r3, #16
 80018da:	d05a      	beq.n	8001992 <HAL_TIM_ConfigClockSource+0x15a>
 80018dc:	e062      	b.n	80019a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80018ee:	f000 fa47 	bl	8001d80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001900:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	609a      	str	r2, [r3, #8]
      break;
 800190a:	e04f      	b.n	80019ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800191c:	f000 fa30 	bl	8001d80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	689a      	ldr	r2, [r3, #8]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800192e:	609a      	str	r2, [r3, #8]
      break;
 8001930:	e03c      	b.n	80019ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800193e:	461a      	mov	r2, r3
 8001940:	f000 f9a7 	bl	8001c92 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2150      	movs	r1, #80	@ 0x50
 800194a:	4618      	mov	r0, r3
 800194c:	f000 f9fe 	bl	8001d4c <TIM_ITRx_SetConfig>
      break;
 8001950:	e02c      	b.n	80019ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800195e:	461a      	mov	r2, r3
 8001960:	f000 f9c5 	bl	8001cee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2160      	movs	r1, #96	@ 0x60
 800196a:	4618      	mov	r0, r3
 800196c:	f000 f9ee 	bl	8001d4c <TIM_ITRx_SetConfig>
      break;
 8001970:	e01c      	b.n	80019ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800197e:	461a      	mov	r2, r3
 8001980:	f000 f987 	bl	8001c92 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2140      	movs	r1, #64	@ 0x40
 800198a:	4618      	mov	r0, r3
 800198c:	f000 f9de 	bl	8001d4c <TIM_ITRx_SetConfig>
      break;
 8001990:	e00c      	b.n	80019ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4619      	mov	r1, r3
 800199c:	4610      	mov	r0, r2
 800199e:	f000 f9d5 	bl	8001d4c <TIM_ITRx_SetConfig>
      break;
 80019a2:	e003      	b.n	80019ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	73fb      	strb	r3, [r7, #15]
      break;
 80019a8:	e000      	b.n	80019ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80019aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d101      	bne.n	80019de <HAL_TIM_SlaveConfigSynchro+0x18>
 80019da:	2302      	movs	r3, #2
 80019dc:	e031      	b.n	8001a42 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2201      	movs	r2, #1
 80019e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2202      	movs	r2, #2
 80019ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80019ee:	6839      	ldr	r1, [r7, #0]
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 f8bd 	bl	8001b70 <TIM_SlaveTimer_SetConfig>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d009      	beq.n	8001a10 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e018      	b.n	8001a42 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	68da      	ldr	r2, [r3, #12]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a1e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	68da      	ldr	r2, [r3, #12]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001a2e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr

08001a5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr

08001a6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr
	...

08001a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a2f      	ldr	r2, [pc, #188]	@ (8001b64 <TIM_Base_SetConfig+0xd0>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d00b      	beq.n	8001ac4 <TIM_Base_SetConfig+0x30>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ab2:	d007      	beq.n	8001ac4 <TIM_Base_SetConfig+0x30>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4a2c      	ldr	r2, [pc, #176]	@ (8001b68 <TIM_Base_SetConfig+0xd4>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d003      	beq.n	8001ac4 <TIM_Base_SetConfig+0x30>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4a2b      	ldr	r2, [pc, #172]	@ (8001b6c <TIM_Base_SetConfig+0xd8>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d108      	bne.n	8001ad6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001aca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a22      	ldr	r2, [pc, #136]	@ (8001b64 <TIM_Base_SetConfig+0xd0>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d00b      	beq.n	8001af6 <TIM_Base_SetConfig+0x62>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ae4:	d007      	beq.n	8001af6 <TIM_Base_SetConfig+0x62>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a1f      	ldr	r2, [pc, #124]	@ (8001b68 <TIM_Base_SetConfig+0xd4>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d003      	beq.n	8001af6 <TIM_Base_SetConfig+0x62>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b6c <TIM_Base_SetConfig+0xd8>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d108      	bne.n	8001b08 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001afc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b64 <TIM_Base_SetConfig+0xd0>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d103      	bne.n	8001b3c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	691a      	ldr	r2, [r3, #16]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d005      	beq.n	8001b5a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	f023 0201 	bic.w	r2, r3, #1
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	611a      	str	r2, [r3, #16]
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr
 8001b64:	40012c00 	.word	0x40012c00
 8001b68:	40000400 	.word	0x40000400
 8001b6c:	40000800 	.word	0x40000800

08001b70 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b8c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	f023 0307 	bic.w	r3, r3, #7
 8001b9e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b70      	cmp	r3, #112	@ 0x70
 8001bb8:	d01a      	beq.n	8001bf0 <TIM_SlaveTimer_SetConfig+0x80>
 8001bba:	2b70      	cmp	r3, #112	@ 0x70
 8001bbc:	d860      	bhi.n	8001c80 <TIM_SlaveTimer_SetConfig+0x110>
 8001bbe:	2b60      	cmp	r3, #96	@ 0x60
 8001bc0:	d054      	beq.n	8001c6c <TIM_SlaveTimer_SetConfig+0xfc>
 8001bc2:	2b60      	cmp	r3, #96	@ 0x60
 8001bc4:	d85c      	bhi.n	8001c80 <TIM_SlaveTimer_SetConfig+0x110>
 8001bc6:	2b50      	cmp	r3, #80	@ 0x50
 8001bc8:	d046      	beq.n	8001c58 <TIM_SlaveTimer_SetConfig+0xe8>
 8001bca:	2b50      	cmp	r3, #80	@ 0x50
 8001bcc:	d858      	bhi.n	8001c80 <TIM_SlaveTimer_SetConfig+0x110>
 8001bce:	2b40      	cmp	r3, #64	@ 0x40
 8001bd0:	d019      	beq.n	8001c06 <TIM_SlaveTimer_SetConfig+0x96>
 8001bd2:	2b40      	cmp	r3, #64	@ 0x40
 8001bd4:	d854      	bhi.n	8001c80 <TIM_SlaveTimer_SetConfig+0x110>
 8001bd6:	2b30      	cmp	r3, #48	@ 0x30
 8001bd8:	d055      	beq.n	8001c86 <TIM_SlaveTimer_SetConfig+0x116>
 8001bda:	2b30      	cmp	r3, #48	@ 0x30
 8001bdc:	d850      	bhi.n	8001c80 <TIM_SlaveTimer_SetConfig+0x110>
 8001bde:	2b20      	cmp	r3, #32
 8001be0:	d051      	beq.n	8001c86 <TIM_SlaveTimer_SetConfig+0x116>
 8001be2:	2b20      	cmp	r3, #32
 8001be4:	d84c      	bhi.n	8001c80 <TIM_SlaveTimer_SetConfig+0x110>
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d04d      	beq.n	8001c86 <TIM_SlaveTimer_SetConfig+0x116>
 8001bea:	2b10      	cmp	r3, #16
 8001bec:	d04b      	beq.n	8001c86 <TIM_SlaveTimer_SetConfig+0x116>
 8001bee:	e047      	b.n	8001c80 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8001c00:	f000 f8be 	bl	8001d80 <TIM_ETR_SetConfig>
      break;
 8001c04:	e040      	b.n	8001c88 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2b05      	cmp	r3, #5
 8001c0c:	d101      	bne.n	8001c12 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e03b      	b.n	8001c8a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	6a1a      	ldr	r2, [r3, #32]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f022 0201 	bic.w	r2, r2, #1
 8001c28:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c38:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	011b      	lsls	r3, r3, #4
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	621a      	str	r2, [r3, #32]
      break;
 8001c56:	e017      	b.n	8001c88 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c64:	461a      	mov	r2, r3
 8001c66:	f000 f814 	bl	8001c92 <TIM_TI1_ConfigInputStage>
      break;
 8001c6a:	e00d      	b.n	8001c88 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c78:	461a      	mov	r2, r3
 8001c7a:	f000 f838 	bl	8001cee <TIM_TI2_ConfigInputStage>
      break;
 8001c7e:	e003      	b.n	8001c88 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	75fb      	strb	r3, [r7, #23]
      break;
 8001c84:	e000      	b.n	8001c88 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8001c86:	bf00      	nop
  }

  return status;
 8001c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b087      	sub	sp, #28
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	60f8      	str	r0, [r7, #12]
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	f023 0201 	bic.w	r2, r3, #1
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001cbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	011b      	lsls	r3, r3, #4
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f023 030a 	bic.w	r3, r3, #10
 8001cce:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	697a      	ldr	r2, [r7, #20]
 8001ce2:	621a      	str	r2, [r3, #32]
}
 8001ce4:	bf00      	nop
 8001ce6:	371c      	adds	r7, #28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr

08001cee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b087      	sub	sp, #28
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	6a1b      	ldr	r3, [r3, #32]
 8001cfe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	f023 0210 	bic.w	r2, r3, #16
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001d18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	031b      	lsls	r3, r3, #12
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001d2a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	011b      	lsls	r3, r3, #4
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	621a      	str	r2, [r3, #32]
}
 8001d42:	bf00      	nop
 8001d44:	371c      	adds	r7, #28
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d62:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	f043 0307 	orr.w	r3, r3, #7
 8001d6e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	609a      	str	r2, [r3, #8]
}
 8001d76:	bf00      	nop
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr

08001d80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
 8001d8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001d9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	021a      	lsls	r2, r3, #8
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	431a      	orrs	r2, r3
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	609a      	str	r2, [r3, #8]
}
 8001db4:	bf00      	nop
 8001db6:	371c      	adds	r7, #28
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr
	...

08001dc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d101      	bne.n	8001dd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	e046      	b.n	8001e66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2202      	movs	r2, #2
 8001de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001dfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a16      	ldr	r2, [pc, #88]	@ (8001e70 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d00e      	beq.n	8001e3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e24:	d009      	beq.n	8001e3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d004      	beq.n	8001e3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a10      	ldr	r2, [pc, #64]	@ (8001e78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d10c      	bne.n	8001e54 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	68ba      	ldr	r2, [r7, #8]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68ba      	ldr	r2, [r7, #8]
 8001e52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	40012c00 	.word	0x40012c00
 8001e74:	40000400 	.word	0x40000400
 8001e78:	40000800 	.word	0x40000800

08001e7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e042      	b.n	8001f38 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d106      	bne.n	8001ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7fe fb1a 	bl	8000500 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2224      	movs	r2, #36	@ 0x24
 8001ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f971 	bl	80021cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	695a      	ldr	r2, [r3, #20]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68da      	ldr	r2, [r3, #12]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2220      	movs	r2, #32
 8001f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2220      	movs	r2, #32
 8001f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	@ 0x28
 8001f44:	af02      	add	r7, sp, #8
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b20      	cmp	r3, #32
 8001f5e:	d175      	bne.n	800204c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <HAL_UART_Transmit+0x2c>
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e06e      	b.n	800204e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2200      	movs	r2, #0
 8001f74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2221      	movs	r2, #33	@ 0x21
 8001f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f7e:	f7fe fbf9 	bl	8000774 <HAL_GetTick>
 8001f82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	88fa      	ldrh	r2, [r7, #6]
 8001f88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	88fa      	ldrh	r2, [r7, #6]
 8001f8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f98:	d108      	bne.n	8001fac <HAL_UART_Transmit+0x6c>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d104      	bne.n	8001fac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	61bb      	str	r3, [r7, #24]
 8001faa:	e003      	b.n	8001fb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001fb4:	e02e      	b.n	8002014 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2180      	movs	r1, #128	@ 0x80
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f000 f848 	bl	8002056 <UART_WaitOnFlagUntilTimeout>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d005      	beq.n	8001fd8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2220      	movs	r2, #32
 8001fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e03a      	b.n	800204e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d10b      	bne.n	8001ff6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001fec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	3302      	adds	r3, #2
 8001ff2:	61bb      	str	r3, [r7, #24]
 8001ff4:	e007      	b.n	8002006 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	781a      	ldrb	r2, [r3, #0]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	3301      	adds	r3, #1
 8002004:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800200a:	b29b      	uxth	r3, r3
 800200c:	3b01      	subs	r3, #1
 800200e:	b29a      	uxth	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002018:	b29b      	uxth	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1cb      	bne.n	8001fb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	2200      	movs	r2, #0
 8002026:	2140      	movs	r1, #64	@ 0x40
 8002028:	68f8      	ldr	r0, [r7, #12]
 800202a:	f000 f814 	bl	8002056 <UART_WaitOnFlagUntilTimeout>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d005      	beq.n	8002040 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2220      	movs	r2, #32
 8002038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e006      	b.n	800204e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2220      	movs	r2, #32
 8002044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	e000      	b.n	800204e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800204c:	2302      	movs	r3, #2
  }
}
 800204e:	4618      	mov	r0, r3
 8002050:	3720      	adds	r7, #32
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	60b9      	str	r1, [r7, #8]
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	4613      	mov	r3, r2
 8002064:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002066:	e03b      	b.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002068:	6a3b      	ldr	r3, [r7, #32]
 800206a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206e:	d037      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002070:	f7fe fb80 	bl	8000774 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	6a3a      	ldr	r2, [r7, #32]
 800207c:	429a      	cmp	r2, r3
 800207e:	d302      	bcc.n	8002086 <UART_WaitOnFlagUntilTimeout+0x30>
 8002080:	6a3b      	ldr	r3, [r7, #32]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e03a      	b.n	8002100 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d023      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	2b80      	cmp	r3, #128	@ 0x80
 800209c:	d020      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	2b40      	cmp	r3, #64	@ 0x40
 80020a2:	d01d      	beq.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b08      	cmp	r3, #8
 80020b0:	d116      	bne.n	80020e0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f000 f81d 	bl	8002108 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2208      	movs	r2, #8
 80020d2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e00f      	b.n	8002100 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	4013      	ands	r3, r2
 80020ea:	68ba      	ldr	r2, [r7, #8]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	bf0c      	ite	eq
 80020f0:	2301      	moveq	r3, #1
 80020f2:	2300      	movne	r3, #0
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d0b4      	beq.n	8002068 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002108:	b480      	push	{r7}
 800210a:	b095      	sub	sp, #84	@ 0x54
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	330c      	adds	r3, #12
 8002116:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800211a:	e853 3f00 	ldrex	r3, [r3]
 800211e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002122:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002126:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	330c      	adds	r3, #12
 800212e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002130:	643a      	str	r2, [r7, #64]	@ 0x40
 8002132:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002134:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002136:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002138:	e841 2300 	strex	r3, r2, [r1]
 800213c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800213e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1e5      	bne.n	8002110 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	3314      	adds	r3, #20
 800214a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800214c:	6a3b      	ldr	r3, [r7, #32]
 800214e:	e853 3f00 	ldrex	r3, [r3]
 8002152:	61fb      	str	r3, [r7, #28]
   return(result);
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f023 0301 	bic.w	r3, r3, #1
 800215a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	3314      	adds	r3, #20
 8002162:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002164:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002166:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002168:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800216a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800216c:	e841 2300 	strex	r3, r2, [r1]
 8002170:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1e5      	bne.n	8002144 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217c:	2b01      	cmp	r3, #1
 800217e:	d119      	bne.n	80021b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	330c      	adds	r3, #12
 8002186:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	e853 3f00 	ldrex	r3, [r3]
 800218e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f023 0310 	bic.w	r3, r3, #16
 8002196:	647b      	str	r3, [r7, #68]	@ 0x44
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	330c      	adds	r3, #12
 800219e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80021a0:	61ba      	str	r2, [r7, #24]
 80021a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021a4:	6979      	ldr	r1, [r7, #20]
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	e841 2300 	strex	r3, r2, [r1]
 80021ac:	613b      	str	r3, [r7, #16]
   return(result);
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1e5      	bne.n	8002180 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2220      	movs	r2, #32
 80021b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80021c2:	bf00      	nop
 80021c4:	3754      	adds	r7, #84	@ 0x54
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68da      	ldr	r2, [r3, #12]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002206:	f023 030c 	bic.w	r3, r3, #12
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6812      	ldr	r2, [r2, #0]
 800220e:	68b9      	ldr	r1, [r7, #8]
 8002210:	430b      	orrs	r3, r1
 8002212:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699a      	ldr	r2, [r3, #24]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a2c      	ldr	r2, [pc, #176]	@ (80022e0 <UART_SetConfig+0x114>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d103      	bne.n	800223c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002234:	f7ff f93c 	bl	80014b0 <HAL_RCC_GetPCLK2Freq>
 8002238:	60f8      	str	r0, [r7, #12]
 800223a:	e002      	b.n	8002242 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800223c:	f7ff f924 	bl	8001488 <HAL_RCC_GetPCLK1Freq>
 8002240:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	009a      	lsls	r2, r3, #2
 800224c:	441a      	add	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	fbb2 f3f3 	udiv	r3, r2, r3
 8002258:	4a22      	ldr	r2, [pc, #136]	@ (80022e4 <UART_SetConfig+0x118>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	0119      	lsls	r1, r3, #4
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	009a      	lsls	r2, r3, #2
 800226c:	441a      	add	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	fbb2 f2f3 	udiv	r2, r2, r3
 8002278:	4b1a      	ldr	r3, [pc, #104]	@ (80022e4 <UART_SetConfig+0x118>)
 800227a:	fba3 0302 	umull	r0, r3, r3, r2
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	2064      	movs	r0, #100	@ 0x64
 8002282:	fb00 f303 	mul.w	r3, r0, r3
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	3332      	adds	r3, #50	@ 0x32
 800228c:	4a15      	ldr	r2, [pc, #84]	@ (80022e4 <UART_SetConfig+0x118>)
 800228e:	fba2 2303 	umull	r2, r3, r2, r3
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002298:	4419      	add	r1, r3
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	009a      	lsls	r2, r3, #2
 80022a4:	441a      	add	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80022b0:	4b0c      	ldr	r3, [pc, #48]	@ (80022e4 <UART_SetConfig+0x118>)
 80022b2:	fba3 0302 	umull	r0, r3, r3, r2
 80022b6:	095b      	lsrs	r3, r3, #5
 80022b8:	2064      	movs	r0, #100	@ 0x64
 80022ba:	fb00 f303 	mul.w	r3, r0, r3
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	3332      	adds	r3, #50	@ 0x32
 80022c4:	4a07      	ldr	r2, [pc, #28]	@ (80022e4 <UART_SetConfig+0x118>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	095b      	lsrs	r3, r3, #5
 80022cc:	f003 020f 	and.w	r2, r3, #15
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	440a      	add	r2, r1
 80022d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80022d8:	bf00      	nop
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40013800 	.word	0x40013800
 80022e4:	51eb851f 	.word	0x51eb851f

080022e8 <siprintf>:
 80022e8:	b40e      	push	{r1, r2, r3}
 80022ea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80022ee:	b510      	push	{r4, lr}
 80022f0:	2400      	movs	r4, #0
 80022f2:	b09d      	sub	sp, #116	@ 0x74
 80022f4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80022f6:	9002      	str	r0, [sp, #8]
 80022f8:	9006      	str	r0, [sp, #24]
 80022fa:	9107      	str	r1, [sp, #28]
 80022fc:	9104      	str	r1, [sp, #16]
 80022fe:	4809      	ldr	r0, [pc, #36]	@ (8002324 <siprintf+0x3c>)
 8002300:	4909      	ldr	r1, [pc, #36]	@ (8002328 <siprintf+0x40>)
 8002302:	f853 2b04 	ldr.w	r2, [r3], #4
 8002306:	9105      	str	r1, [sp, #20]
 8002308:	6800      	ldr	r0, [r0, #0]
 800230a:	a902      	add	r1, sp, #8
 800230c:	9301      	str	r3, [sp, #4]
 800230e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002310:	f000 f992 	bl	8002638 <_svfiprintf_r>
 8002314:	9b02      	ldr	r3, [sp, #8]
 8002316:	701c      	strb	r4, [r3, #0]
 8002318:	b01d      	add	sp, #116	@ 0x74
 800231a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800231e:	b003      	add	sp, #12
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	2000002c 	.word	0x2000002c
 8002328:	ffff0208 	.word	0xffff0208

0800232c <memset>:
 800232c:	4603      	mov	r3, r0
 800232e:	4402      	add	r2, r0
 8002330:	4293      	cmp	r3, r2
 8002332:	d100      	bne.n	8002336 <memset+0xa>
 8002334:	4770      	bx	lr
 8002336:	f803 1b01 	strb.w	r1, [r3], #1
 800233a:	e7f9      	b.n	8002330 <memset+0x4>

0800233c <__errno>:
 800233c:	4b01      	ldr	r3, [pc, #4]	@ (8002344 <__errno+0x8>)
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	2000002c 	.word	0x2000002c

08002348 <__libc_init_array>:
 8002348:	b570      	push	{r4, r5, r6, lr}
 800234a:	2600      	movs	r6, #0
 800234c:	4d0c      	ldr	r5, [pc, #48]	@ (8002380 <__libc_init_array+0x38>)
 800234e:	4c0d      	ldr	r4, [pc, #52]	@ (8002384 <__libc_init_array+0x3c>)
 8002350:	1b64      	subs	r4, r4, r5
 8002352:	10a4      	asrs	r4, r4, #2
 8002354:	42a6      	cmp	r6, r4
 8002356:	d109      	bne.n	800236c <__libc_init_array+0x24>
 8002358:	f000 fc76 	bl	8002c48 <_init>
 800235c:	2600      	movs	r6, #0
 800235e:	4d0a      	ldr	r5, [pc, #40]	@ (8002388 <__libc_init_array+0x40>)
 8002360:	4c0a      	ldr	r4, [pc, #40]	@ (800238c <__libc_init_array+0x44>)
 8002362:	1b64      	subs	r4, r4, r5
 8002364:	10a4      	asrs	r4, r4, #2
 8002366:	42a6      	cmp	r6, r4
 8002368:	d105      	bne.n	8002376 <__libc_init_array+0x2e>
 800236a:	bd70      	pop	{r4, r5, r6, pc}
 800236c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002370:	4798      	blx	r3
 8002372:	3601      	adds	r6, #1
 8002374:	e7ee      	b.n	8002354 <__libc_init_array+0xc>
 8002376:	f855 3b04 	ldr.w	r3, [r5], #4
 800237a:	4798      	blx	r3
 800237c:	3601      	adds	r6, #1
 800237e:	e7f2      	b.n	8002366 <__libc_init_array+0x1e>
 8002380:	08002cd4 	.word	0x08002cd4
 8002384:	08002cd4 	.word	0x08002cd4
 8002388:	08002cd4 	.word	0x08002cd4
 800238c:	08002cd8 	.word	0x08002cd8

08002390 <__retarget_lock_acquire_recursive>:
 8002390:	4770      	bx	lr

08002392 <__retarget_lock_release_recursive>:
 8002392:	4770      	bx	lr

08002394 <_free_r>:
 8002394:	b538      	push	{r3, r4, r5, lr}
 8002396:	4605      	mov	r5, r0
 8002398:	2900      	cmp	r1, #0
 800239a:	d040      	beq.n	800241e <_free_r+0x8a>
 800239c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80023a0:	1f0c      	subs	r4, r1, #4
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bfb8      	it	lt
 80023a6:	18e4      	addlt	r4, r4, r3
 80023a8:	f000 f8de 	bl	8002568 <__malloc_lock>
 80023ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002420 <_free_r+0x8c>)
 80023ae:	6813      	ldr	r3, [r2, #0]
 80023b0:	b933      	cbnz	r3, 80023c0 <_free_r+0x2c>
 80023b2:	6063      	str	r3, [r4, #4]
 80023b4:	6014      	str	r4, [r2, #0]
 80023b6:	4628      	mov	r0, r5
 80023b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80023bc:	f000 b8da 	b.w	8002574 <__malloc_unlock>
 80023c0:	42a3      	cmp	r3, r4
 80023c2:	d908      	bls.n	80023d6 <_free_r+0x42>
 80023c4:	6820      	ldr	r0, [r4, #0]
 80023c6:	1821      	adds	r1, r4, r0
 80023c8:	428b      	cmp	r3, r1
 80023ca:	bf01      	itttt	eq
 80023cc:	6819      	ldreq	r1, [r3, #0]
 80023ce:	685b      	ldreq	r3, [r3, #4]
 80023d0:	1809      	addeq	r1, r1, r0
 80023d2:	6021      	streq	r1, [r4, #0]
 80023d4:	e7ed      	b.n	80023b2 <_free_r+0x1e>
 80023d6:	461a      	mov	r2, r3
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	b10b      	cbz	r3, 80023e0 <_free_r+0x4c>
 80023dc:	42a3      	cmp	r3, r4
 80023de:	d9fa      	bls.n	80023d6 <_free_r+0x42>
 80023e0:	6811      	ldr	r1, [r2, #0]
 80023e2:	1850      	adds	r0, r2, r1
 80023e4:	42a0      	cmp	r0, r4
 80023e6:	d10b      	bne.n	8002400 <_free_r+0x6c>
 80023e8:	6820      	ldr	r0, [r4, #0]
 80023ea:	4401      	add	r1, r0
 80023ec:	1850      	adds	r0, r2, r1
 80023ee:	4283      	cmp	r3, r0
 80023f0:	6011      	str	r1, [r2, #0]
 80023f2:	d1e0      	bne.n	80023b6 <_free_r+0x22>
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	4408      	add	r0, r1
 80023fa:	6010      	str	r0, [r2, #0]
 80023fc:	6053      	str	r3, [r2, #4]
 80023fe:	e7da      	b.n	80023b6 <_free_r+0x22>
 8002400:	d902      	bls.n	8002408 <_free_r+0x74>
 8002402:	230c      	movs	r3, #12
 8002404:	602b      	str	r3, [r5, #0]
 8002406:	e7d6      	b.n	80023b6 <_free_r+0x22>
 8002408:	6820      	ldr	r0, [r4, #0]
 800240a:	1821      	adds	r1, r4, r0
 800240c:	428b      	cmp	r3, r1
 800240e:	bf01      	itttt	eq
 8002410:	6819      	ldreq	r1, [r3, #0]
 8002412:	685b      	ldreq	r3, [r3, #4]
 8002414:	1809      	addeq	r1, r1, r0
 8002416:	6021      	streq	r1, [r4, #0]
 8002418:	6063      	str	r3, [r4, #4]
 800241a:	6054      	str	r4, [r2, #4]
 800241c:	e7cb      	b.n	80023b6 <_free_r+0x22>
 800241e:	bd38      	pop	{r3, r4, r5, pc}
 8002420:	20000274 	.word	0x20000274

08002424 <sbrk_aligned>:
 8002424:	b570      	push	{r4, r5, r6, lr}
 8002426:	4e0f      	ldr	r6, [pc, #60]	@ (8002464 <sbrk_aligned+0x40>)
 8002428:	460c      	mov	r4, r1
 800242a:	6831      	ldr	r1, [r6, #0]
 800242c:	4605      	mov	r5, r0
 800242e:	b911      	cbnz	r1, 8002436 <sbrk_aligned+0x12>
 8002430:	f000 fba8 	bl	8002b84 <_sbrk_r>
 8002434:	6030      	str	r0, [r6, #0]
 8002436:	4621      	mov	r1, r4
 8002438:	4628      	mov	r0, r5
 800243a:	f000 fba3 	bl	8002b84 <_sbrk_r>
 800243e:	1c43      	adds	r3, r0, #1
 8002440:	d103      	bne.n	800244a <sbrk_aligned+0x26>
 8002442:	f04f 34ff 	mov.w	r4, #4294967295
 8002446:	4620      	mov	r0, r4
 8002448:	bd70      	pop	{r4, r5, r6, pc}
 800244a:	1cc4      	adds	r4, r0, #3
 800244c:	f024 0403 	bic.w	r4, r4, #3
 8002450:	42a0      	cmp	r0, r4
 8002452:	d0f8      	beq.n	8002446 <sbrk_aligned+0x22>
 8002454:	1a21      	subs	r1, r4, r0
 8002456:	4628      	mov	r0, r5
 8002458:	f000 fb94 	bl	8002b84 <_sbrk_r>
 800245c:	3001      	adds	r0, #1
 800245e:	d1f2      	bne.n	8002446 <sbrk_aligned+0x22>
 8002460:	e7ef      	b.n	8002442 <sbrk_aligned+0x1e>
 8002462:	bf00      	nop
 8002464:	20000270 	.word	0x20000270

08002468 <_malloc_r>:
 8002468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800246c:	1ccd      	adds	r5, r1, #3
 800246e:	f025 0503 	bic.w	r5, r5, #3
 8002472:	3508      	adds	r5, #8
 8002474:	2d0c      	cmp	r5, #12
 8002476:	bf38      	it	cc
 8002478:	250c      	movcc	r5, #12
 800247a:	2d00      	cmp	r5, #0
 800247c:	4606      	mov	r6, r0
 800247e:	db01      	blt.n	8002484 <_malloc_r+0x1c>
 8002480:	42a9      	cmp	r1, r5
 8002482:	d904      	bls.n	800248e <_malloc_r+0x26>
 8002484:	230c      	movs	r3, #12
 8002486:	6033      	str	r3, [r6, #0]
 8002488:	2000      	movs	r0, #0
 800248a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800248e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002564 <_malloc_r+0xfc>
 8002492:	f000 f869 	bl	8002568 <__malloc_lock>
 8002496:	f8d8 3000 	ldr.w	r3, [r8]
 800249a:	461c      	mov	r4, r3
 800249c:	bb44      	cbnz	r4, 80024f0 <_malloc_r+0x88>
 800249e:	4629      	mov	r1, r5
 80024a0:	4630      	mov	r0, r6
 80024a2:	f7ff ffbf 	bl	8002424 <sbrk_aligned>
 80024a6:	1c43      	adds	r3, r0, #1
 80024a8:	4604      	mov	r4, r0
 80024aa:	d158      	bne.n	800255e <_malloc_r+0xf6>
 80024ac:	f8d8 4000 	ldr.w	r4, [r8]
 80024b0:	4627      	mov	r7, r4
 80024b2:	2f00      	cmp	r7, #0
 80024b4:	d143      	bne.n	800253e <_malloc_r+0xd6>
 80024b6:	2c00      	cmp	r4, #0
 80024b8:	d04b      	beq.n	8002552 <_malloc_r+0xea>
 80024ba:	6823      	ldr	r3, [r4, #0]
 80024bc:	4639      	mov	r1, r7
 80024be:	4630      	mov	r0, r6
 80024c0:	eb04 0903 	add.w	r9, r4, r3
 80024c4:	f000 fb5e 	bl	8002b84 <_sbrk_r>
 80024c8:	4581      	cmp	r9, r0
 80024ca:	d142      	bne.n	8002552 <_malloc_r+0xea>
 80024cc:	6821      	ldr	r1, [r4, #0]
 80024ce:	4630      	mov	r0, r6
 80024d0:	1a6d      	subs	r5, r5, r1
 80024d2:	4629      	mov	r1, r5
 80024d4:	f7ff ffa6 	bl	8002424 <sbrk_aligned>
 80024d8:	3001      	adds	r0, #1
 80024da:	d03a      	beq.n	8002552 <_malloc_r+0xea>
 80024dc:	6823      	ldr	r3, [r4, #0]
 80024de:	442b      	add	r3, r5
 80024e0:	6023      	str	r3, [r4, #0]
 80024e2:	f8d8 3000 	ldr.w	r3, [r8]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	bb62      	cbnz	r2, 8002544 <_malloc_r+0xdc>
 80024ea:	f8c8 7000 	str.w	r7, [r8]
 80024ee:	e00f      	b.n	8002510 <_malloc_r+0xa8>
 80024f0:	6822      	ldr	r2, [r4, #0]
 80024f2:	1b52      	subs	r2, r2, r5
 80024f4:	d420      	bmi.n	8002538 <_malloc_r+0xd0>
 80024f6:	2a0b      	cmp	r2, #11
 80024f8:	d917      	bls.n	800252a <_malloc_r+0xc2>
 80024fa:	1961      	adds	r1, r4, r5
 80024fc:	42a3      	cmp	r3, r4
 80024fe:	6025      	str	r5, [r4, #0]
 8002500:	bf18      	it	ne
 8002502:	6059      	strne	r1, [r3, #4]
 8002504:	6863      	ldr	r3, [r4, #4]
 8002506:	bf08      	it	eq
 8002508:	f8c8 1000 	streq.w	r1, [r8]
 800250c:	5162      	str	r2, [r4, r5]
 800250e:	604b      	str	r3, [r1, #4]
 8002510:	4630      	mov	r0, r6
 8002512:	f000 f82f 	bl	8002574 <__malloc_unlock>
 8002516:	f104 000b 	add.w	r0, r4, #11
 800251a:	1d23      	adds	r3, r4, #4
 800251c:	f020 0007 	bic.w	r0, r0, #7
 8002520:	1ac2      	subs	r2, r0, r3
 8002522:	bf1c      	itt	ne
 8002524:	1a1b      	subne	r3, r3, r0
 8002526:	50a3      	strne	r3, [r4, r2]
 8002528:	e7af      	b.n	800248a <_malloc_r+0x22>
 800252a:	6862      	ldr	r2, [r4, #4]
 800252c:	42a3      	cmp	r3, r4
 800252e:	bf0c      	ite	eq
 8002530:	f8c8 2000 	streq.w	r2, [r8]
 8002534:	605a      	strne	r2, [r3, #4]
 8002536:	e7eb      	b.n	8002510 <_malloc_r+0xa8>
 8002538:	4623      	mov	r3, r4
 800253a:	6864      	ldr	r4, [r4, #4]
 800253c:	e7ae      	b.n	800249c <_malloc_r+0x34>
 800253e:	463c      	mov	r4, r7
 8002540:	687f      	ldr	r7, [r7, #4]
 8002542:	e7b6      	b.n	80024b2 <_malloc_r+0x4a>
 8002544:	461a      	mov	r2, r3
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	42a3      	cmp	r3, r4
 800254a:	d1fb      	bne.n	8002544 <_malloc_r+0xdc>
 800254c:	2300      	movs	r3, #0
 800254e:	6053      	str	r3, [r2, #4]
 8002550:	e7de      	b.n	8002510 <_malloc_r+0xa8>
 8002552:	230c      	movs	r3, #12
 8002554:	4630      	mov	r0, r6
 8002556:	6033      	str	r3, [r6, #0]
 8002558:	f000 f80c 	bl	8002574 <__malloc_unlock>
 800255c:	e794      	b.n	8002488 <_malloc_r+0x20>
 800255e:	6005      	str	r5, [r0, #0]
 8002560:	e7d6      	b.n	8002510 <_malloc_r+0xa8>
 8002562:	bf00      	nop
 8002564:	20000274 	.word	0x20000274

08002568 <__malloc_lock>:
 8002568:	4801      	ldr	r0, [pc, #4]	@ (8002570 <__malloc_lock+0x8>)
 800256a:	f7ff bf11 	b.w	8002390 <__retarget_lock_acquire_recursive>
 800256e:	bf00      	nop
 8002570:	2000026c 	.word	0x2000026c

08002574 <__malloc_unlock>:
 8002574:	4801      	ldr	r0, [pc, #4]	@ (800257c <__malloc_unlock+0x8>)
 8002576:	f7ff bf0c 	b.w	8002392 <__retarget_lock_release_recursive>
 800257a:	bf00      	nop
 800257c:	2000026c 	.word	0x2000026c

08002580 <__ssputs_r>:
 8002580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002584:	461f      	mov	r7, r3
 8002586:	688e      	ldr	r6, [r1, #8]
 8002588:	4682      	mov	sl, r0
 800258a:	42be      	cmp	r6, r7
 800258c:	460c      	mov	r4, r1
 800258e:	4690      	mov	r8, r2
 8002590:	680b      	ldr	r3, [r1, #0]
 8002592:	d82d      	bhi.n	80025f0 <__ssputs_r+0x70>
 8002594:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002598:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800259c:	d026      	beq.n	80025ec <__ssputs_r+0x6c>
 800259e:	6965      	ldr	r5, [r4, #20]
 80025a0:	6909      	ldr	r1, [r1, #16]
 80025a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80025a6:	eba3 0901 	sub.w	r9, r3, r1
 80025aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80025ae:	1c7b      	adds	r3, r7, #1
 80025b0:	444b      	add	r3, r9
 80025b2:	106d      	asrs	r5, r5, #1
 80025b4:	429d      	cmp	r5, r3
 80025b6:	bf38      	it	cc
 80025b8:	461d      	movcc	r5, r3
 80025ba:	0553      	lsls	r3, r2, #21
 80025bc:	d527      	bpl.n	800260e <__ssputs_r+0x8e>
 80025be:	4629      	mov	r1, r5
 80025c0:	f7ff ff52 	bl	8002468 <_malloc_r>
 80025c4:	4606      	mov	r6, r0
 80025c6:	b360      	cbz	r0, 8002622 <__ssputs_r+0xa2>
 80025c8:	464a      	mov	r2, r9
 80025ca:	6921      	ldr	r1, [r4, #16]
 80025cc:	f000 faf8 	bl	8002bc0 <memcpy>
 80025d0:	89a3      	ldrh	r3, [r4, #12]
 80025d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80025d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025da:	81a3      	strh	r3, [r4, #12]
 80025dc:	6126      	str	r6, [r4, #16]
 80025de:	444e      	add	r6, r9
 80025e0:	6026      	str	r6, [r4, #0]
 80025e2:	463e      	mov	r6, r7
 80025e4:	6165      	str	r5, [r4, #20]
 80025e6:	eba5 0509 	sub.w	r5, r5, r9
 80025ea:	60a5      	str	r5, [r4, #8]
 80025ec:	42be      	cmp	r6, r7
 80025ee:	d900      	bls.n	80025f2 <__ssputs_r+0x72>
 80025f0:	463e      	mov	r6, r7
 80025f2:	4632      	mov	r2, r6
 80025f4:	4641      	mov	r1, r8
 80025f6:	6820      	ldr	r0, [r4, #0]
 80025f8:	f000 faaa 	bl	8002b50 <memmove>
 80025fc:	2000      	movs	r0, #0
 80025fe:	68a3      	ldr	r3, [r4, #8]
 8002600:	1b9b      	subs	r3, r3, r6
 8002602:	60a3      	str	r3, [r4, #8]
 8002604:	6823      	ldr	r3, [r4, #0]
 8002606:	4433      	add	r3, r6
 8002608:	6023      	str	r3, [r4, #0]
 800260a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800260e:	462a      	mov	r2, r5
 8002610:	f000 fae4 	bl	8002bdc <_realloc_r>
 8002614:	4606      	mov	r6, r0
 8002616:	2800      	cmp	r0, #0
 8002618:	d1e0      	bne.n	80025dc <__ssputs_r+0x5c>
 800261a:	4650      	mov	r0, sl
 800261c:	6921      	ldr	r1, [r4, #16]
 800261e:	f7ff feb9 	bl	8002394 <_free_r>
 8002622:	230c      	movs	r3, #12
 8002624:	f8ca 3000 	str.w	r3, [sl]
 8002628:	89a3      	ldrh	r3, [r4, #12]
 800262a:	f04f 30ff 	mov.w	r0, #4294967295
 800262e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002632:	81a3      	strh	r3, [r4, #12]
 8002634:	e7e9      	b.n	800260a <__ssputs_r+0x8a>
	...

08002638 <_svfiprintf_r>:
 8002638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800263c:	4698      	mov	r8, r3
 800263e:	898b      	ldrh	r3, [r1, #12]
 8002640:	4607      	mov	r7, r0
 8002642:	061b      	lsls	r3, r3, #24
 8002644:	460d      	mov	r5, r1
 8002646:	4614      	mov	r4, r2
 8002648:	b09d      	sub	sp, #116	@ 0x74
 800264a:	d510      	bpl.n	800266e <_svfiprintf_r+0x36>
 800264c:	690b      	ldr	r3, [r1, #16]
 800264e:	b973      	cbnz	r3, 800266e <_svfiprintf_r+0x36>
 8002650:	2140      	movs	r1, #64	@ 0x40
 8002652:	f7ff ff09 	bl	8002468 <_malloc_r>
 8002656:	6028      	str	r0, [r5, #0]
 8002658:	6128      	str	r0, [r5, #16]
 800265a:	b930      	cbnz	r0, 800266a <_svfiprintf_r+0x32>
 800265c:	230c      	movs	r3, #12
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	f04f 30ff 	mov.w	r0, #4294967295
 8002664:	b01d      	add	sp, #116	@ 0x74
 8002666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800266a:	2340      	movs	r3, #64	@ 0x40
 800266c:	616b      	str	r3, [r5, #20]
 800266e:	2300      	movs	r3, #0
 8002670:	9309      	str	r3, [sp, #36]	@ 0x24
 8002672:	2320      	movs	r3, #32
 8002674:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002678:	2330      	movs	r3, #48	@ 0x30
 800267a:	f04f 0901 	mov.w	r9, #1
 800267e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002682:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800281c <_svfiprintf_r+0x1e4>
 8002686:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800268a:	4623      	mov	r3, r4
 800268c:	469a      	mov	sl, r3
 800268e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002692:	b10a      	cbz	r2, 8002698 <_svfiprintf_r+0x60>
 8002694:	2a25      	cmp	r2, #37	@ 0x25
 8002696:	d1f9      	bne.n	800268c <_svfiprintf_r+0x54>
 8002698:	ebba 0b04 	subs.w	fp, sl, r4
 800269c:	d00b      	beq.n	80026b6 <_svfiprintf_r+0x7e>
 800269e:	465b      	mov	r3, fp
 80026a0:	4622      	mov	r2, r4
 80026a2:	4629      	mov	r1, r5
 80026a4:	4638      	mov	r0, r7
 80026a6:	f7ff ff6b 	bl	8002580 <__ssputs_r>
 80026aa:	3001      	adds	r0, #1
 80026ac:	f000 80a7 	beq.w	80027fe <_svfiprintf_r+0x1c6>
 80026b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80026b2:	445a      	add	r2, fp
 80026b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80026b6:	f89a 3000 	ldrb.w	r3, [sl]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f000 809f 	beq.w	80027fe <_svfiprintf_r+0x1c6>
 80026c0:	2300      	movs	r3, #0
 80026c2:	f04f 32ff 	mov.w	r2, #4294967295
 80026c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80026ca:	f10a 0a01 	add.w	sl, sl, #1
 80026ce:	9304      	str	r3, [sp, #16]
 80026d0:	9307      	str	r3, [sp, #28]
 80026d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80026d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80026d8:	4654      	mov	r4, sl
 80026da:	2205      	movs	r2, #5
 80026dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026e0:	484e      	ldr	r0, [pc, #312]	@ (800281c <_svfiprintf_r+0x1e4>)
 80026e2:	f000 fa5f 	bl	8002ba4 <memchr>
 80026e6:	9a04      	ldr	r2, [sp, #16]
 80026e8:	b9d8      	cbnz	r0, 8002722 <_svfiprintf_r+0xea>
 80026ea:	06d0      	lsls	r0, r2, #27
 80026ec:	bf44      	itt	mi
 80026ee:	2320      	movmi	r3, #32
 80026f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80026f4:	0711      	lsls	r1, r2, #28
 80026f6:	bf44      	itt	mi
 80026f8:	232b      	movmi	r3, #43	@ 0x2b
 80026fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80026fe:	f89a 3000 	ldrb.w	r3, [sl]
 8002702:	2b2a      	cmp	r3, #42	@ 0x2a
 8002704:	d015      	beq.n	8002732 <_svfiprintf_r+0xfa>
 8002706:	4654      	mov	r4, sl
 8002708:	2000      	movs	r0, #0
 800270a:	f04f 0c0a 	mov.w	ip, #10
 800270e:	9a07      	ldr	r2, [sp, #28]
 8002710:	4621      	mov	r1, r4
 8002712:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002716:	3b30      	subs	r3, #48	@ 0x30
 8002718:	2b09      	cmp	r3, #9
 800271a:	d94b      	bls.n	80027b4 <_svfiprintf_r+0x17c>
 800271c:	b1b0      	cbz	r0, 800274c <_svfiprintf_r+0x114>
 800271e:	9207      	str	r2, [sp, #28]
 8002720:	e014      	b.n	800274c <_svfiprintf_r+0x114>
 8002722:	eba0 0308 	sub.w	r3, r0, r8
 8002726:	fa09 f303 	lsl.w	r3, r9, r3
 800272a:	4313      	orrs	r3, r2
 800272c:	46a2      	mov	sl, r4
 800272e:	9304      	str	r3, [sp, #16]
 8002730:	e7d2      	b.n	80026d8 <_svfiprintf_r+0xa0>
 8002732:	9b03      	ldr	r3, [sp, #12]
 8002734:	1d19      	adds	r1, r3, #4
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	9103      	str	r1, [sp, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	bfbb      	ittet	lt
 800273e:	425b      	neglt	r3, r3
 8002740:	f042 0202 	orrlt.w	r2, r2, #2
 8002744:	9307      	strge	r3, [sp, #28]
 8002746:	9307      	strlt	r3, [sp, #28]
 8002748:	bfb8      	it	lt
 800274a:	9204      	strlt	r2, [sp, #16]
 800274c:	7823      	ldrb	r3, [r4, #0]
 800274e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002750:	d10a      	bne.n	8002768 <_svfiprintf_r+0x130>
 8002752:	7863      	ldrb	r3, [r4, #1]
 8002754:	2b2a      	cmp	r3, #42	@ 0x2a
 8002756:	d132      	bne.n	80027be <_svfiprintf_r+0x186>
 8002758:	9b03      	ldr	r3, [sp, #12]
 800275a:	3402      	adds	r4, #2
 800275c:	1d1a      	adds	r2, r3, #4
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	9203      	str	r2, [sp, #12]
 8002762:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002766:	9305      	str	r3, [sp, #20]
 8002768:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002820 <_svfiprintf_r+0x1e8>
 800276c:	2203      	movs	r2, #3
 800276e:	4650      	mov	r0, sl
 8002770:	7821      	ldrb	r1, [r4, #0]
 8002772:	f000 fa17 	bl	8002ba4 <memchr>
 8002776:	b138      	cbz	r0, 8002788 <_svfiprintf_r+0x150>
 8002778:	2240      	movs	r2, #64	@ 0x40
 800277a:	9b04      	ldr	r3, [sp, #16]
 800277c:	eba0 000a 	sub.w	r0, r0, sl
 8002780:	4082      	lsls	r2, r0
 8002782:	4313      	orrs	r3, r2
 8002784:	3401      	adds	r4, #1
 8002786:	9304      	str	r3, [sp, #16]
 8002788:	f814 1b01 	ldrb.w	r1, [r4], #1
 800278c:	2206      	movs	r2, #6
 800278e:	4825      	ldr	r0, [pc, #148]	@ (8002824 <_svfiprintf_r+0x1ec>)
 8002790:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002794:	f000 fa06 	bl	8002ba4 <memchr>
 8002798:	2800      	cmp	r0, #0
 800279a:	d036      	beq.n	800280a <_svfiprintf_r+0x1d2>
 800279c:	4b22      	ldr	r3, [pc, #136]	@ (8002828 <_svfiprintf_r+0x1f0>)
 800279e:	bb1b      	cbnz	r3, 80027e8 <_svfiprintf_r+0x1b0>
 80027a0:	9b03      	ldr	r3, [sp, #12]
 80027a2:	3307      	adds	r3, #7
 80027a4:	f023 0307 	bic.w	r3, r3, #7
 80027a8:	3308      	adds	r3, #8
 80027aa:	9303      	str	r3, [sp, #12]
 80027ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80027ae:	4433      	add	r3, r6
 80027b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80027b2:	e76a      	b.n	800268a <_svfiprintf_r+0x52>
 80027b4:	460c      	mov	r4, r1
 80027b6:	2001      	movs	r0, #1
 80027b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80027bc:	e7a8      	b.n	8002710 <_svfiprintf_r+0xd8>
 80027be:	2300      	movs	r3, #0
 80027c0:	f04f 0c0a 	mov.w	ip, #10
 80027c4:	4619      	mov	r1, r3
 80027c6:	3401      	adds	r4, #1
 80027c8:	9305      	str	r3, [sp, #20]
 80027ca:	4620      	mov	r0, r4
 80027cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80027d0:	3a30      	subs	r2, #48	@ 0x30
 80027d2:	2a09      	cmp	r2, #9
 80027d4:	d903      	bls.n	80027de <_svfiprintf_r+0x1a6>
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0c6      	beq.n	8002768 <_svfiprintf_r+0x130>
 80027da:	9105      	str	r1, [sp, #20]
 80027dc:	e7c4      	b.n	8002768 <_svfiprintf_r+0x130>
 80027de:	4604      	mov	r4, r0
 80027e0:	2301      	movs	r3, #1
 80027e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80027e6:	e7f0      	b.n	80027ca <_svfiprintf_r+0x192>
 80027e8:	ab03      	add	r3, sp, #12
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	462a      	mov	r2, r5
 80027ee:	4638      	mov	r0, r7
 80027f0:	4b0e      	ldr	r3, [pc, #56]	@ (800282c <_svfiprintf_r+0x1f4>)
 80027f2:	a904      	add	r1, sp, #16
 80027f4:	f3af 8000 	nop.w
 80027f8:	1c42      	adds	r2, r0, #1
 80027fa:	4606      	mov	r6, r0
 80027fc:	d1d6      	bne.n	80027ac <_svfiprintf_r+0x174>
 80027fe:	89ab      	ldrh	r3, [r5, #12]
 8002800:	065b      	lsls	r3, r3, #25
 8002802:	f53f af2d 	bmi.w	8002660 <_svfiprintf_r+0x28>
 8002806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002808:	e72c      	b.n	8002664 <_svfiprintf_r+0x2c>
 800280a:	ab03      	add	r3, sp, #12
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	462a      	mov	r2, r5
 8002810:	4638      	mov	r0, r7
 8002812:	4b06      	ldr	r3, [pc, #24]	@ (800282c <_svfiprintf_r+0x1f4>)
 8002814:	a904      	add	r1, sp, #16
 8002816:	f000 f87d 	bl	8002914 <_printf_i>
 800281a:	e7ed      	b.n	80027f8 <_svfiprintf_r+0x1c0>
 800281c:	08002c96 	.word	0x08002c96
 8002820:	08002c9c 	.word	0x08002c9c
 8002824:	08002ca0 	.word	0x08002ca0
 8002828:	00000000 	.word	0x00000000
 800282c:	08002581 	.word	0x08002581

08002830 <_printf_common>:
 8002830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002834:	4616      	mov	r6, r2
 8002836:	4698      	mov	r8, r3
 8002838:	688a      	ldr	r2, [r1, #8]
 800283a:	690b      	ldr	r3, [r1, #16]
 800283c:	4607      	mov	r7, r0
 800283e:	4293      	cmp	r3, r2
 8002840:	bfb8      	it	lt
 8002842:	4613      	movlt	r3, r2
 8002844:	6033      	str	r3, [r6, #0]
 8002846:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800284a:	460c      	mov	r4, r1
 800284c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002850:	b10a      	cbz	r2, 8002856 <_printf_common+0x26>
 8002852:	3301      	adds	r3, #1
 8002854:	6033      	str	r3, [r6, #0]
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	0699      	lsls	r1, r3, #26
 800285a:	bf42      	ittt	mi
 800285c:	6833      	ldrmi	r3, [r6, #0]
 800285e:	3302      	addmi	r3, #2
 8002860:	6033      	strmi	r3, [r6, #0]
 8002862:	6825      	ldr	r5, [r4, #0]
 8002864:	f015 0506 	ands.w	r5, r5, #6
 8002868:	d106      	bne.n	8002878 <_printf_common+0x48>
 800286a:	f104 0a19 	add.w	sl, r4, #25
 800286e:	68e3      	ldr	r3, [r4, #12]
 8002870:	6832      	ldr	r2, [r6, #0]
 8002872:	1a9b      	subs	r3, r3, r2
 8002874:	42ab      	cmp	r3, r5
 8002876:	dc2b      	bgt.n	80028d0 <_printf_common+0xa0>
 8002878:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800287c:	6822      	ldr	r2, [r4, #0]
 800287e:	3b00      	subs	r3, #0
 8002880:	bf18      	it	ne
 8002882:	2301      	movne	r3, #1
 8002884:	0692      	lsls	r2, r2, #26
 8002886:	d430      	bmi.n	80028ea <_printf_common+0xba>
 8002888:	4641      	mov	r1, r8
 800288a:	4638      	mov	r0, r7
 800288c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002890:	47c8      	blx	r9
 8002892:	3001      	adds	r0, #1
 8002894:	d023      	beq.n	80028de <_printf_common+0xae>
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	6922      	ldr	r2, [r4, #16]
 800289a:	f003 0306 	and.w	r3, r3, #6
 800289e:	2b04      	cmp	r3, #4
 80028a0:	bf14      	ite	ne
 80028a2:	2500      	movne	r5, #0
 80028a4:	6833      	ldreq	r3, [r6, #0]
 80028a6:	f04f 0600 	mov.w	r6, #0
 80028aa:	bf08      	it	eq
 80028ac:	68e5      	ldreq	r5, [r4, #12]
 80028ae:	f104 041a 	add.w	r4, r4, #26
 80028b2:	bf08      	it	eq
 80028b4:	1aed      	subeq	r5, r5, r3
 80028b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80028ba:	bf08      	it	eq
 80028bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028c0:	4293      	cmp	r3, r2
 80028c2:	bfc4      	itt	gt
 80028c4:	1a9b      	subgt	r3, r3, r2
 80028c6:	18ed      	addgt	r5, r5, r3
 80028c8:	42b5      	cmp	r5, r6
 80028ca:	d11a      	bne.n	8002902 <_printf_common+0xd2>
 80028cc:	2000      	movs	r0, #0
 80028ce:	e008      	b.n	80028e2 <_printf_common+0xb2>
 80028d0:	2301      	movs	r3, #1
 80028d2:	4652      	mov	r2, sl
 80028d4:	4641      	mov	r1, r8
 80028d6:	4638      	mov	r0, r7
 80028d8:	47c8      	blx	r9
 80028da:	3001      	adds	r0, #1
 80028dc:	d103      	bne.n	80028e6 <_printf_common+0xb6>
 80028de:	f04f 30ff 	mov.w	r0, #4294967295
 80028e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028e6:	3501      	adds	r5, #1
 80028e8:	e7c1      	b.n	800286e <_printf_common+0x3e>
 80028ea:	2030      	movs	r0, #48	@ 0x30
 80028ec:	18e1      	adds	r1, r4, r3
 80028ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80028f2:	1c5a      	adds	r2, r3, #1
 80028f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80028f8:	4422      	add	r2, r4
 80028fa:	3302      	adds	r3, #2
 80028fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002900:	e7c2      	b.n	8002888 <_printf_common+0x58>
 8002902:	2301      	movs	r3, #1
 8002904:	4622      	mov	r2, r4
 8002906:	4641      	mov	r1, r8
 8002908:	4638      	mov	r0, r7
 800290a:	47c8      	blx	r9
 800290c:	3001      	adds	r0, #1
 800290e:	d0e6      	beq.n	80028de <_printf_common+0xae>
 8002910:	3601      	adds	r6, #1
 8002912:	e7d9      	b.n	80028c8 <_printf_common+0x98>

08002914 <_printf_i>:
 8002914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002918:	7e0f      	ldrb	r7, [r1, #24]
 800291a:	4691      	mov	r9, r2
 800291c:	2f78      	cmp	r7, #120	@ 0x78
 800291e:	4680      	mov	r8, r0
 8002920:	460c      	mov	r4, r1
 8002922:	469a      	mov	sl, r3
 8002924:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002926:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800292a:	d807      	bhi.n	800293c <_printf_i+0x28>
 800292c:	2f62      	cmp	r7, #98	@ 0x62
 800292e:	d80a      	bhi.n	8002946 <_printf_i+0x32>
 8002930:	2f00      	cmp	r7, #0
 8002932:	f000 80d1 	beq.w	8002ad8 <_printf_i+0x1c4>
 8002936:	2f58      	cmp	r7, #88	@ 0x58
 8002938:	f000 80b8 	beq.w	8002aac <_printf_i+0x198>
 800293c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002940:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002944:	e03a      	b.n	80029bc <_printf_i+0xa8>
 8002946:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800294a:	2b15      	cmp	r3, #21
 800294c:	d8f6      	bhi.n	800293c <_printf_i+0x28>
 800294e:	a101      	add	r1, pc, #4	@ (adr r1, 8002954 <_printf_i+0x40>)
 8002950:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002954:	080029ad 	.word	0x080029ad
 8002958:	080029c1 	.word	0x080029c1
 800295c:	0800293d 	.word	0x0800293d
 8002960:	0800293d 	.word	0x0800293d
 8002964:	0800293d 	.word	0x0800293d
 8002968:	0800293d 	.word	0x0800293d
 800296c:	080029c1 	.word	0x080029c1
 8002970:	0800293d 	.word	0x0800293d
 8002974:	0800293d 	.word	0x0800293d
 8002978:	0800293d 	.word	0x0800293d
 800297c:	0800293d 	.word	0x0800293d
 8002980:	08002abf 	.word	0x08002abf
 8002984:	080029eb 	.word	0x080029eb
 8002988:	08002a79 	.word	0x08002a79
 800298c:	0800293d 	.word	0x0800293d
 8002990:	0800293d 	.word	0x0800293d
 8002994:	08002ae1 	.word	0x08002ae1
 8002998:	0800293d 	.word	0x0800293d
 800299c:	080029eb 	.word	0x080029eb
 80029a0:	0800293d 	.word	0x0800293d
 80029a4:	0800293d 	.word	0x0800293d
 80029a8:	08002a81 	.word	0x08002a81
 80029ac:	6833      	ldr	r3, [r6, #0]
 80029ae:	1d1a      	adds	r2, r3, #4
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6032      	str	r2, [r6, #0]
 80029b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80029b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80029bc:	2301      	movs	r3, #1
 80029be:	e09c      	b.n	8002afa <_printf_i+0x1e6>
 80029c0:	6833      	ldr	r3, [r6, #0]
 80029c2:	6820      	ldr	r0, [r4, #0]
 80029c4:	1d19      	adds	r1, r3, #4
 80029c6:	6031      	str	r1, [r6, #0]
 80029c8:	0606      	lsls	r6, r0, #24
 80029ca:	d501      	bpl.n	80029d0 <_printf_i+0xbc>
 80029cc:	681d      	ldr	r5, [r3, #0]
 80029ce:	e003      	b.n	80029d8 <_printf_i+0xc4>
 80029d0:	0645      	lsls	r5, r0, #25
 80029d2:	d5fb      	bpl.n	80029cc <_printf_i+0xb8>
 80029d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80029d8:	2d00      	cmp	r5, #0
 80029da:	da03      	bge.n	80029e4 <_printf_i+0xd0>
 80029dc:	232d      	movs	r3, #45	@ 0x2d
 80029de:	426d      	negs	r5, r5
 80029e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80029e4:	230a      	movs	r3, #10
 80029e6:	4858      	ldr	r0, [pc, #352]	@ (8002b48 <_printf_i+0x234>)
 80029e8:	e011      	b.n	8002a0e <_printf_i+0xfa>
 80029ea:	6821      	ldr	r1, [r4, #0]
 80029ec:	6833      	ldr	r3, [r6, #0]
 80029ee:	0608      	lsls	r0, r1, #24
 80029f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80029f4:	d402      	bmi.n	80029fc <_printf_i+0xe8>
 80029f6:	0649      	lsls	r1, r1, #25
 80029f8:	bf48      	it	mi
 80029fa:	b2ad      	uxthmi	r5, r5
 80029fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80029fe:	6033      	str	r3, [r6, #0]
 8002a00:	bf14      	ite	ne
 8002a02:	230a      	movne	r3, #10
 8002a04:	2308      	moveq	r3, #8
 8002a06:	4850      	ldr	r0, [pc, #320]	@ (8002b48 <_printf_i+0x234>)
 8002a08:	2100      	movs	r1, #0
 8002a0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002a0e:	6866      	ldr	r6, [r4, #4]
 8002a10:	2e00      	cmp	r6, #0
 8002a12:	60a6      	str	r6, [r4, #8]
 8002a14:	db05      	blt.n	8002a22 <_printf_i+0x10e>
 8002a16:	6821      	ldr	r1, [r4, #0]
 8002a18:	432e      	orrs	r6, r5
 8002a1a:	f021 0104 	bic.w	r1, r1, #4
 8002a1e:	6021      	str	r1, [r4, #0]
 8002a20:	d04b      	beq.n	8002aba <_printf_i+0x1a6>
 8002a22:	4616      	mov	r6, r2
 8002a24:	fbb5 f1f3 	udiv	r1, r5, r3
 8002a28:	fb03 5711 	mls	r7, r3, r1, r5
 8002a2c:	5dc7      	ldrb	r7, [r0, r7]
 8002a2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002a32:	462f      	mov	r7, r5
 8002a34:	42bb      	cmp	r3, r7
 8002a36:	460d      	mov	r5, r1
 8002a38:	d9f4      	bls.n	8002a24 <_printf_i+0x110>
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d10b      	bne.n	8002a56 <_printf_i+0x142>
 8002a3e:	6823      	ldr	r3, [r4, #0]
 8002a40:	07df      	lsls	r7, r3, #31
 8002a42:	d508      	bpl.n	8002a56 <_printf_i+0x142>
 8002a44:	6923      	ldr	r3, [r4, #16]
 8002a46:	6861      	ldr	r1, [r4, #4]
 8002a48:	4299      	cmp	r1, r3
 8002a4a:	bfde      	ittt	le
 8002a4c:	2330      	movle	r3, #48	@ 0x30
 8002a4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002a52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002a56:	1b92      	subs	r2, r2, r6
 8002a58:	6122      	str	r2, [r4, #16]
 8002a5a:	464b      	mov	r3, r9
 8002a5c:	4621      	mov	r1, r4
 8002a5e:	4640      	mov	r0, r8
 8002a60:	f8cd a000 	str.w	sl, [sp]
 8002a64:	aa03      	add	r2, sp, #12
 8002a66:	f7ff fee3 	bl	8002830 <_printf_common>
 8002a6a:	3001      	adds	r0, #1
 8002a6c:	d14a      	bne.n	8002b04 <_printf_i+0x1f0>
 8002a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a72:	b004      	add	sp, #16
 8002a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a78:	6823      	ldr	r3, [r4, #0]
 8002a7a:	f043 0320 	orr.w	r3, r3, #32
 8002a7e:	6023      	str	r3, [r4, #0]
 8002a80:	2778      	movs	r7, #120	@ 0x78
 8002a82:	4832      	ldr	r0, [pc, #200]	@ (8002b4c <_printf_i+0x238>)
 8002a84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002a88:	6823      	ldr	r3, [r4, #0]
 8002a8a:	6831      	ldr	r1, [r6, #0]
 8002a8c:	061f      	lsls	r7, r3, #24
 8002a8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002a92:	d402      	bmi.n	8002a9a <_printf_i+0x186>
 8002a94:	065f      	lsls	r7, r3, #25
 8002a96:	bf48      	it	mi
 8002a98:	b2ad      	uxthmi	r5, r5
 8002a9a:	6031      	str	r1, [r6, #0]
 8002a9c:	07d9      	lsls	r1, r3, #31
 8002a9e:	bf44      	itt	mi
 8002aa0:	f043 0320 	orrmi.w	r3, r3, #32
 8002aa4:	6023      	strmi	r3, [r4, #0]
 8002aa6:	b11d      	cbz	r5, 8002ab0 <_printf_i+0x19c>
 8002aa8:	2310      	movs	r3, #16
 8002aaa:	e7ad      	b.n	8002a08 <_printf_i+0xf4>
 8002aac:	4826      	ldr	r0, [pc, #152]	@ (8002b48 <_printf_i+0x234>)
 8002aae:	e7e9      	b.n	8002a84 <_printf_i+0x170>
 8002ab0:	6823      	ldr	r3, [r4, #0]
 8002ab2:	f023 0320 	bic.w	r3, r3, #32
 8002ab6:	6023      	str	r3, [r4, #0]
 8002ab8:	e7f6      	b.n	8002aa8 <_printf_i+0x194>
 8002aba:	4616      	mov	r6, r2
 8002abc:	e7bd      	b.n	8002a3a <_printf_i+0x126>
 8002abe:	6833      	ldr	r3, [r6, #0]
 8002ac0:	6825      	ldr	r5, [r4, #0]
 8002ac2:	1d18      	adds	r0, r3, #4
 8002ac4:	6961      	ldr	r1, [r4, #20]
 8002ac6:	6030      	str	r0, [r6, #0]
 8002ac8:	062e      	lsls	r6, r5, #24
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	d501      	bpl.n	8002ad2 <_printf_i+0x1be>
 8002ace:	6019      	str	r1, [r3, #0]
 8002ad0:	e002      	b.n	8002ad8 <_printf_i+0x1c4>
 8002ad2:	0668      	lsls	r0, r5, #25
 8002ad4:	d5fb      	bpl.n	8002ace <_printf_i+0x1ba>
 8002ad6:	8019      	strh	r1, [r3, #0]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	4616      	mov	r6, r2
 8002adc:	6123      	str	r3, [r4, #16]
 8002ade:	e7bc      	b.n	8002a5a <_printf_i+0x146>
 8002ae0:	6833      	ldr	r3, [r6, #0]
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	1d1a      	adds	r2, r3, #4
 8002ae6:	6032      	str	r2, [r6, #0]
 8002ae8:	681e      	ldr	r6, [r3, #0]
 8002aea:	6862      	ldr	r2, [r4, #4]
 8002aec:	4630      	mov	r0, r6
 8002aee:	f000 f859 	bl	8002ba4 <memchr>
 8002af2:	b108      	cbz	r0, 8002af8 <_printf_i+0x1e4>
 8002af4:	1b80      	subs	r0, r0, r6
 8002af6:	6060      	str	r0, [r4, #4]
 8002af8:	6863      	ldr	r3, [r4, #4]
 8002afa:	6123      	str	r3, [r4, #16]
 8002afc:	2300      	movs	r3, #0
 8002afe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b02:	e7aa      	b.n	8002a5a <_printf_i+0x146>
 8002b04:	4632      	mov	r2, r6
 8002b06:	4649      	mov	r1, r9
 8002b08:	4640      	mov	r0, r8
 8002b0a:	6923      	ldr	r3, [r4, #16]
 8002b0c:	47d0      	blx	sl
 8002b0e:	3001      	adds	r0, #1
 8002b10:	d0ad      	beq.n	8002a6e <_printf_i+0x15a>
 8002b12:	6823      	ldr	r3, [r4, #0]
 8002b14:	079b      	lsls	r3, r3, #30
 8002b16:	d413      	bmi.n	8002b40 <_printf_i+0x22c>
 8002b18:	68e0      	ldr	r0, [r4, #12]
 8002b1a:	9b03      	ldr	r3, [sp, #12]
 8002b1c:	4298      	cmp	r0, r3
 8002b1e:	bfb8      	it	lt
 8002b20:	4618      	movlt	r0, r3
 8002b22:	e7a6      	b.n	8002a72 <_printf_i+0x15e>
 8002b24:	2301      	movs	r3, #1
 8002b26:	4632      	mov	r2, r6
 8002b28:	4649      	mov	r1, r9
 8002b2a:	4640      	mov	r0, r8
 8002b2c:	47d0      	blx	sl
 8002b2e:	3001      	adds	r0, #1
 8002b30:	d09d      	beq.n	8002a6e <_printf_i+0x15a>
 8002b32:	3501      	adds	r5, #1
 8002b34:	68e3      	ldr	r3, [r4, #12]
 8002b36:	9903      	ldr	r1, [sp, #12]
 8002b38:	1a5b      	subs	r3, r3, r1
 8002b3a:	42ab      	cmp	r3, r5
 8002b3c:	dcf2      	bgt.n	8002b24 <_printf_i+0x210>
 8002b3e:	e7eb      	b.n	8002b18 <_printf_i+0x204>
 8002b40:	2500      	movs	r5, #0
 8002b42:	f104 0619 	add.w	r6, r4, #25
 8002b46:	e7f5      	b.n	8002b34 <_printf_i+0x220>
 8002b48:	08002ca7 	.word	0x08002ca7
 8002b4c:	08002cb8 	.word	0x08002cb8

08002b50 <memmove>:
 8002b50:	4288      	cmp	r0, r1
 8002b52:	b510      	push	{r4, lr}
 8002b54:	eb01 0402 	add.w	r4, r1, r2
 8002b58:	d902      	bls.n	8002b60 <memmove+0x10>
 8002b5a:	4284      	cmp	r4, r0
 8002b5c:	4623      	mov	r3, r4
 8002b5e:	d807      	bhi.n	8002b70 <memmove+0x20>
 8002b60:	1e43      	subs	r3, r0, #1
 8002b62:	42a1      	cmp	r1, r4
 8002b64:	d008      	beq.n	8002b78 <memmove+0x28>
 8002b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b6e:	e7f8      	b.n	8002b62 <memmove+0x12>
 8002b70:	4601      	mov	r1, r0
 8002b72:	4402      	add	r2, r0
 8002b74:	428a      	cmp	r2, r1
 8002b76:	d100      	bne.n	8002b7a <memmove+0x2a>
 8002b78:	bd10      	pop	{r4, pc}
 8002b7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b82:	e7f7      	b.n	8002b74 <memmove+0x24>

08002b84 <_sbrk_r>:
 8002b84:	b538      	push	{r3, r4, r5, lr}
 8002b86:	2300      	movs	r3, #0
 8002b88:	4d05      	ldr	r5, [pc, #20]	@ (8002ba0 <_sbrk_r+0x1c>)
 8002b8a:	4604      	mov	r4, r0
 8002b8c:	4608      	mov	r0, r1
 8002b8e:	602b      	str	r3, [r5, #0]
 8002b90:	f7fd fd36 	bl	8000600 <_sbrk>
 8002b94:	1c43      	adds	r3, r0, #1
 8002b96:	d102      	bne.n	8002b9e <_sbrk_r+0x1a>
 8002b98:	682b      	ldr	r3, [r5, #0]
 8002b9a:	b103      	cbz	r3, 8002b9e <_sbrk_r+0x1a>
 8002b9c:	6023      	str	r3, [r4, #0]
 8002b9e:	bd38      	pop	{r3, r4, r5, pc}
 8002ba0:	20000268 	.word	0x20000268

08002ba4 <memchr>:
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	b510      	push	{r4, lr}
 8002ba8:	b2c9      	uxtb	r1, r1
 8002baa:	4402      	add	r2, r0
 8002bac:	4293      	cmp	r3, r2
 8002bae:	4618      	mov	r0, r3
 8002bb0:	d101      	bne.n	8002bb6 <memchr+0x12>
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	e003      	b.n	8002bbe <memchr+0x1a>
 8002bb6:	7804      	ldrb	r4, [r0, #0]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	428c      	cmp	r4, r1
 8002bbc:	d1f6      	bne.n	8002bac <memchr+0x8>
 8002bbe:	bd10      	pop	{r4, pc}

08002bc0 <memcpy>:
 8002bc0:	440a      	add	r2, r1
 8002bc2:	4291      	cmp	r1, r2
 8002bc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8002bc8:	d100      	bne.n	8002bcc <memcpy+0xc>
 8002bca:	4770      	bx	lr
 8002bcc:	b510      	push	{r4, lr}
 8002bce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002bd2:	4291      	cmp	r1, r2
 8002bd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002bd8:	d1f9      	bne.n	8002bce <memcpy+0xe>
 8002bda:	bd10      	pop	{r4, pc}

08002bdc <_realloc_r>:
 8002bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002be0:	4607      	mov	r7, r0
 8002be2:	4614      	mov	r4, r2
 8002be4:	460d      	mov	r5, r1
 8002be6:	b921      	cbnz	r1, 8002bf2 <_realloc_r+0x16>
 8002be8:	4611      	mov	r1, r2
 8002bea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002bee:	f7ff bc3b 	b.w	8002468 <_malloc_r>
 8002bf2:	b92a      	cbnz	r2, 8002c00 <_realloc_r+0x24>
 8002bf4:	f7ff fbce 	bl	8002394 <_free_r>
 8002bf8:	4625      	mov	r5, r4
 8002bfa:	4628      	mov	r0, r5
 8002bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c00:	f000 f81a 	bl	8002c38 <_malloc_usable_size_r>
 8002c04:	4284      	cmp	r4, r0
 8002c06:	4606      	mov	r6, r0
 8002c08:	d802      	bhi.n	8002c10 <_realloc_r+0x34>
 8002c0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002c0e:	d8f4      	bhi.n	8002bfa <_realloc_r+0x1e>
 8002c10:	4621      	mov	r1, r4
 8002c12:	4638      	mov	r0, r7
 8002c14:	f7ff fc28 	bl	8002468 <_malloc_r>
 8002c18:	4680      	mov	r8, r0
 8002c1a:	b908      	cbnz	r0, 8002c20 <_realloc_r+0x44>
 8002c1c:	4645      	mov	r5, r8
 8002c1e:	e7ec      	b.n	8002bfa <_realloc_r+0x1e>
 8002c20:	42b4      	cmp	r4, r6
 8002c22:	4622      	mov	r2, r4
 8002c24:	4629      	mov	r1, r5
 8002c26:	bf28      	it	cs
 8002c28:	4632      	movcs	r2, r6
 8002c2a:	f7ff ffc9 	bl	8002bc0 <memcpy>
 8002c2e:	4629      	mov	r1, r5
 8002c30:	4638      	mov	r0, r7
 8002c32:	f7ff fbaf 	bl	8002394 <_free_r>
 8002c36:	e7f1      	b.n	8002c1c <_realloc_r+0x40>

08002c38 <_malloc_usable_size_r>:
 8002c38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c3c:	1f18      	subs	r0, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	bfbc      	itt	lt
 8002c42:	580b      	ldrlt	r3, [r1, r0]
 8002c44:	18c0      	addlt	r0, r0, r3
 8002c46:	4770      	bx	lr

08002c48 <_init>:
 8002c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c4a:	bf00      	nop
 8002c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c4e:	bc08      	pop	{r3}
 8002c50:	469e      	mov	lr, r3
 8002c52:	4770      	bx	lr

08002c54 <_fini>:
 8002c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c56:	bf00      	nop
 8002c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c5a:	bc08      	pop	{r3}
 8002c5c:	469e      	mov	lr, r3
 8002c5e:	4770      	bx	lr
