
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: 
  - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mre_00_0000 | 0.00% | 0% | 0.00% | 0% | 0.00 |  [[Verilog generic](mul8u_pwr_0_391_mre_00_0000_gen.v)] [[Verilog PDK45](mul8u_pwr_0_391_mre_00_0000_pdk45.v)]  [[C](mul8u_pwr_0_391_mre_00_0000.c)] |
| mul8u_pwr_0_384_mre_00_0234 | 0.00095% | 0.0092% | 17.19% | 0.023% | 2.50 |  [[Verilog generic](mul8u_pwr_0_384_mre_00_0234_gen.v)] [[Verilog PDK45](mul8u_pwr_0_384_mre_00_0234_pdk45.v)]  [[C](mul8u_pwr_0_384_mre_00_0234.c)] |
| mul8u_pwr_0_364_mre_00_1437 | 0.0076% | 0.064% | 39.26% | 0.14% | 86.88 |  [[Verilog generic](mul8u_pwr_0_364_mre_00_1437_gen.v)] [[Verilog PDK45](mul8u_pwr_0_364_mre_00_1437_pdk45.v)]  [[C](mul8u_pwr_0_364_mre_00_1437.c)] |
| mul8u_pwr_0_304_mre_00_7956 | 0.059% | 0.45% | 69.26% | 0.8% | 3147.34 |  [[Verilog generic](mul8u_pwr_0_304_mre_00_7956_gen.v)] [[Verilog PDK45](mul8u_pwr_0_304_mre_00_7956_pdk45.v)]  [[C](mul8u_pwr_0_304_mre_00_7956.c)] |
| mul8u_pwr_0_142_mre_04_2029 | 0.43% | 2.1% | 87.31% | 4.2% | 139814.22 |  [[Verilog generic](mul8u_pwr_0_142_mre_04_2029_gen.v)] [[Verilog PDK45](mul8u_pwr_0_142_mre_04_2029_pdk45.v)]  [[C](mul8u_pwr_0_142_mre_04_2029.c)] |
| mul8u_pwr_0_029_mre_21_9481 | 5.09% | 49% | 97.47% | 22% | 34405105.88 |  [[Verilog generic](mul8u_pwr_0_029_mre_21_9481_gen.v)] [[Verilog PDK45](mul8u_pwr_0_029_mre_21_9481_pdk45.v)]  [[C](mul8u_pwr_0_029_mre_21_9481.c)] |
| mul8u_pwr_0_000_mre_100_0000 | 24.81% | 99% | 99.22% | 100% | 471649806.25 |  [[Verilog generic](mul8u_pwr_0_000_mre_100_0000_gen.v)] [[Verilog PDK45](mul8u_pwr_0_000_mre_100_0000_pdk45.v)]  [[C](mul8u_pwr_0_000_mre_100_0000.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             