$date
	Thu Oct 31 15:17:11 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 4 ! binary [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var integer 32 $ i [31:0] $end
$scope module s1 $end
$var wire 4 % binary [3:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 & r_next [3:0] $end
$var reg 4 ' r_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
1#
0"
bx !
$end
#2000
b1 &
b0 !
b0 %
b0 '
0#
#4000
b0 $
1#
#14000
b10 &
b1 !
b1 %
b1 '
b1 $
1"
#24000
b10 $
0"
#34000
b11 &
b10 !
b10 %
b10 '
b11 $
1"
#44000
b100 $
0"
#54000
b100 &
b11 !
b11 %
b11 '
b101 $
1"
#64000
b110 $
0"
#74000
b101 &
b100 !
b100 %
b100 '
b111 $
1"
#84000
b1000 $
0"
#94000
b110 &
b101 !
b101 %
b101 '
b1001 $
1"
#104000
b1010 $
0"
#114000
b111 &
b110 !
b110 %
b110 '
b1011 $
1"
#124000
b1100 $
0"
#134000
b1000 &
b111 !
b111 %
b111 '
b1101 $
1"
#144000
b1110 $
0"
#154000
b1001 &
b1000 !
b1000 %
b1000 '
b1111 $
1"
#164000
b10000 $
0"
#174000
b1010 &
b1001 !
b1001 %
b1001 '
b10001 $
1"
#184000
b10010 $
0"
#194000
b1011 &
b1010 !
b1010 %
b1010 '
b10011 $
1"
#204000
b10100 $
0"
#214000
b1100 &
b1011 !
b1011 %
b1011 '
b10101 $
1"
#224000
b10110 $
0"
#234000
b1101 &
b1100 !
b1100 %
b1100 '
b10111 $
1"
#244000
b11000 $
0"
#254000
b1110 &
b1101 !
b1101 %
b1101 '
b11001 $
1"
#264000
b11010 $
0"
#274000
b1111 &
b1110 !
b1110 %
b1110 '
b11011 $
1"
#284000
b11100 $
0"
#294000
b0 &
b1111 !
b1111 %
b1111 '
b11101 $
1"
#304000
b11110 $
0"
#314000
b1 &
b0 !
b0 %
b0 '
b11111 $
1"
