#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x184fad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1845f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1885890 .functor NOT 1, L_0x1887870, C4<0>, C4<0>, C4<0>;
L_0x1887600 .functor XOR 1, L_0x18874a0, L_0x1887560, C4<0>, C4<0>;
L_0x1887760 .functor XOR 1, L_0x1887600, L_0x18876c0, C4<0>, C4<0>;
v0x1884bf0_0 .net *"_ivl_10", 0 0, L_0x18876c0;  1 drivers
v0x1884cf0_0 .net *"_ivl_12", 0 0, L_0x1887760;  1 drivers
v0x1884dd0_0 .net *"_ivl_2", 0 0, L_0x18873e0;  1 drivers
v0x1884e90_0 .net *"_ivl_4", 0 0, L_0x18874a0;  1 drivers
v0x1884f70_0 .net *"_ivl_6", 0 0, L_0x1887560;  1 drivers
v0x18850a0_0 .net *"_ivl_8", 0 0, L_0x1887600;  1 drivers
v0x1885180_0 .var "clk", 0 0;
v0x1885220_0 .var/2u "stats1", 159 0;
v0x18852e0_0 .var/2u "strobe", 0 0;
v0x1885430_0 .net "tb_match", 0 0, L_0x1887870;  1 drivers
v0x18854f0_0 .net "tb_mismatch", 0 0, L_0x1885890;  1 drivers
v0x18855b0_0 .net "x", 0 0, v0x1881c30_0;  1 drivers
v0x1885650_0 .net "y", 0 0, v0x1881cf0_0;  1 drivers
v0x18856f0_0 .net "z_dut", 0 0, L_0x1887280;  1 drivers
v0x18857c0_0 .net "z_ref", 0 0, L_0x1885a00;  1 drivers
L_0x18873e0 .concat [ 1 0 0 0], L_0x1885a00;
L_0x18874a0 .concat [ 1 0 0 0], L_0x1885a00;
L_0x1887560 .concat [ 1 0 0 0], L_0x1887280;
L_0x18876c0 .concat [ 1 0 0 0], L_0x1885a00;
L_0x1887870 .cmp/eeq 1, L_0x18873e0, L_0x1887760;
S_0x184e110 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1845f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1885960 .functor NOT 1, v0x1881cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1885a00 .functor OR 1, v0x1881c30_0, L_0x1885960, C4<0>, C4<0>;
v0x1850fb0_0 .net *"_ivl_0", 0 0, L_0x1885960;  1 drivers
v0x1851050_0 .net "x", 0 0, v0x1881c30_0;  alias, 1 drivers
v0x1881730_0 .net "y", 0 0, v0x1881cf0_0;  alias, 1 drivers
v0x18817d0_0 .net "z", 0 0, L_0x1885a00;  alias, 1 drivers
S_0x1881910 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1845f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1881b50_0 .net "clk", 0 0, v0x1885180_0;  1 drivers
v0x1881c30_0 .var "x", 0 0;
v0x1881cf0_0 .var "y", 0 0;
E_0x182b1d0 .event negedge, v0x1881b50_0;
E_0x182d650/0 .event negedge, v0x1881b50_0;
E_0x182d650/1 .event posedge, v0x1881b50_0;
E_0x182d650 .event/or E_0x182d650/0, E_0x182d650/1;
S_0x1881d90 .scope module, "top_module1" "top_module" 3 76, 4 15 0, S_0x1845f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1887180 .functor OR 1, L_0x1885c60, L_0x1886310, C4<0>, C4<0>;
L_0x18871f0 .functor AND 1, L_0x1886530, L_0x1886fd0, C4<1>, C4<1>;
L_0x1887280 .functor XOR 1, L_0x1887180, L_0x18871f0, C4<0>, C4<0>;
v0x1884310_0 .net "A1_out", 0 0, L_0x1885c60;  1 drivers
v0x18843b0_0 .net "A2_out", 0 0, L_0x1886530;  1 drivers
v0x1884480_0 .net "B1_out", 0 0, L_0x1886310;  1 drivers
v0x1884580_0 .net "B2_out", 0 0, L_0x1886fd0;  1 drivers
v0x1884650_0 .net "and_out", 0 0, L_0x18871f0;  1 drivers
v0x18846f0_0 .net "or_out", 0 0, L_0x1887180;  1 drivers
v0x1884790_0 .net "x", 0 0, v0x1881c30_0;  alias, 1 drivers
v0x1884830_0 .net "y", 0 0, v0x1881cf0_0;  alias, 1 drivers
v0x18848d0_0 .net "z", 0 0, L_0x1887280;  alias, 1 drivers
S_0x1881f70 .scope module, "inst1_A" "A" 4 25, 4 1 0, S_0x1881d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1885bd0 .functor XOR 1, v0x1881c30_0, v0x1881cf0_0, C4<0>, C4<0>;
L_0x1885c60 .functor AND 1, L_0x1885bd0, v0x1881c30_0, C4<1>, C4<1>;
v0x18821e0_0 .net *"_ivl_0", 0 0, L_0x1885bd0;  1 drivers
v0x18822e0_0 .net "x", 0 0, v0x1881c30_0;  alias, 1 drivers
v0x18823f0_0 .net "y", 0 0, v0x1881cf0_0;  alias, 1 drivers
v0x18824e0_0 .net "z", 0 0, L_0x1885c60;  alias, 1 drivers
S_0x18825e0 .scope module, "inst1_B" "B" 4 26, 4 8 0, S_0x1881d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1885d90 .functor NOT 1, v0x1881cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1885e20 .functor AND 1, v0x1881c30_0, L_0x1885d90, C4<1>, C4<1>;
L_0x1885f00 .functor NOT 1, v0x1881c30_0, C4<0>, C4<0>, C4<0>;
L_0x1885f70 .functor NOT 1, v0x1881cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1886010 .functor AND 1, L_0x1885f00, L_0x1885f70, C4<1>, C4<1>;
L_0x1886150 .functor OR 1, L_0x1885e20, L_0x1886010, C4<0>, C4<0>;
L_0x18862a0 .functor AND 1, v0x1881c30_0, v0x1881cf0_0, C4<1>, C4<1>;
L_0x1886310 .functor OR 1, L_0x1886150, L_0x18862a0, C4<0>, C4<0>;
v0x1882830_0 .net *"_ivl_0", 0 0, L_0x1885d90;  1 drivers
v0x1882930_0 .net *"_ivl_10", 0 0, L_0x1886150;  1 drivers
v0x1882a10_0 .net *"_ivl_12", 0 0, L_0x18862a0;  1 drivers
v0x1882ad0_0 .net *"_ivl_2", 0 0, L_0x1885e20;  1 drivers
v0x1882bb0_0 .net *"_ivl_4", 0 0, L_0x1885f00;  1 drivers
v0x1882ce0_0 .net *"_ivl_6", 0 0, L_0x1885f70;  1 drivers
v0x1882dc0_0 .net *"_ivl_8", 0 0, L_0x1886010;  1 drivers
v0x1882ea0_0 .net "x", 0 0, v0x1881c30_0;  alias, 1 drivers
v0x1882f40_0 .net "y", 0 0, v0x1881cf0_0;  alias, 1 drivers
v0x1882fe0_0 .net "z", 0 0, L_0x1886310;  alias, 1 drivers
S_0x1883120 .scope module, "inst2_A" "A" 4 29, 4 1 0, S_0x1881d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18864c0 .functor XOR 1, v0x1881c30_0, v0x1881cf0_0, C4<0>, C4<0>;
L_0x1886530 .functor AND 1, L_0x18864c0, v0x1881c30_0, C4<1>, C4<1>;
v0x1883320_0 .net *"_ivl_0", 0 0, L_0x18864c0;  1 drivers
v0x1883400_0 .net "x", 0 0, v0x1881c30_0;  alias, 1 drivers
v0x1883550_0 .net "y", 0 0, v0x1881cf0_0;  alias, 1 drivers
v0x18836b0_0 .net "z", 0 0, L_0x1886530;  alias, 1 drivers
S_0x18837b0 .scope module, "inst2_B" "B" 4 30, 4 8 0, S_0x1881d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1886660 .functor NOT 1, v0x1881cf0_0, C4<0>, C4<0>, C4<0>;
L_0x18866f0 .functor AND 1, v0x1881c30_0, L_0x1886660, C4<1>, C4<1>;
L_0x18869e0 .functor NOT 1, v0x1881c30_0, C4<0>, C4<0>, C4<0>;
L_0x1886a50 .functor NOT 1, v0x1881cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1886af0 .functor AND 1, L_0x18869e0, L_0x1886a50, C4<1>, C4<1>;
L_0x1886c00 .functor OR 1, L_0x18866f0, L_0x1886af0, C4<0>, C4<0>;
L_0x1886d50 .functor AND 1, v0x1881c30_0, v0x1881cf0_0, C4<1>, C4<1>;
L_0x1886fd0 .functor OR 1, L_0x1886c00, L_0x1886d50, C4<0>, C4<0>;
v0x18839b0_0 .net *"_ivl_0", 0 0, L_0x1886660;  1 drivers
v0x1883ab0_0 .net *"_ivl_10", 0 0, L_0x1886c00;  1 drivers
v0x1883b90_0 .net *"_ivl_12", 0 0, L_0x1886d50;  1 drivers
v0x1883c80_0 .net *"_ivl_2", 0 0, L_0x18866f0;  1 drivers
v0x1883d60_0 .net *"_ivl_4", 0 0, L_0x18869e0;  1 drivers
v0x1883e40_0 .net *"_ivl_6", 0 0, L_0x1886a50;  1 drivers
v0x1883f20_0 .net *"_ivl_8", 0 0, L_0x1886af0;  1 drivers
v0x1884000_0 .net "x", 0 0, v0x1881c30_0;  alias, 1 drivers
v0x18840a0_0 .net "y", 0 0, v0x1881cf0_0;  alias, 1 drivers
v0x18841d0_0 .net "z", 0 0, L_0x1886fd0;  alias, 1 drivers
S_0x1884a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1845f30;
 .timescale -12 -12;
E_0x182d790 .event anyedge, v0x18852e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18852e0_0;
    %nor/r;
    %assign/vec4 v0x18852e0_0, 0;
    %wait E_0x182d790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1881910;
T_1 ;
    %wait E_0x182d650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1881cf0_0, 0;
    %assign/vec4 v0x1881c30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1881910;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x182b1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1845f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1885180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18852e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1845f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1885180_0;
    %inv;
    %store/vec4 v0x1885180_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1845f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1881b50_0, v0x18854f0_0, v0x18855b0_0, v0x1885650_0, v0x18857c0_0, v0x18856f0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1845f30;
T_6 ;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1885220_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1845f30;
T_7 ;
    %wait E_0x182d650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1885220_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1885220_0, 4, 32;
    %load/vec4 v0x1885430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1885220_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1885220_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1885220_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x18857c0_0;
    %load/vec4 v0x18857c0_0;
    %load/vec4 v0x18856f0_0;
    %xor;
    %load/vec4 v0x18857c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1885220_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1885220_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1885220_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/mt2015_q4/iter0/response0/top_module.sv";
