#Events with no => means those need to be ignored
LOCK_CYCLES:SPLIT_LOCK_UC_LOCK_DURATION=>ATOMIC
LOCK_CYCLES:CACHE_LOCK_DURATION=>ATOMIC
HLE_RETIRED:ABORTED_MISC1
HLE_RETIRED:ABORTED_MISC2
HLE_RETIRED:ABORTED_MISC3
HLE_RETIRED:ABORTED_MISC4
HLE_RETIRED:ABORTED_MISC5
HLE_RETIRED:ABORTED_MISC6
HLE_RETIRED:ABORTED_MISC7
HLE_RETIRED:ABORTED_MISC8
RTM_RETIRED:ABORTED_MISC1
RTM_RETIRED:ABORTED_MISC2
RTM_RETIRED:ABORTED_MISC3
RTM_RETIRED:ABORTED_MISC4
RTM_RETIRED:ABORTED_MISC5
RTM_RETIRED:ABORTED_MISC6
MEM_LOAD_UOPS_RETIRED:L2_HIT=>L2
MEM_LOAD_UOPS_RETIRED:L1_HIT=>L1
MEM_LOAD_UOPS_RETIRED:HIT_LFB=>L1
MEM_LOAD_UOPS_RETIRED:L3_HIT=>L3
MEM_LOAD_UOPS_RETIRED:L3_MISS=>MEM
#MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM:pp', 'MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM:pp', 'OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.HITM_OTHER_CORE', 
OFFCORE_RESPONSE:DEMAND_RFO:LLC_MISS:REMOTE_HITM=>DS
MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_HIT=>DS
MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_HITM=>DS
MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_MISS=>DS
MEM_LOAD_UOPS_L3_MISS_RETIRED:REMOTE_HITM=>DS
UOPS_EXECUTED:CYCLES_GE_2_UOPS_EXEC
UOPS_EXECUTED:CYCLES_GE_3_UOPS_EXEC
UOPS_EXECUTED:CYCLES_GE_4_UOPS_EXEC
LSD:CYCLES_4_UOPS
LSD:UOPS
BR_INST_RETIRED:ALL_BRANCHES
LD_BLOCKS:STORE_FORWARD=>MEM
ITLB_MISSES=>FE
UOPS_EXECUTED:CORE
BR_INST_EXEC:ALL_BRANCHES
BR_INST_EXEC:ALL_INDIRECT_JUMP_NON_CALL_RET
EPT:WALK_CYCLES
UOPS_ISSUED:STALL_CYCLES=>STALL
LD_BLOCKS_PARTIAL.ADDRESS_ALIAS=>MEM
L2_TRANS:ALL_REQUESTS=>L2
L2_TRANS:RFO=>L2
L2_TRANS:DEMAND_DATA_RD=>L2
L2_RQSTS:ALL_CODE_RD=>L2
L2_RQSTS:ALL_RFO=>L2
L2_RQSTS:ALL_DEMAND_DATA_RD=>L2
L2_RQSTS:L2_PF_HIT=>L2
L2_TRANS:L1D_WB=>L2
L2_TRANS:L2_FILL=>L2
L2_TRANS:L2_WB=>L3
L2_TRANS:ALL_PF=>L2
DTLB_=>TLB
DTLB_STORE_MISSES:STLB_HIT_4K=>TLB
DTLB_STORE_MISSES:STLB_HIT_2M=>TLB
CYCLE_ACTIVITY=>CYCLE
HLE_RETIRED:ABORTED_MISC1=>MEM
HLE_RETIRED:ABORTED_MISC2=>MEM
HLE_RETIRED:ABORTED_MISC3=>MEM
HLE_RETIRED:ABORTED_MISC4=>MEM
ILD_STALL:IQ_FULL=>STALL
HIT
CYCLE_ACTIVITY:CYCLES_L2_PENDING
UOPS_EXECUTED_PORT:=>PORT
L2_LINES_IN:I=>L2
L2_LINES_IN:S=>L2
L2_LINES_IN:E=>L2
L2_RQSTS:RFO_HIT=>L2
MEM_UOPS_RETIRED:STLB_MISS_STORES=>TLB
DTLB_STORE_MISSES.STLB_HIT=>TLB
DTLB_STORE_MISSES.WALK_DURATION=>TLB
PAGE_WALKER_LOADS:DTLB_MEMORY=>TLB
RESOURCE_STALLS:SB=>STALL
ARITH=>ARITH
L2_RQSTS:CODE_RD_MISS=>L3
L2_RQSTS:CODE_RD_HIT
L2_RQSTS:L2_PF_MISS=>PRE
L2_RQSTS:RFO_MISS=>L3
ICACHE:IFETCH_STALL=>FE
IDQ:MS_UOPS=>FE
RS_EVENTS=>FE
IDQ_UOPS_NOT_DELIVERED:CORE=>FE
UOPS_ISSUED:STALL_CYCLES=>
UOPS_ISSUED:ANY=>FE
LONGEST_LAT_CACHE=>MEM
IDQ:=>FE
IDQ_=>FE
IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_WAS_OK=>FE
MOVE_ELIMINATION=>UOPS
BACLEARS:ANY=>BR
EPT=>TLB
DSB2MITE_SWITCHES=>FE
HLE_=>STALL
MACHINE_CLEARS=>INT
LD_BLOCKS=>STALL
TX_EXEC=>MEM
OFFCORE=>OFFCORE
MEM=>MEM
snp_hitm_l2:t=0=>SNP,L2
snp_hit_l2:t=0=>SNP,L2
data_read_miss_or_write_miss:t=0=>L1,L2,LLC
pipeline_flushes:t=0=>BPU
perf::perf_count_hw_cache_misses=>L1,L2,LLC
data_write:t=0=>L1,MEM
DATA_READ:t=0=>L1,MEM
DATA_READ_OR_WRITE:t=0=>MEM
vpu_data_write_miss:t=0=>VPU,L1
vpu_data_read_miss:t=0=>VPU,L1
DATA_PAGE_WALK:t=0=>TLB
DATA_CACHE_LINES_WRITTEN_BACK:t=0=>L1,L2,LLC,DATA
LONG_DATA_PAGE_WALK:t=0=>TLB,DATA
LONG_CODE_PAGE_WALK:t=0=>TLB,INS
PERF::CACHE-MISSES=>L1,L2,LLC
PAPI_L1_DCM=>L1,DATA
PIPELINE_FLUSHES:t=0=>BPU,PIPELINE
L2_DATA_WRITE_MISS_MEM_FILL:t=0=>MEM
