<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>ab5_z1</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/.apc/.tb</location>
		</link>
		<link>
			<name>sol1/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/.tcls</location>
		</link>
		<link>
			<name>sol2/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol2/.tcls</location>
		</link>
		<link>
			<name>sol3/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol3/.tcls</location>
		</link>
		<link>
			<name>sol4_fifo/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/.tcls</location>
		</link>
		<link>
			<name>sol5_pingpong/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol5_pingpong/.tcls</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/solution1/.tcls</location>
		</link>
		<link>
			<name>source/lab5_z1.c</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/source/lab5_z1.c</location>
		</link>
		<link>
			<name>testbench/lab5_z1_test.c</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/source/lab5_z1_test.c</location>
		</link>
		<link>
			<name>sol1/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sol1.directive</location>
		</link>
		<link>
			<name>sol1/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/directives.tcl</location>
		</link>
		<link>
			<name>sol1/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/script.tcl</location>
		</link>
		<link>
			<name>sol2/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol2/sol2.directive</location>
		</link>
		<link>
			<name>sol2/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol2/directives.tcl</location>
		</link>
		<link>
			<name>sol2/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol2/script.tcl</location>
		</link>
		<link>
			<name>sol3/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol3/sol3.directive</location>
		</link>
		<link>
			<name>sol3/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol3/directives.tcl</location>
		</link>
		<link>
			<name>sol3/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol3/script.tcl</location>
		</link>
		<link>
			<name>sol4_fifo/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sol4_fifo.directive</location>
		</link>
		<link>
			<name>sol4_fifo/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/directives.tcl</location>
		</link>
		<link>
			<name>sol4_fifo/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/script.tcl</location>
		</link>
		<link>
			<name>sol5_pingpong/constraints/.xml.directive</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol5_pingpong/sol5_pingpong.directive</location>
		</link>
		<link>
			<name>sol5_pingpong/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol5_pingpong/directives.tcl</location>
		</link>
		<link>
			<name>sol5_pingpong/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol5_pingpong/script.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/solution1/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
