ModuleName stMotor
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 58
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b11
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1368 ,Y1: 288 ,X2: 1400 ,Y2: 288
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1096 ,Y1: 288 ,X2: 1200 ,Y2: 288
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 872 ,Y1: 288 ,X2: 928 ,Y2: 288
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 656 ,Y1: 288 ,X2: 704 ,Y2: 288
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 304 ,X2: 488 ,Y2: 384
Edge X1: 384 ,Y1: 384 ,X2: 488 ,Y2: 384
Edge X1: 488 ,Y1: 384 ,X2: 704 ,Y2: 384
Edge X1: 704 ,Y1: 384 ,X2: 928 ,Y2: 384
Edge X1: 704 ,Y1: 304 ,X2: 704 ,Y2: 384
Edge X1: 928 ,Y1: 304 ,X2: 928 ,Y2: 384
Edge X1: 928 ,Y1: 384 ,X2: 1200 ,Y2: 384
Edge X1: 1200 ,Y1: 304 ,X2: 1200 ,Y2: 384
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 288 ,X2: 488 ,Y2: 288
End
Branches
End
End
Ports
Port Left: 408 Top: 288 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 384 Top: 384 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1400 Top: 288 ,Orientation: 0
Portname: st ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 512 Top: 280
Name: s1
LibraryName: (NoLibraryName)
IpName: Clock_Divisior
SymbolParameters
End
Symbol Left: 1224 Top: 280
Name: s0
LibraryName: (NoLibraryName)
IpName: stepMotor
SymbolParameters
End
Symbol Left: 728 Top: 280
Name: s10
LibraryName: (NoLibraryName)
IpName: Clock_Divisior
SymbolParameters
End
Symbol Left: 952 Top: 280
Name: s11
LibraryName: (NoLibraryName)
IpName: Clock_Divisior
SymbolParameters
End
End
Texts
End
Links
End
