 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : samul_v2
Version: U-2022.12-SP7
Date   : Sat Dec 23 16:55:29 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[5] (input port)
  Endpoint: result[63] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/CO (FADDX1)             0.34      35.97 f
  add_6_root_add_32_I31_aco/U1_57/CO (FADDX1)             0.34      36.31 f
  add_6_root_add_32_I31_aco/U1_58/CO (FADDX1)             0.34      36.65 f
  add_6_root_add_32_I31_aco/U1_59/CO (FADDX1)             0.34      36.99 f
  add_6_root_add_32_I31_aco/U1_60/CO (FADDX1)             0.34      37.33 f
  add_6_root_add_32_I31_aco/U1_61/CO (FADDX1)             0.34      37.67 f
  add_6_root_add_32_I31_aco/U1_62/CO (FADDX1)             0.34      38.01 f
  add_6_root_add_32_I31_aco/U1_63/S (FADDX1)              0.31      38.32 r
  add_6_root_add_32_I31_aco/SUM[63] (samul_v2_DW01_add_6)
                                                          0.00      38.32 r
  add_2_root_add_32_I31_aco/A[63] (samul_v2_DW01_add_2)
                                                          0.00      38.32 r
  add_2_root_add_32_I31_aco/U1_63/S (FADDX1)              2.04      40.36 r
  add_2_root_add_32_I31_aco/SUM[63] (samul_v2_DW01_add_2)
                                                          0.00      40.36 r
  add_0_root_add_32_I31_aco/A[63] (samul_v2_DW01_add_0)
                                                          0.00      40.36 r
  add_0_root_add_32_I31_aco/U1_63/S (FADDX1)              2.05      42.41 r
  add_0_root_add_32_I31_aco/SUM[63] (samul_v2_DW01_add_0)
                                                          0.00      42.41 r
  sub_30_I32/A[63] (samul_v2_DW01_sub_0)                  0.00      42.41 r
  sub_30_I32/U2_63/S (FADDX1)                             2.37      44.79 f
  sub_30_I32/DIFF[63] (samul_v2_DW01_sub_0)               0.00      44.79 f
  U226/Q (MUX21X1)                                        0.56      45.34 f
  result[63] (out)                                        1.84      47.19 f
  data arrival time                                                 47.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[62] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/CO (FADDX1)             0.34      35.97 f
  add_6_root_add_32_I31_aco/U1_57/CO (FADDX1)             0.34      36.31 f
  add_6_root_add_32_I31_aco/U1_58/CO (FADDX1)             0.34      36.65 f
  add_6_root_add_32_I31_aco/U1_59/CO (FADDX1)             0.34      36.99 f
  add_6_root_add_32_I31_aco/U1_60/CO (FADDX1)             0.34      37.33 f
  add_6_root_add_32_I31_aco/U1_61/CO (FADDX1)             0.34      37.67 f
  add_6_root_add_32_I31_aco/U1_62/S (FADDX1)              0.31      37.98 r
  add_6_root_add_32_I31_aco/SUM[62] (samul_v2_DW01_add_6)
                                                          0.00      37.98 r
  add_2_root_add_32_I31_aco/A[62] (samul_v2_DW01_add_2)
                                                          0.00      37.98 r
  add_2_root_add_32_I31_aco/U1_62/S (FADDX1)              2.04      40.02 r
  add_2_root_add_32_I31_aco/SUM[62] (samul_v2_DW01_add_2)
                                                          0.00      40.02 r
  add_0_root_add_32_I31_aco/A[62] (samul_v2_DW01_add_0)
                                                          0.00      40.02 r
  add_0_root_add_32_I31_aco/U1_62/S (FADDX1)              2.05      42.07 r
  add_0_root_add_32_I31_aco/SUM[62] (samul_v2_DW01_add_0)
                                                          0.00      42.07 r
  sub_30_I32/A[62] (samul_v2_DW01_sub_0)                  0.00      42.07 r
  sub_30_I32/U2_62/S (FADDX1)                             2.37      44.44 f
  sub_30_I32/DIFF[62] (samul_v2_DW01_sub_0)               0.00      44.44 f
  U227/Q (MUX21X1)                                        0.56      45.00 f
  result[62] (out)                                        1.84      46.85 f
  data arrival time                                                 46.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[61] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/CO (FADDX1)             0.34      35.97 f
  add_6_root_add_32_I31_aco/U1_57/CO (FADDX1)             0.34      36.31 f
  add_6_root_add_32_I31_aco/U1_58/CO (FADDX1)             0.34      36.65 f
  add_6_root_add_32_I31_aco/U1_59/CO (FADDX1)             0.34      36.99 f
  add_6_root_add_32_I31_aco/U1_60/CO (FADDX1)             0.34      37.33 f
  add_6_root_add_32_I31_aco/U1_61/S (FADDX1)              0.31      37.64 r
  add_6_root_add_32_I31_aco/SUM[61] (samul_v2_DW01_add_6)
                                                          0.00      37.64 r
  add_2_root_add_32_I31_aco/A[61] (samul_v2_DW01_add_2)
                                                          0.00      37.64 r
  add_2_root_add_32_I31_aco/U1_61/S (FADDX1)              2.04      39.68 r
  add_2_root_add_32_I31_aco/SUM[61] (samul_v2_DW01_add_2)
                                                          0.00      39.68 r
  add_0_root_add_32_I31_aco/A[61] (samul_v2_DW01_add_0)
                                                          0.00      39.68 r
  add_0_root_add_32_I31_aco/U1_61/S (FADDX1)              2.05      41.73 r
  add_0_root_add_32_I31_aco/SUM[61] (samul_v2_DW01_add_0)
                                                          0.00      41.73 r
  sub_30_I32/A[61] (samul_v2_DW01_sub_0)                  0.00      41.73 r
  sub_30_I32/U2_61/S (FADDX1)                             2.37      44.10 f
  sub_30_I32/DIFF[61] (samul_v2_DW01_sub_0)               0.00      44.10 f
  U228/Q (MUX21X1)                                        0.56      44.66 f
  result[61] (out)                                        1.84      46.50 f
  data arrival time                                                 46.50
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[60] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/CO (FADDX1)             0.34      35.97 f
  add_6_root_add_32_I31_aco/U1_57/CO (FADDX1)             0.34      36.31 f
  add_6_root_add_32_I31_aco/U1_58/CO (FADDX1)             0.34      36.65 f
  add_6_root_add_32_I31_aco/U1_59/CO (FADDX1)             0.34      36.99 f
  add_6_root_add_32_I31_aco/U1_60/S (FADDX1)              0.31      37.30 r
  add_6_root_add_32_I31_aco/SUM[60] (samul_v2_DW01_add_6)
                                                          0.00      37.30 r
  add_2_root_add_32_I31_aco/A[60] (samul_v2_DW01_add_2)
                                                          0.00      37.30 r
  add_2_root_add_32_I31_aco/U1_60/S (FADDX1)              2.04      39.34 r
  add_2_root_add_32_I31_aco/SUM[60] (samul_v2_DW01_add_2)
                                                          0.00      39.34 r
  add_0_root_add_32_I31_aco/A[60] (samul_v2_DW01_add_0)
                                                          0.00      39.34 r
  add_0_root_add_32_I31_aco/U1_60/S (FADDX1)              2.05      41.39 r
  add_0_root_add_32_I31_aco/SUM[60] (samul_v2_DW01_add_0)
                                                          0.00      41.39 r
  sub_30_I32/A[60] (samul_v2_DW01_sub_0)                  0.00      41.39 r
  sub_30_I32/U2_60/S (FADDX1)                             2.37      43.76 f
  sub_30_I32/DIFF[60] (samul_v2_DW01_sub_0)               0.00      43.76 f
  U229/Q (MUX21X1)                                        0.56      44.32 f
  result[60] (out)                                        1.84      46.16 f
  data arrival time                                                 46.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[59] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/CO (FADDX1)             0.34      35.97 f
  add_6_root_add_32_I31_aco/U1_57/CO (FADDX1)             0.34      36.31 f
  add_6_root_add_32_I31_aco/U1_58/CO (FADDX1)             0.34      36.65 f
  add_6_root_add_32_I31_aco/U1_59/S (FADDX1)              0.31      36.96 r
  add_6_root_add_32_I31_aco/SUM[59] (samul_v2_DW01_add_6)
                                                          0.00      36.96 r
  add_2_root_add_32_I31_aco/A[59] (samul_v2_DW01_add_2)
                                                          0.00      36.96 r
  add_2_root_add_32_I31_aco/U1_59/S (FADDX1)              2.04      39.00 r
  add_2_root_add_32_I31_aco/SUM[59] (samul_v2_DW01_add_2)
                                                          0.00      39.00 r
  add_0_root_add_32_I31_aco/A[59] (samul_v2_DW01_add_0)
                                                          0.00      39.00 r
  add_0_root_add_32_I31_aco/U1_59/S (FADDX1)              2.05      41.05 r
  add_0_root_add_32_I31_aco/SUM[59] (samul_v2_DW01_add_0)
                                                          0.00      41.05 r
  sub_30_I32/A[59] (samul_v2_DW01_sub_0)                  0.00      41.05 r
  sub_30_I32/U2_59/S (FADDX1)                             2.37      43.42 f
  sub_30_I32/DIFF[59] (samul_v2_DW01_sub_0)               0.00      43.42 f
  U231/Q (MUX21X1)                                        0.56      43.98 f
  result[59] (out)                                        1.84      45.82 f
  data arrival time                                                 45.82
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[58] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/CO (FADDX1)             0.34      35.97 f
  add_6_root_add_32_I31_aco/U1_57/CO (FADDX1)             0.34      36.31 f
  add_6_root_add_32_I31_aco/U1_58/S (FADDX1)              0.31      36.62 r
  add_6_root_add_32_I31_aco/SUM[58] (samul_v2_DW01_add_6)
                                                          0.00      36.62 r
  add_2_root_add_32_I31_aco/A[58] (samul_v2_DW01_add_2)
                                                          0.00      36.62 r
  add_2_root_add_32_I31_aco/U1_58/S (FADDX1)              2.04      38.66 r
  add_2_root_add_32_I31_aco/SUM[58] (samul_v2_DW01_add_2)
                                                          0.00      38.66 r
  add_0_root_add_32_I31_aco/A[58] (samul_v2_DW01_add_0)
                                                          0.00      38.66 r
  add_0_root_add_32_I31_aco/U1_58/S (FADDX1)              2.05      40.71 r
  add_0_root_add_32_I31_aco/SUM[58] (samul_v2_DW01_add_0)
                                                          0.00      40.71 r
  sub_30_I32/A[58] (samul_v2_DW01_sub_0)                  0.00      40.71 r
  sub_30_I32/U2_58/S (FADDX1)                             2.37      43.08 f
  sub_30_I32/DIFF[58] (samul_v2_DW01_sub_0)               0.00      43.08 f
  U232/Q (MUX21X1)                                        0.56      43.64 f
  result[58] (out)                                        1.84      45.48 f
  data arrival time                                                 45.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[57] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/CO (FADDX1)             0.34      35.97 f
  add_6_root_add_32_I31_aco/U1_57/S (FADDX1)              0.31      36.28 r
  add_6_root_add_32_I31_aco/SUM[57] (samul_v2_DW01_add_6)
                                                          0.00      36.28 r
  add_2_root_add_32_I31_aco/A[57] (samul_v2_DW01_add_2)
                                                          0.00      36.28 r
  add_2_root_add_32_I31_aco/U1_57/S (FADDX1)              2.04      38.32 r
  add_2_root_add_32_I31_aco/SUM[57] (samul_v2_DW01_add_2)
                                                          0.00      38.32 r
  add_0_root_add_32_I31_aco/A[57] (samul_v2_DW01_add_0)
                                                          0.00      38.32 r
  add_0_root_add_32_I31_aco/U1_57/S (FADDX1)              2.05      40.37 r
  add_0_root_add_32_I31_aco/SUM[57] (samul_v2_DW01_add_0)
                                                          0.00      40.37 r
  sub_30_I32/A[57] (samul_v2_DW01_sub_0)                  0.00      40.37 r
  sub_30_I32/U2_57/S (FADDX1)                             2.37      42.74 f
  sub_30_I32/DIFF[57] (samul_v2_DW01_sub_0)               0.00      42.74 f
  U233/Q (MUX21X1)                                        0.56      43.30 f
  result[57] (out)                                        1.84      45.14 f
  data arrival time                                                 45.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[56] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/CO (FADDX1)             0.34      35.63 f
  add_6_root_add_32_I31_aco/U1_56/S (FADDX1)              0.31      35.93 r
  add_6_root_add_32_I31_aco/SUM[56] (samul_v2_DW01_add_6)
                                                          0.00      35.93 r
  add_2_root_add_32_I31_aco/A[56] (samul_v2_DW01_add_2)
                                                          0.00      35.93 r
  add_2_root_add_32_I31_aco/U1_56/S (FADDX1)              2.04      37.98 r
  add_2_root_add_32_I31_aco/SUM[56] (samul_v2_DW01_add_2)
                                                          0.00      37.98 r
  add_0_root_add_32_I31_aco/A[56] (samul_v2_DW01_add_0)
                                                          0.00      37.98 r
  add_0_root_add_32_I31_aco/U1_56/S (FADDX1)              2.05      40.03 r
  add_0_root_add_32_I31_aco/SUM[56] (samul_v2_DW01_add_0)
                                                          0.00      40.03 r
  sub_30_I32/A[56] (samul_v2_DW01_sub_0)                  0.00      40.03 r
  sub_30_I32/U2_56/S (FADDX1)                             2.37      42.40 f
  sub_30_I32/DIFF[56] (samul_v2_DW01_sub_0)               0.00      42.40 f
  U234/Q (MUX21X1)                                        0.56      42.96 f
  result[56] (out)                                        1.84      44.80 f
  data arrival time                                                 44.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[55] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/CO (FADDX1)             0.34      35.29 f
  add_6_root_add_32_I31_aco/U1_55/S (FADDX1)              0.31      35.59 r
  add_6_root_add_32_I31_aco/SUM[55] (samul_v2_DW01_add_6)
                                                          0.00      35.59 r
  add_2_root_add_32_I31_aco/A[55] (samul_v2_DW01_add_2)
                                                          0.00      35.59 r
  add_2_root_add_32_I31_aco/U1_55/S (FADDX1)              2.04      37.64 r
  add_2_root_add_32_I31_aco/SUM[55] (samul_v2_DW01_add_2)
                                                          0.00      37.64 r
  add_0_root_add_32_I31_aco/A[55] (samul_v2_DW01_add_0)
                                                          0.00      37.64 r
  add_0_root_add_32_I31_aco/U1_55/S (FADDX1)              2.05      39.69 r
  add_0_root_add_32_I31_aco/SUM[55] (samul_v2_DW01_add_0)
                                                          0.00      39.69 r
  sub_30_I32/A[55] (samul_v2_DW01_sub_0)                  0.00      39.69 r
  sub_30_I32/U2_55/S (FADDX1)                             2.37      42.06 f
  sub_30_I32/DIFF[55] (samul_v2_DW01_sub_0)               0.00      42.06 f
  U235/Q (MUX21X1)                                        0.56      42.61 f
  result[55] (out)                                        1.84      44.46 f
  data arrival time                                                 44.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[54] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/CO (FADDX1)             0.34      34.95 f
  add_6_root_add_32_I31_aco/U1_54/S (FADDX1)              0.31      35.25 r
  add_6_root_add_32_I31_aco/SUM[54] (samul_v2_DW01_add_6)
                                                          0.00      35.25 r
  add_2_root_add_32_I31_aco/A[54] (samul_v2_DW01_add_2)
                                                          0.00      35.25 r
  add_2_root_add_32_I31_aco/U1_54/S (FADDX1)              2.04      37.30 r
  add_2_root_add_32_I31_aco/SUM[54] (samul_v2_DW01_add_2)
                                                          0.00      37.30 r
  add_0_root_add_32_I31_aco/A[54] (samul_v2_DW01_add_0)
                                                          0.00      37.30 r
  add_0_root_add_32_I31_aco/U1_54/S (FADDX1)              2.05      39.35 r
  add_0_root_add_32_I31_aco/SUM[54] (samul_v2_DW01_add_0)
                                                          0.00      39.35 r
  sub_30_I32/A[54] (samul_v2_DW01_sub_0)                  0.00      39.35 r
  sub_30_I32/U2_54/S (FADDX1)                             2.37      41.72 f
  sub_30_I32/DIFF[54] (samul_v2_DW01_sub_0)               0.00      41.72 f
  U236/Q (MUX21X1)                                        0.56      42.27 f
  result[54] (out)                                        1.84      44.12 f
  data arrival time                                                 44.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[53] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/CO (FADDX1)             0.34      34.61 f
  add_6_root_add_32_I31_aco/U1_53/S (FADDX1)              0.31      34.91 r
  add_6_root_add_32_I31_aco/SUM[53] (samul_v2_DW01_add_6)
                                                          0.00      34.91 r
  add_2_root_add_32_I31_aco/A[53] (samul_v2_DW01_add_2)
                                                          0.00      34.91 r
  add_2_root_add_32_I31_aco/U1_53/S (FADDX1)              2.04      36.96 r
  add_2_root_add_32_I31_aco/SUM[53] (samul_v2_DW01_add_2)
                                                          0.00      36.96 r
  add_0_root_add_32_I31_aco/A[53] (samul_v2_DW01_add_0)
                                                          0.00      36.96 r
  add_0_root_add_32_I31_aco/U1_53/S (FADDX1)              2.05      39.01 r
  add_0_root_add_32_I31_aco/SUM[53] (samul_v2_DW01_add_0)
                                                          0.00      39.01 r
  sub_30_I32/A[53] (samul_v2_DW01_sub_0)                  0.00      39.01 r
  sub_30_I32/U2_53/S (FADDX1)                             2.37      41.38 f
  sub_30_I32/DIFF[53] (samul_v2_DW01_sub_0)               0.00      41.38 f
  U237/Q (MUX21X1)                                        0.56      41.93 f
  result[53] (out)                                        1.84      43.78 f
  data arrival time                                                 43.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[52] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/CO (FADDX1)             0.34      34.26 f
  add_6_root_add_32_I31_aco/U1_52/S (FADDX1)              0.31      34.57 r
  add_6_root_add_32_I31_aco/SUM[52] (samul_v2_DW01_add_6)
                                                          0.00      34.57 r
  add_2_root_add_32_I31_aco/A[52] (samul_v2_DW01_add_2)
                                                          0.00      34.57 r
  add_2_root_add_32_I31_aco/U1_52/S (FADDX1)              2.04      36.62 r
  add_2_root_add_32_I31_aco/SUM[52] (samul_v2_DW01_add_2)
                                                          0.00      36.62 r
  add_0_root_add_32_I31_aco/A[52] (samul_v2_DW01_add_0)
                                                          0.00      36.62 r
  add_0_root_add_32_I31_aco/U1_52/S (FADDX1)              2.05      38.67 r
  add_0_root_add_32_I31_aco/SUM[52] (samul_v2_DW01_add_0)
                                                          0.00      38.67 r
  sub_30_I32/A[52] (samul_v2_DW01_sub_0)                  0.00      38.67 r
  sub_30_I32/U2_52/S (FADDX1)                             2.37      41.04 f
  sub_30_I32/DIFF[52] (samul_v2_DW01_sub_0)               0.00      41.04 f
  U238/Q (MUX21X1)                                        0.56      41.59 f
  result[52] (out)                                        1.84      43.44 f
  data arrival time                                                 43.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[51] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/CO (FADDX1)             0.34      33.92 f
  add_6_root_add_32_I31_aco/U1_51/S (FADDX1)              0.31      34.23 r
  add_6_root_add_32_I31_aco/SUM[51] (samul_v2_DW01_add_6)
                                                          0.00      34.23 r
  add_2_root_add_32_I31_aco/A[51] (samul_v2_DW01_add_2)
                                                          0.00      34.23 r
  add_2_root_add_32_I31_aco/U1_51/S (FADDX1)              2.04      36.27 r
  add_2_root_add_32_I31_aco/SUM[51] (samul_v2_DW01_add_2)
                                                          0.00      36.27 r
  add_0_root_add_32_I31_aco/A[51] (samul_v2_DW01_add_0)
                                                          0.00      36.27 r
  add_0_root_add_32_I31_aco/U1_51/S (FADDX1)              2.05      38.33 r
  add_0_root_add_32_I31_aco/SUM[51] (samul_v2_DW01_add_0)
                                                          0.00      38.33 r
  sub_30_I32/A[51] (samul_v2_DW01_sub_0)                  0.00      38.33 r
  sub_30_I32/U2_51/S (FADDX1)                             2.37      40.70 f
  sub_30_I32/DIFF[51] (samul_v2_DW01_sub_0)               0.00      40.70 f
  U239/Q (MUX21X1)                                        0.56      41.25 f
  result[51] (out)                                        1.84      43.10 f
  data arrival time                                                 43.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[50] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/CO (FADDX1)             0.34      33.58 f
  add_6_root_add_32_I31_aco/U1_50/S (FADDX1)              0.31      33.89 r
  add_6_root_add_32_I31_aco/SUM[50] (samul_v2_DW01_add_6)
                                                          0.00      33.89 r
  add_2_root_add_32_I31_aco/A[50] (samul_v2_DW01_add_2)
                                                          0.00      33.89 r
  add_2_root_add_32_I31_aco/U1_50/S (FADDX1)              2.04      35.93 r
  add_2_root_add_32_I31_aco/SUM[50] (samul_v2_DW01_add_2)
                                                          0.00      35.93 r
  add_0_root_add_32_I31_aco/A[50] (samul_v2_DW01_add_0)
                                                          0.00      35.93 r
  add_0_root_add_32_I31_aco/U1_50/S (FADDX1)              2.05      37.98 r
  add_0_root_add_32_I31_aco/SUM[50] (samul_v2_DW01_add_0)
                                                          0.00      37.98 r
  sub_30_I32/A[50] (samul_v2_DW01_sub_0)                  0.00      37.98 r
  sub_30_I32/U2_50/S (FADDX1)                             2.37      40.35 f
  sub_30_I32/DIFF[50] (samul_v2_DW01_sub_0)               0.00      40.35 f
  U240/Q (MUX21X1)                                        0.56      40.91 f
  result[50] (out)                                        1.84      42.76 f
  data arrival time                                                 42.76
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[49] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/CO (FADDX1)             0.34      33.24 f
  add_6_root_add_32_I31_aco/U1_49/S (FADDX1)              0.31      33.55 r
  add_6_root_add_32_I31_aco/SUM[49] (samul_v2_DW01_add_6)
                                                          0.00      33.55 r
  add_2_root_add_32_I31_aco/A[49] (samul_v2_DW01_add_2)
                                                          0.00      33.55 r
  add_2_root_add_32_I31_aco/U1_49/S (FADDX1)              2.04      35.59 r
  add_2_root_add_32_I31_aco/SUM[49] (samul_v2_DW01_add_2)
                                                          0.00      35.59 r
  add_0_root_add_32_I31_aco/A[49] (samul_v2_DW01_add_0)
                                                          0.00      35.59 r
  add_0_root_add_32_I31_aco/U1_49/S (FADDX1)              2.05      37.64 r
  add_0_root_add_32_I31_aco/SUM[49] (samul_v2_DW01_add_0)
                                                          0.00      37.64 r
  sub_30_I32/A[49] (samul_v2_DW01_sub_0)                  0.00      37.64 r
  sub_30_I32/U2_49/S (FADDX1)                             2.37      40.01 f
  sub_30_I32/DIFF[49] (samul_v2_DW01_sub_0)               0.00      40.01 f
  U242/Q (MUX21X1)                                        0.56      40.57 f
  result[49] (out)                                        1.84      42.41 f
  data arrival time                                                 42.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[48] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/CO (FADDX1)             0.34      32.90 f
  add_6_root_add_32_I31_aco/U1_48/S (FADDX1)              0.31      33.21 r
  add_6_root_add_32_I31_aco/SUM[48] (samul_v2_DW01_add_6)
                                                          0.00      33.21 r
  add_2_root_add_32_I31_aco/A[48] (samul_v2_DW01_add_2)
                                                          0.00      33.21 r
  add_2_root_add_32_I31_aco/U1_48/S (FADDX1)              2.04      35.25 r
  add_2_root_add_32_I31_aco/SUM[48] (samul_v2_DW01_add_2)
                                                          0.00      35.25 r
  add_0_root_add_32_I31_aco/A[48] (samul_v2_DW01_add_0)
                                                          0.00      35.25 r
  add_0_root_add_32_I31_aco/U1_48/S (FADDX1)              2.05      37.30 r
  add_0_root_add_32_I31_aco/SUM[48] (samul_v2_DW01_add_0)
                                                          0.00      37.30 r
  sub_30_I32/A[48] (samul_v2_DW01_sub_0)                  0.00      37.30 r
  sub_30_I32/U2_48/S (FADDX1)                             2.37      39.67 f
  sub_30_I32/DIFF[48] (samul_v2_DW01_sub_0)               0.00      39.67 f
  U243/Q (MUX21X1)                                        0.56      40.23 f
  result[48] (out)                                        1.84      42.07 f
  data arrival time                                                 42.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[47] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/CO (FADDX1)             0.34      32.56 f
  add_6_root_add_32_I31_aco/U1_47/S (FADDX1)              0.31      32.87 r
  add_6_root_add_32_I31_aco/SUM[47] (samul_v2_DW01_add_6)
                                                          0.00      32.87 r
  add_2_root_add_32_I31_aco/A[47] (samul_v2_DW01_add_2)
                                                          0.00      32.87 r
  add_2_root_add_32_I31_aco/U1_47/S (FADDX1)              2.04      34.91 r
  add_2_root_add_32_I31_aco/SUM[47] (samul_v2_DW01_add_2)
                                                          0.00      34.91 r
  add_0_root_add_32_I31_aco/A[47] (samul_v2_DW01_add_0)
                                                          0.00      34.91 r
  add_0_root_add_32_I31_aco/U1_47/S (FADDX1)              2.05      36.96 r
  add_0_root_add_32_I31_aco/SUM[47] (samul_v2_DW01_add_0)
                                                          0.00      36.96 r
  sub_30_I32/A[47] (samul_v2_DW01_sub_0)                  0.00      36.96 r
  sub_30_I32/U2_47/S (FADDX1)                             2.37      39.33 f
  sub_30_I32/DIFF[47] (samul_v2_DW01_sub_0)               0.00      39.33 f
  U244/Q (MUX21X1)                                        0.56      39.89 f
  result[47] (out)                                        1.84      41.73 f
  data arrival time                                                 41.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[46] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/CO (FADDX1)             0.34      32.22 f
  add_6_root_add_32_I31_aco/U1_46/S (FADDX1)              0.31      32.53 r
  add_6_root_add_32_I31_aco/SUM[46] (samul_v2_DW01_add_6)
                                                          0.00      32.53 r
  add_2_root_add_32_I31_aco/A[46] (samul_v2_DW01_add_2)
                                                          0.00      32.53 r
  add_2_root_add_32_I31_aco/U1_46/S (FADDX1)              2.04      34.57 r
  add_2_root_add_32_I31_aco/SUM[46] (samul_v2_DW01_add_2)
                                                          0.00      34.57 r
  add_0_root_add_32_I31_aco/A[46] (samul_v2_DW01_add_0)
                                                          0.00      34.57 r
  add_0_root_add_32_I31_aco/U1_46/S (FADDX1)              2.05      36.62 r
  add_0_root_add_32_I31_aco/SUM[46] (samul_v2_DW01_add_0)
                                                          0.00      36.62 r
  sub_30_I32/A[46] (samul_v2_DW01_sub_0)                  0.00      36.62 r
  sub_30_I32/U2_46/S (FADDX1)                             2.37      38.99 f
  sub_30_I32/DIFF[46] (samul_v2_DW01_sub_0)               0.00      38.99 f
  U245/Q (MUX21X1)                                        0.56      39.55 f
  result[46] (out)                                        1.84      41.39 f
  data arrival time                                                 41.39
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[45] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.18      27.33 f
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.33 f
  add_6_root_add_32_I31_aco/U1_37/CO (FADDX1)             2.16      29.49 f
  add_6_root_add_32_I31_aco/U1_38/CO (FADDX1)             0.34      29.83 f
  add_6_root_add_32_I31_aco/U1_39/CO (FADDX1)             0.34      30.17 f
  add_6_root_add_32_I31_aco/U1_40/CO (FADDX1)             0.34      30.52 f
  add_6_root_add_32_I31_aco/U1_41/CO (FADDX1)             0.34      30.86 f
  add_6_root_add_32_I31_aco/U1_42/CO (FADDX1)             0.34      31.20 f
  add_6_root_add_32_I31_aco/U1_43/CO (FADDX1)             0.34      31.54 f
  add_6_root_add_32_I31_aco/U1_44/CO (FADDX1)             0.34      31.88 f
  add_6_root_add_32_I31_aco/U1_45/S (FADDX1)              0.31      32.19 r
  add_6_root_add_32_I31_aco/SUM[45] (samul_v2_DW01_add_6)
                                                          0.00      32.19 r
  add_2_root_add_32_I31_aco/A[45] (samul_v2_DW01_add_2)
                                                          0.00      32.19 r
  add_2_root_add_32_I31_aco/U1_45/S (FADDX1)              2.04      34.23 r
  add_2_root_add_32_I31_aco/SUM[45] (samul_v2_DW01_add_2)
                                                          0.00      34.23 r
  add_0_root_add_32_I31_aco/A[45] (samul_v2_DW01_add_0)
                                                          0.00      34.23 r
  add_0_root_add_32_I31_aco/U1_45/S (FADDX1)              2.05      36.28 r
  add_0_root_add_32_I31_aco/SUM[45] (samul_v2_DW01_add_0)
                                                          0.00      36.28 r
  sub_30_I32/A[45] (samul_v2_DW01_sub_0)                  0.00      36.28 r
  sub_30_I32/U2_45/S (FADDX1)                             2.37      38.65 f
  sub_30_I32/DIFF[45] (samul_v2_DW01_sub_0)               0.00      38.65 f
  U246/Q (MUX21X1)                                        0.56      39.21 f
  result[45] (out)                                        1.84      41.05 f
  data arrival time                                                 41.05
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[44] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/CO (FADDX1)           12.06      27.22 r
  add_13_root_add_32_I31_aco/U1_38/CO (FADDX1)            0.34      27.56 r
  add_13_root_add_32_I31_aco/U1_39/CO (FADDX1)            0.34      27.90 r
  add_13_root_add_32_I31_aco/U1_40/CO (FADDX1)            0.34      28.24 r
  add_13_root_add_32_I31_aco/U1_41/CO (FADDX1)            0.34      28.58 r
  add_13_root_add_32_I31_aco/U1_42/CO (FADDX1)            0.34      28.92 r
  add_13_root_add_32_I31_aco/U1_43/CO (FADDX1)            0.34      29.26 r
  add_13_root_add_32_I31_aco/U1_44/S (FADDX1)             0.32      29.58 r
  add_13_root_add_32_I31_aco/SUM[44] (samul_v2_DW01_add_13)
                                                          0.00      29.58 r
  add_6_root_add_32_I31_aco/B[44] (samul_v2_DW01_add_6)
                                                          0.00      29.58 r
  add_6_root_add_32_I31_aco/U1_44/S (FADDX1)              2.27      31.85 r
  add_6_root_add_32_I31_aco/SUM[44] (samul_v2_DW01_add_6)
                                                          0.00      31.85 r
  add_2_root_add_32_I31_aco/A[44] (samul_v2_DW01_add_2)
                                                          0.00      31.85 r
  add_2_root_add_32_I31_aco/U1_44/S (FADDX1)              2.04      33.89 r
  add_2_root_add_32_I31_aco/SUM[44] (samul_v2_DW01_add_2)
                                                          0.00      33.89 r
  add_0_root_add_32_I31_aco/A[44] (samul_v2_DW01_add_0)
                                                          0.00      33.89 r
  add_0_root_add_32_I31_aco/U1_44/S (FADDX1)              2.05      35.94 r
  add_0_root_add_32_I31_aco/SUM[44] (samul_v2_DW01_add_0)
                                                          0.00      35.94 r
  sub_30_I32/A[44] (samul_v2_DW01_sub_0)                  0.00      35.94 r
  sub_30_I32/U2_44/S (FADDX1)                             2.37      38.31 f
  sub_30_I32/DIFF[44] (samul_v2_DW01_sub_0)               0.00      38.31 f
  U247/Q (MUX21X1)                                        0.56      38.87 f
  result[44] (out)                                        1.84      40.71 f
  data arrival time                                                 40.71
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[43] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/CO (FADDX1)           12.06      27.22 r
  add_13_root_add_32_I31_aco/U1_38/CO (FADDX1)            0.34      27.56 r
  add_13_root_add_32_I31_aco/U1_39/CO (FADDX1)            0.34      27.90 r
  add_13_root_add_32_I31_aco/U1_40/CO (FADDX1)            0.34      28.24 r
  add_13_root_add_32_I31_aco/U1_41/CO (FADDX1)            0.34      28.58 r
  add_13_root_add_32_I31_aco/U1_42/CO (FADDX1)            0.34      28.92 r
  add_13_root_add_32_I31_aco/U1_43/S (FADDX1)             0.32      29.24 r
  add_13_root_add_32_I31_aco/SUM[43] (samul_v2_DW01_add_13)
                                                          0.00      29.24 r
  add_6_root_add_32_I31_aco/B[43] (samul_v2_DW01_add_6)
                                                          0.00      29.24 r
  add_6_root_add_32_I31_aco/U1_43/S (FADDX1)              2.27      31.51 r
  add_6_root_add_32_I31_aco/SUM[43] (samul_v2_DW01_add_6)
                                                          0.00      31.51 r
  add_2_root_add_32_I31_aco/A[43] (samul_v2_DW01_add_2)
                                                          0.00      31.51 r
  add_2_root_add_32_I31_aco/U1_43/S (FADDX1)              2.04      33.55 r
  add_2_root_add_32_I31_aco/SUM[43] (samul_v2_DW01_add_2)
                                                          0.00      33.55 r
  add_0_root_add_32_I31_aco/A[43] (samul_v2_DW01_add_0)
                                                          0.00      33.55 r
  add_0_root_add_32_I31_aco/U1_43/S (FADDX1)              2.05      35.60 r
  add_0_root_add_32_I31_aco/SUM[43] (samul_v2_DW01_add_0)
                                                          0.00      35.60 r
  sub_30_I32/A[43] (samul_v2_DW01_sub_0)                  0.00      35.60 r
  sub_30_I32/U2_43/S (FADDX1)                             2.37      37.97 f
  sub_30_I32/DIFF[43] (samul_v2_DW01_sub_0)               0.00      37.97 f
  U248/Q (MUX21X1)                                        0.56      38.53 f
  result[43] (out)                                        1.84      40.37 f
  data arrival time                                                 40.37
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[42] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/CO (FADDX1)           12.06      27.22 r
  add_13_root_add_32_I31_aco/U1_38/CO (FADDX1)            0.34      27.56 r
  add_13_root_add_32_I31_aco/U1_39/CO (FADDX1)            0.34      27.90 r
  add_13_root_add_32_I31_aco/U1_40/CO (FADDX1)            0.34      28.24 r
  add_13_root_add_32_I31_aco/U1_41/CO (FADDX1)            0.34      28.58 r
  add_13_root_add_32_I31_aco/U1_42/S (FADDX1)             0.32      28.90 r
  add_13_root_add_32_I31_aco/SUM[42] (samul_v2_DW01_add_13)
                                                          0.00      28.90 r
  add_6_root_add_32_I31_aco/B[42] (samul_v2_DW01_add_6)
                                                          0.00      28.90 r
  add_6_root_add_32_I31_aco/U1_42/S (FADDX1)              2.27      31.17 r
  add_6_root_add_32_I31_aco/SUM[42] (samul_v2_DW01_add_6)
                                                          0.00      31.17 r
  add_2_root_add_32_I31_aco/A[42] (samul_v2_DW01_add_2)
                                                          0.00      31.17 r
  add_2_root_add_32_I31_aco/U1_42/S (FADDX1)              2.04      33.21 r
  add_2_root_add_32_I31_aco/SUM[42] (samul_v2_DW01_add_2)
                                                          0.00      33.21 r
  add_0_root_add_32_I31_aco/A[42] (samul_v2_DW01_add_0)
                                                          0.00      33.21 r
  add_0_root_add_32_I31_aco/U1_42/S (FADDX1)              2.05      35.26 r
  add_0_root_add_32_I31_aco/SUM[42] (samul_v2_DW01_add_0)
                                                          0.00      35.26 r
  sub_30_I32/A[42] (samul_v2_DW01_sub_0)                  0.00      35.26 r
  sub_30_I32/U2_42/S (FADDX1)                             2.37      37.63 f
  sub_30_I32/DIFF[42] (samul_v2_DW01_sub_0)               0.00      37.63 f
  U249/Q (MUX21X1)                                        0.56      38.19 f
  result[42] (out)                                        1.84      40.03 f
  data arrival time                                                 40.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[41] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/CO (FADDX1)           12.06      27.22 r
  add_13_root_add_32_I31_aco/U1_38/CO (FADDX1)            0.34      27.56 r
  add_13_root_add_32_I31_aco/U1_39/CO (FADDX1)            0.34      27.90 r
  add_13_root_add_32_I31_aco/U1_40/CO (FADDX1)            0.34      28.24 r
  add_13_root_add_32_I31_aco/U1_41/S (FADDX1)             0.32      28.56 r
  add_13_root_add_32_I31_aco/SUM[41] (samul_v2_DW01_add_13)
                                                          0.00      28.56 r
  add_6_root_add_32_I31_aco/B[41] (samul_v2_DW01_add_6)
                                                          0.00      28.56 r
  add_6_root_add_32_I31_aco/U1_41/S (FADDX1)              2.27      30.83 r
  add_6_root_add_32_I31_aco/SUM[41] (samul_v2_DW01_add_6)
                                                          0.00      30.83 r
  add_2_root_add_32_I31_aco/A[41] (samul_v2_DW01_add_2)
                                                          0.00      30.83 r
  add_2_root_add_32_I31_aco/U1_41/S (FADDX1)              2.04      32.87 r
  add_2_root_add_32_I31_aco/SUM[41] (samul_v2_DW01_add_2)
                                                          0.00      32.87 r
  add_0_root_add_32_I31_aco/A[41] (samul_v2_DW01_add_0)
                                                          0.00      32.87 r
  add_0_root_add_32_I31_aco/U1_41/S (FADDX1)              2.05      34.92 r
  add_0_root_add_32_I31_aco/SUM[41] (samul_v2_DW01_add_0)
                                                          0.00      34.92 r
  sub_30_I32/A[41] (samul_v2_DW01_sub_0)                  0.00      34.92 r
  sub_30_I32/U2_41/S (FADDX1)                             2.37      37.29 f
  sub_30_I32/DIFF[41] (samul_v2_DW01_sub_0)               0.00      37.29 f
  U250/Q (MUX21X1)                                        0.56      37.85 f
  result[41] (out)                                        1.84      39.69 f
  data arrival time                                                 39.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[40] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/CO (FADDX1)           12.06      27.22 r
  add_13_root_add_32_I31_aco/U1_38/CO (FADDX1)            0.34      27.56 r
  add_13_root_add_32_I31_aco/U1_39/CO (FADDX1)            0.34      27.90 r
  add_13_root_add_32_I31_aco/U1_40/S (FADDX1)             0.32      28.22 r
  add_13_root_add_32_I31_aco/SUM[40] (samul_v2_DW01_add_13)
                                                          0.00      28.22 r
  add_6_root_add_32_I31_aco/B[40] (samul_v2_DW01_add_6)
                                                          0.00      28.22 r
  add_6_root_add_32_I31_aco/U1_40/S (FADDX1)              2.27      30.49 r
  add_6_root_add_32_I31_aco/SUM[40] (samul_v2_DW01_add_6)
                                                          0.00      30.49 r
  add_2_root_add_32_I31_aco/A[40] (samul_v2_DW01_add_2)
                                                          0.00      30.49 r
  add_2_root_add_32_I31_aco/U1_40/S (FADDX1)              2.04      32.53 r
  add_2_root_add_32_I31_aco/SUM[40] (samul_v2_DW01_add_2)
                                                          0.00      32.53 r
  add_0_root_add_32_I31_aco/A[40] (samul_v2_DW01_add_0)
                                                          0.00      32.53 r
  add_0_root_add_32_I31_aco/U1_40/S (FADDX1)              2.05      34.58 r
  add_0_root_add_32_I31_aco/SUM[40] (samul_v2_DW01_add_0)
                                                          0.00      34.58 r
  sub_30_I32/A[40] (samul_v2_DW01_sub_0)                  0.00      34.58 r
  sub_30_I32/U2_40/S (FADDX1)                             2.37      36.95 f
  sub_30_I32/DIFF[40] (samul_v2_DW01_sub_0)               0.00      36.95 f
  U251/Q (MUX21X1)                                        0.56      37.51 f
  result[40] (out)                                        1.84      39.35 f
  data arrival time                                                 39.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[39] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/CO (FADDX1)           12.06      27.22 r
  add_13_root_add_32_I31_aco/U1_38/CO (FADDX1)            0.34      27.56 r
  add_13_root_add_32_I31_aco/U1_39/S (FADDX1)             0.32      27.88 r
  add_13_root_add_32_I31_aco/SUM[39] (samul_v2_DW01_add_13)
                                                          0.00      27.88 r
  add_6_root_add_32_I31_aco/B[39] (samul_v2_DW01_add_6)
                                                          0.00      27.88 r
  add_6_root_add_32_I31_aco/U1_39/S (FADDX1)              2.27      30.15 r
  add_6_root_add_32_I31_aco/SUM[39] (samul_v2_DW01_add_6)
                                                          0.00      30.15 r
  add_2_root_add_32_I31_aco/A[39] (samul_v2_DW01_add_2)
                                                          0.00      30.15 r
  add_2_root_add_32_I31_aco/U1_39/S (FADDX1)              2.04      32.19 r
  add_2_root_add_32_I31_aco/SUM[39] (samul_v2_DW01_add_2)
                                                          0.00      32.19 r
  add_0_root_add_32_I31_aco/A[39] (samul_v2_DW01_add_0)
                                                          0.00      32.19 r
  add_0_root_add_32_I31_aco/U1_39/S (FADDX1)              2.05      34.24 r
  add_0_root_add_32_I31_aco/SUM[39] (samul_v2_DW01_add_0)
                                                          0.00      34.24 r
  sub_30_I32/A[39] (samul_v2_DW01_sub_0)                  0.00      34.24 r
  sub_30_I32/U2_39/S (FADDX1)                             2.37      36.61 f
  sub_30_I32/DIFF[39] (samul_v2_DW01_sub_0)               0.00      36.61 f
  U253/Q (MUX21X1)                                        0.56      37.17 f
  result[39] (out)                                        1.84      39.01 f
  data arrival time                                                 39.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[38] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_sub_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.06      27.22 r
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.22 r
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.22 r
  add_6_root_add_32_I31_aco/U1_37/S (FADDX1)              2.27      29.48 r
  add_6_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_6)
                                                          0.00      29.48 r
  add_2_root_add_32_I31_aco/A[37] (samul_v2_DW01_add_2)
                                                          0.00      29.48 r
  add_2_root_add_32_I31_aco/U1_37/S (FADDX1)              2.04      31.53 r
  add_2_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_2)
                                                          0.00      31.53 r
  add_0_root_add_32_I31_aco/A[37] (samul_v2_DW01_add_0)
                                                          0.00      31.53 r
  add_0_root_add_32_I31_aco/U1_37/S (FADDX1)              2.05      33.58 r
  add_0_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_0)
                                                          0.00      33.58 r
  sub_30_I32/A[37] (samul_v2_DW01_sub_0)                  0.00      33.58 r
  sub_30_I32/U2_37/CO (FADDX1)                            2.34      35.92 r
  sub_30_I32/U2_38/S (FADDX1)                             0.35      36.28 f
  sub_30_I32/DIFF[38] (samul_v2_DW01_sub_0)               0.00      36.28 f
  U254/Q (MUX21X1)                                        0.56      36.83 f
  result[38] (out)                                        1.84      38.68 f
  data arrival time                                                 38.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[5] (input port)
  Endpoint: result[37] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_27
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[5] (in)                                               0.00       0.20 f
  mult_add_32_I6_aco/B[0] (samul_v2_DW02_mult_25)         0.00       0.20 f
  mult_add_32_I6_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I6_aco/PRODUCT[6] (samul_v2_DW02_mult_25)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_27)
                                                          0.00       2.30 f
  add_27_root_add_32_I31_aco/U1_6/CO (FADDX1)             2.15       4.45 f
  add_27_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       4.79 f
  add_27_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.13 f
  add_27_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       5.47 f
  add_27_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       5.81 f
  add_27_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.15 f
  add_27_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       6.49 f
  add_27_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       6.83 f
  add_27_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.17 f
  add_27_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       7.51 f
  add_27_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       7.85 f
  add_27_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.19 f
  add_27_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       8.53 f
  add_27_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       8.87 f
  add_27_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.21 f
  add_27_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34       9.56 f
  add_27_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34       9.90 f
  add_27_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.24 f
  add_27_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      10.58 f
  add_27_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      10.92 f
  add_27_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.26 f
  add_27_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      11.60 f
  add_27_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      11.94 f
  add_27_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.28 f
  add_27_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      12.62 f
  add_27_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      12.96 f
  add_27_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.30 f
  add_27_root_add_32_I31_aco/U1_33/CO (FADDX1)            0.34      13.64 f
  add_27_root_add_32_I31_aco/U1_34/CO (FADDX1)            0.34      13.98 f
  add_27_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_27_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_27_root_add_32_I31_aco/U2/Q (XOR3X2)                0.65      15.15 r
  add_27_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_27)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_13)
                                                          0.00      15.15 r
  add_13_root_add_32_I31_aco/U1_37/S (FADDX1)            12.06      27.22 r
  add_13_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_13)
                                                          0.00      27.22 r
  add_6_root_add_32_I31_aco/B[37] (samul_v2_DW01_add_6)
                                                          0.00      27.22 r
  add_6_root_add_32_I31_aco/U1_37/S (FADDX1)              2.27      29.48 r
  add_6_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_6)
                                                          0.00      29.48 r
  add_2_root_add_32_I31_aco/A[37] (samul_v2_DW01_add_2)
                                                          0.00      29.48 r
  add_2_root_add_32_I31_aco/U1_37/S (FADDX1)              2.04      31.53 r
  add_2_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_2)
                                                          0.00      31.53 r
  add_0_root_add_32_I31_aco/A[37] (samul_v2_DW01_add_0)
                                                          0.00      31.53 r
  add_0_root_add_32_I31_aco/U1_37/S (FADDX1)              2.05      33.58 r
  add_0_root_add_32_I31_aco/SUM[37] (samul_v2_DW01_add_0)
                                                          0.00      33.58 r
  sub_30_I32/A[37] (samul_v2_DW01_sub_0)                  0.00      33.58 r
  sub_30_I32/U2_37/S (FADDX1)                             2.37      35.95 f
  sub_30_I32/DIFF[37] (samul_v2_DW01_sub_0)               0.00      35.95 f
  U255/Q (MUX21X1)                                        0.56      36.50 f
  result[37] (out)                                        1.84      38.35 f
  data arrival time                                                 38.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[36] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[3] (in)                                               0.00       0.20 f
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 f
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.30 f
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.30 f
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.15       4.45 f
  add_28_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.34       4.79 f
  add_28_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       5.13 f
  add_28_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       5.47 f
  add_28_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.81 f
  add_28_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       6.15 f
  add_28_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       6.49 f
  add_28_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.83 f
  add_28_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       7.17 f
  add_28_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       7.51 f
  add_28_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.85 f
  add_28_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       8.19 f
  add_28_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       8.53 f
  add_28_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.87 f
  add_28_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       9.21 f
  add_28_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       9.56 f
  add_28_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.90 f
  add_28_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      10.24 f
  add_28_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      10.58 f
  add_28_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.92 f
  add_28_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      11.26 f
  add_28_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      11.60 f
  add_28_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.94 f
  add_28_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      12.28 f
  add_28_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      12.62 f
  add_28_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.96 f
  add_28_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      13.30 f
  add_28_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      13.64 f
  add_28_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.98 f
  add_28_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_28_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_28_root_add_32_I31_aco/U2/Q (XOR3X2)                0.63      15.14 r
  add_28_root_add_32_I31_aco/SUM[35] (samul_v2_DW01_add_28)
                                                          0.00      15.14 r
  add_13_root_add_32_I31_aco/A[35] (samul_v2_DW01_add_13)
                                                          0.00      15.14 r
  add_13_root_add_32_I31_aco/U1_35/CO (FADDX1)           11.29      26.43 r
  add_13_root_add_32_I31_aco/U1_36/S (FADDX1)             0.32      26.75 r
  add_13_root_add_32_I31_aco/SUM[36] (samul_v2_DW01_add_13)
                                                          0.00      26.75 r
  add_6_root_add_32_I31_aco/B[36] (samul_v2_DW01_add_6)
                                                          0.00      26.75 r
  add_6_root_add_32_I31_aco/U1_36/S (FADDX1)              2.27      29.02 r
  add_6_root_add_32_I31_aco/SUM[36] (samul_v2_DW01_add_6)
                                                          0.00      29.02 r
  add_2_root_add_32_I31_aco/A[36] (samul_v2_DW01_add_2)
                                                          0.00      29.02 r
  add_2_root_add_32_I31_aco/U1_36/S (FADDX1)              2.04      31.06 r
  add_2_root_add_32_I31_aco/SUM[36] (samul_v2_DW01_add_2)
                                                          0.00      31.06 r
  add_0_root_add_32_I31_aco/A[36] (samul_v2_DW01_add_0)
                                                          0.00      31.06 r
  add_0_root_add_32_I31_aco/U1_36/S (FADDX1)              2.05      33.11 r
  add_0_root_add_32_I31_aco/SUM[36] (samul_v2_DW01_add_0)
                                                          0.00      33.11 r
  sub_30_I32/A[36] (samul_v2_DW01_sub_0)                  0.00      33.11 r
  sub_30_I32/U2_36/S (FADDX1)                             2.37      35.48 f
  sub_30_I32/DIFF[36] (samul_v2_DW01_sub_0)               0.00      35.48 f
  U256/Q (MUX21X1)                                        0.56      36.04 f
  result[36] (out)                                        1.84      37.88 f
  data arrival time                                                 37.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[35] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[3] (in)                                               0.00       0.20 f
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 f
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.30 f
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.30 f
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.15       4.45 f
  add_28_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.34       4.79 f
  add_28_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       5.13 f
  add_28_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       5.47 f
  add_28_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       5.81 f
  add_28_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       6.15 f
  add_28_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       6.49 f
  add_28_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       6.83 f
  add_28_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       7.17 f
  add_28_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       7.51 f
  add_28_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       7.85 f
  add_28_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       8.19 f
  add_28_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       8.53 f
  add_28_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       8.87 f
  add_28_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       9.21 f
  add_28_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34       9.56 f
  add_28_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34       9.90 f
  add_28_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      10.24 f
  add_28_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      10.58 f
  add_28_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      10.92 f
  add_28_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      11.26 f
  add_28_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      11.60 f
  add_28_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      11.94 f
  add_28_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      12.28 f
  add_28_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      12.62 f
  add_28_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      12.96 f
  add_28_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      13.30 f
  add_28_root_add_32_I31_aco/U1_31/CO (FADDX1)            0.34      13.64 f
  add_28_root_add_32_I31_aco/U1_32/CO (FADDX1)            0.34      13.98 f
  add_28_root_add_32_I31_aco/U4/Q (AO222X1)               0.27      14.25 f
  add_28_root_add_32_I31_aco/U5/Q (AO222X1)               0.25      14.51 f
  add_28_root_add_32_I31_aco/U2/Q (XOR3X2)                0.63      15.14 r
  add_28_root_add_32_I31_aco/SUM[35] (samul_v2_DW01_add_28)
                                                          0.00      15.14 r
  add_13_root_add_32_I31_aco/A[35] (samul_v2_DW01_add_13)
                                                          0.00      15.14 r
  add_13_root_add_32_I31_aco/U1_35/S (FADDX1)            11.28      26.42 r
  add_13_root_add_32_I31_aco/SUM[35] (samul_v2_DW01_add_13)
                                                          0.00      26.42 r
  add_6_root_add_32_I31_aco/B[35] (samul_v2_DW01_add_6)
                                                          0.00      26.42 r
  add_6_root_add_32_I31_aco/U1_35/S (FADDX1)              2.27      28.68 r
  add_6_root_add_32_I31_aco/SUM[35] (samul_v2_DW01_add_6)
                                                          0.00      28.68 r
  add_2_root_add_32_I31_aco/A[35] (samul_v2_DW01_add_2)
                                                          0.00      28.68 r
  add_2_root_add_32_I31_aco/U1_35/S (FADDX1)              2.04      30.73 r
  add_2_root_add_32_I31_aco/SUM[35] (samul_v2_DW01_add_2)
                                                          0.00      30.73 r
  add_0_root_add_32_I31_aco/A[35] (samul_v2_DW01_add_0)
                                                          0.00      30.73 r
  add_0_root_add_32_I31_aco/U1_35/S (FADDX1)              2.05      32.78 r
  add_0_root_add_32_I31_aco/SUM[35] (samul_v2_DW01_add_0)
                                                          0.00      32.78 r
  sub_30_I32/A[35] (samul_v2_DW01_sub_0)                  0.00      32.78 r
  sub_30_I32/U2_35/S (FADDX1)                             2.37      35.15 f
  sub_30_I32/DIFF[35] (samul_v2_DW01_sub_0)               0.00      35.15 f
  U257/Q (MUX21X1)                                        0.56      35.70 f
  result[35] (out)                                        1.84      37.55 f
  data arrival time                                                 37.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[34] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_29
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_sub_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_add_32_I2_aco/B[0] (samul_v2_DW02_mult_29)         0.00       0.20 f
  mult_add_32_I2_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I2_aco/PRODUCT[2] (samul_v2_DW02_mult_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/B[2] (samul_v2_DW01_add_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/U1_2/CO (FADDX1)             2.15       4.45 f
  add_29_root_add_32_I31_aco/U1_3/CO (FADDX1)             0.34       4.79 f
  add_29_root_add_32_I31_aco/U1_4/CO (FADDX1)             0.34       5.13 f
  add_29_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.34       5.47 f
  add_29_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       5.81 f
  add_29_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       6.15 f
  add_29_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       6.49 f
  add_29_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       6.83 f
  add_29_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       7.17 f
  add_29_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       7.51 f
  add_29_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       7.85 f
  add_29_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       8.19 f
  add_29_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       8.53 f
  add_29_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       8.87 f
  add_29_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       9.21 f
  add_29_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       9.56 f
  add_29_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       9.90 f
  add_29_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      10.24 f
  add_29_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      10.58 f
  add_29_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      10.92 f
  add_29_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      11.26 f
  add_29_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      11.60 f
  add_29_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      11.94 f
  add_29_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      12.28 f
  add_29_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      12.62 f
  add_29_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      12.96 f
  add_29_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      13.30 f
  add_29_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      13.64 f
  add_29_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      13.98 f
  add_29_root_add_32_I31_aco/U7/Q (AO222X1)               0.27      14.25 f
  add_29_root_add_32_I31_aco/U9/Q (AO222X1)               0.25      14.51 f
  add_29_root_add_32_I31_aco/U1/Q (XNOR3X1)               0.23      14.74 f
  add_29_root_add_32_I31_aco/U4/ZN (INVX2)                0.46      15.20 r
  add_29_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_29)
                                                          0.00      15.20 r
  add_14_root_add_32_I31_aco/B[33] (samul_v2_DW01_add_14)
                                                          0.00      15.20 r
  add_14_root_add_32_I31_aco/U1_33/S (FADDX1)             7.41      22.61 f
  add_14_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_14)
                                                          0.00      22.61 f
  add_6_root_add_32_I31_aco/A[33] (samul_v2_DW01_add_6)
                                                          0.00      22.61 f
  add_6_root_add_32_I31_aco/U1_33/S (FADDX1)              1.98      24.58 r
  add_6_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_6)
                                                          0.00      24.58 r
  add_2_root_add_32_I31_aco/A[33] (samul_v2_DW01_add_2)
                                                          0.00      24.58 r
  add_2_root_add_32_I31_aco/U1_33/S (FADDX1)              2.04      26.63 r
  add_2_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_2)
                                                          0.00      26.63 r
  add_0_root_add_32_I31_aco/A[33] (samul_v2_DW01_add_0)
                                                          0.00      26.63 r
  add_0_root_add_32_I31_aco/U1_33/S (FADDX1)              2.05      28.68 r
  add_0_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_0)
                                                          0.00      28.68 r
  sub_30_I32/A[33] (samul_v2_DW01_sub_0)                  0.00      28.68 r
  sub_30_I32/U2_33/CO (FADDX1)                            2.34      31.02 r
  sub_30_I32/U2_34/S (FADDX1)                             0.35      31.38 f
  sub_30_I32/DIFF[34] (samul_v2_DW01_sub_0)               0.00      31.38 f
  U258/Q (MUX21X1)                                        0.56      31.93 f
  result[34] (out)                                        1.84      33.78 f
  data arrival time                                                 33.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[33] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_29
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_add_32_I2_aco/B[0] (samul_v2_DW02_mult_29)         0.00       0.20 f
  mult_add_32_I2_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I2_aco/PRODUCT[2] (samul_v2_DW02_mult_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/B[2] (samul_v2_DW01_add_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/U1_2/CO (FADDX1)             2.15       4.45 f
  add_29_root_add_32_I31_aco/U1_3/CO (FADDX1)             0.34       4.79 f
  add_29_root_add_32_I31_aco/U1_4/CO (FADDX1)             0.34       5.13 f
  add_29_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.34       5.47 f
  add_29_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       5.81 f
  add_29_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       6.15 f
  add_29_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       6.49 f
  add_29_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       6.83 f
  add_29_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       7.17 f
  add_29_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       7.51 f
  add_29_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       7.85 f
  add_29_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       8.19 f
  add_29_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       8.53 f
  add_29_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       8.87 f
  add_29_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       9.21 f
  add_29_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       9.56 f
  add_29_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       9.90 f
  add_29_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      10.24 f
  add_29_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      10.58 f
  add_29_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      10.92 f
  add_29_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      11.26 f
  add_29_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      11.60 f
  add_29_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      11.94 f
  add_29_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      12.28 f
  add_29_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      12.62 f
  add_29_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      12.96 f
  add_29_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      13.30 f
  add_29_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      13.64 f
  add_29_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      13.98 f
  add_29_root_add_32_I31_aco/U7/Q (AO222X1)               0.27      14.25 f
  add_29_root_add_32_I31_aco/U9/Q (AO222X1)               0.25      14.51 f
  add_29_root_add_32_I31_aco/U1/Q (XNOR3X1)               0.23      14.74 f
  add_29_root_add_32_I31_aco/U4/ZN (INVX2)                0.46      15.20 r
  add_29_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_29)
                                                          0.00      15.20 r
  add_14_root_add_32_I31_aco/B[33] (samul_v2_DW01_add_14)
                                                          0.00      15.20 r
  add_14_root_add_32_I31_aco/U1_33/S (FADDX1)             7.41      22.61 f
  add_14_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_14)
                                                          0.00      22.61 f
  add_6_root_add_32_I31_aco/A[33] (samul_v2_DW01_add_6)
                                                          0.00      22.61 f
  add_6_root_add_32_I31_aco/U1_33/S (FADDX1)              1.98      24.58 r
  add_6_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_6)
                                                          0.00      24.58 r
  add_2_root_add_32_I31_aco/A[33] (samul_v2_DW01_add_2)
                                                          0.00      24.58 r
  add_2_root_add_32_I31_aco/U1_33/S (FADDX1)              2.04      26.63 r
  add_2_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_2)
                                                          0.00      26.63 r
  add_0_root_add_32_I31_aco/A[33] (samul_v2_DW01_add_0)
                                                          0.00      26.63 r
  add_0_root_add_32_I31_aco/U1_33/S (FADDX1)              2.05      28.68 r
  add_0_root_add_32_I31_aco/SUM[33] (samul_v2_DW01_add_0)
                                                          0.00      28.68 r
  sub_30_I32/A[33] (samul_v2_DW01_sub_0)                  0.00      28.68 r
  sub_30_I32/U2_33/S (FADDX1)                             2.37      31.05 f
  sub_30_I32/DIFF[33] (samul_v2_DW01_sub_0)               0.00      31.05 f
  U259/Q (MUX21X1)                                        0.56      31.61 f
  result[33] (out)                                        1.84      33.45 f
  data arrival time                                                 33.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[32] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_29
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_6
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_add_32_I2_aco/B[0] (samul_v2_DW02_mult_29)         0.00       0.20 f
  mult_add_32_I2_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I2_aco/PRODUCT[2] (samul_v2_DW02_mult_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/B[2] (samul_v2_DW01_add_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/U1_2/CO (FADDX1)             2.15       4.45 f
  add_29_root_add_32_I31_aco/U1_3/CO (FADDX1)             0.34       4.79 f
  add_29_root_add_32_I31_aco/U1_4/CO (FADDX1)             0.34       5.13 f
  add_29_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.34       5.47 f
  add_29_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       5.81 f
  add_29_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       6.15 f
  add_29_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       6.49 f
  add_29_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       6.83 f
  add_29_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       7.17 f
  add_29_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       7.51 f
  add_29_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       7.85 f
  add_29_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       8.19 f
  add_29_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       8.53 f
  add_29_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       8.87 f
  add_29_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       9.21 f
  add_29_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       9.56 f
  add_29_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       9.90 f
  add_29_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      10.24 f
  add_29_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      10.58 f
  add_29_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      10.92 f
  add_29_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      11.26 f
  add_29_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      11.60 f
  add_29_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      11.94 f
  add_29_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      12.28 f
  add_29_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      12.62 f
  add_29_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      12.96 f
  add_29_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      13.30 f
  add_29_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      13.64 f
  add_29_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      13.98 f
  add_29_root_add_32_I31_aco/U6/Q (XOR3X1)                0.40      14.38 r
  add_29_root_add_32_I31_aco/SUM[31] (samul_v2_DW01_add_29)
                                                          0.00      14.38 r
  add_14_root_add_32_I31_aco/B[31] (samul_v2_DW01_add_14)
                                                          0.00      14.38 r
  add_14_root_add_32_I31_aco/U1_31/S (FADDX1)             2.33      16.71 f
  add_14_root_add_32_I31_aco/SUM[31] (samul_v2_DW01_add_14)
                                                          0.00      16.71 f
  add_6_root_add_32_I31_aco/A[31] (samul_v2_DW01_add_6)
                                                          0.00      16.71 f
  add_6_root_add_32_I31_aco/U1_31/CO (FADDX1)             1.99      18.70 f
  add_6_root_add_32_I31_aco/U1_32/S (FADDX1)              0.31      19.00 r
  add_6_root_add_32_I31_aco/SUM[32] (samul_v2_DW01_add_6)
                                                          0.00      19.00 r
  add_2_root_add_32_I31_aco/A[32] (samul_v2_DW01_add_2)
                                                          0.00      19.00 r
  add_2_root_add_32_I31_aco/U1_32/S (FADDX1)              2.04      21.05 r
  add_2_root_add_32_I31_aco/SUM[32] (samul_v2_DW01_add_2)
                                                          0.00      21.05 r
  add_0_root_add_32_I31_aco/A[32] (samul_v2_DW01_add_0)
                                                          0.00      21.05 r
  add_0_root_add_32_I31_aco/U1_32/S (FADDX1)              2.05      23.10 r
  add_0_root_add_32_I31_aco/SUM[32] (samul_v2_DW01_add_0)
                                                          0.00      23.10 r
  sub_30_I32/A[32] (samul_v2_DW01_sub_0)                  0.00      23.10 r
  sub_30_I32/U2_32/S (FADDX1)                             2.37      25.47 f
  sub_30_I32/DIFF[32] (samul_v2_DW01_sub_0)               0.00      25.47 f
  U260/Q (MUX21X1)                                        0.56      26.02 f
  result[32] (out)                                        1.84      27.87 f
  data arrival time                                                 27.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[31] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_29
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_sub_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 f
  b[1] (in)                                               0.00       0.20 f
  mult_add_32_I2_aco/B[0] (samul_v2_DW02_mult_29)         0.00       0.20 f
  mult_add_32_I2_aco/U2/Q (AND2X1)                        2.10       2.30 f
  mult_add_32_I2_aco/PRODUCT[2] (samul_v2_DW02_mult_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/B[2] (samul_v2_DW01_add_29)
                                                          0.00       2.30 f
  add_29_root_add_32_I31_aco/U1_2/CO (FADDX1)             2.15       4.45 f
  add_29_root_add_32_I31_aco/U1_3/CO (FADDX1)             0.34       4.79 f
  add_29_root_add_32_I31_aco/U1_4/CO (FADDX1)             0.34       5.13 f
  add_29_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.34       5.47 f
  add_29_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       5.81 f
  add_29_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       6.15 f
  add_29_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       6.49 f
  add_29_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       6.83 f
  add_29_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       7.17 f
  add_29_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       7.51 f
  add_29_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       7.85 f
  add_29_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       8.19 f
  add_29_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34       8.53 f
  add_29_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34       8.87 f
  add_29_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34       9.21 f
  add_29_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34       9.56 f
  add_29_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34       9.90 f
  add_29_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      10.24 f
  add_29_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      10.58 f
  add_29_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      10.92 f
  add_29_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      11.26 f
  add_29_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      11.60 f
  add_29_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      11.94 f
  add_29_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      12.28 f
  add_29_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      12.62 f
  add_29_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      12.96 f
  add_29_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      13.30 f
  add_29_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      13.64 f
  add_29_root_add_32_I31_aco/U1_30/CO (FADDX1)            0.34      13.98 f
  add_29_root_add_32_I31_aco/U6/Q (XOR3X1)                0.40      14.38 r
  add_29_root_add_32_I31_aco/SUM[31] (samul_v2_DW01_add_29)
                                                          0.00      14.38 r
  add_14_root_add_32_I31_aco/B[31] (samul_v2_DW01_add_14)
                                                          0.00      14.38 r
  add_14_root_add_32_I31_aco/U1_31/S (FADDX1)             2.26      16.64 r
  add_14_root_add_32_I31_aco/SUM[31] (samul_v2_DW01_add_14)
                                                          0.00      16.64 r
  add_6_root_add_32_I31_aco/A[31] (samul_v2_DW01_add_6)
                                                          0.00      16.64 r
  add_6_root_add_32_I31_aco/U1_31/S (FADDX1)              2.04      18.69 r
  add_6_root_add_32_I31_aco/SUM[31] (samul_v2_DW01_add_6)
                                                          0.00      18.69 r
  add_2_root_add_32_I31_aco/A[31] (samul_v2_DW01_add_2)
                                                          0.00      18.69 r
  add_2_root_add_32_I31_aco/U1_31/S (FADDX1)              2.04      20.73 r
  add_2_root_add_32_I31_aco/SUM[31] (samul_v2_DW01_add_2)
                                                          0.00      20.73 r
  add_0_root_add_32_I31_aco/A[31] (samul_v2_DW01_add_0)
                                                          0.00      20.73 r
  add_0_root_add_32_I31_aco/U1_31/S (FADDX1)              2.08      22.81 f
  add_0_root_add_32_I31_aco/SUM[31] (samul_v2_DW01_add_0)
                                                          0.00      22.81 f
  sub_30_I32/A[31] (samul_v2_DW01_sub_0)                  0.00      22.81 f
  sub_30_I32/U1/ZN (INVX0)                                0.46      23.27 r
  sub_30_I32/U35/Q (XOR2X1)                               0.21      23.48 r
  sub_30_I32/DIFF[31] (samul_v2_DW01_sub_0)               0.00      23.48 r
  U261/Q (MUX21X1)                                        0.58      24.06 r
  result[31] (out)                                        1.84      25.91 r
  data arrival time                                                 25.91
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[30] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      13.10 f
  add_13_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      13.44 f
  add_13_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      13.78 f
  add_13_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      14.12 f
  add_13_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      14.46 f
  add_13_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      14.80 f
  add_13_root_add_32_I31_aco/U1_29/CO (FADDX1)            0.34      15.15 f
  add_13_root_add_32_I31_aco/U1_30/S (FADDX1)             0.31      15.46 r
  add_13_root_add_32_I31_aco/SUM[30] (samul_v2_DW01_add_13)
                                                          0.00      15.46 r
  add_6_root_add_32_I31_aco/B[30] (samul_v2_DW01_add_6)
                                                          0.00      15.46 r
  add_6_root_add_32_I31_aco/U1_30/S (FADDX1)              2.26      17.72 r
  add_6_root_add_32_I31_aco/SUM[30] (samul_v2_DW01_add_6)
                                                          0.00      17.72 r
  add_2_root_add_32_I31_aco/A[30] (samul_v2_DW01_add_2)
                                                          0.00      17.72 r
  add_2_root_add_32_I31_aco/U1_30/S (FADDX1)              2.04      19.76 r
  add_2_root_add_32_I31_aco/SUM[30] (samul_v2_DW01_add_2)
                                                          0.00      19.76 r
  add_0_root_add_32_I31_aco/A[30] (samul_v2_DW01_add_0)
                                                          0.00      19.76 r
  add_0_root_add_32_I31_aco/U1_30/S (FADDX1)              2.08      21.84 f
  add_0_root_add_32_I31_aco/SUM[30] (samul_v2_DW01_add_0)
                                                          0.00      21.84 f
  sub_30_I32/A[30] (samul_v2_DW01_sub_0)                  0.00      21.84 f
  sub_30_I32/DIFF[30] (samul_v2_DW01_sub_0)               0.00      21.84 f
  U262/Q (MUX21X1)                                        0.62      22.46 f
  result[30] (out)                                        1.84      24.31 f
  data arrival time                                                 24.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[29] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      13.10 f
  add_13_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      13.44 f
  add_13_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      13.78 f
  add_13_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      14.12 f
  add_13_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      14.46 f
  add_13_root_add_32_I31_aco/U1_28/CO (FADDX1)            0.34      14.80 f
  add_13_root_add_32_I31_aco/U1_29/S (FADDX1)             0.31      15.12 r
  add_13_root_add_32_I31_aco/SUM[29] (samul_v2_DW01_add_13)
                                                          0.00      15.12 r
  add_6_root_add_32_I31_aco/B[29] (samul_v2_DW01_add_6)
                                                          0.00      15.12 r
  add_6_root_add_32_I31_aco/U1_29/S (FADDX1)              2.26      17.38 r
  add_6_root_add_32_I31_aco/SUM[29] (samul_v2_DW01_add_6)
                                                          0.00      17.38 r
  add_2_root_add_32_I31_aco/A[29] (samul_v2_DW01_add_2)
                                                          0.00      17.38 r
  add_2_root_add_32_I31_aco/U1_29/S (FADDX1)              2.04      19.42 r
  add_2_root_add_32_I31_aco/SUM[29] (samul_v2_DW01_add_2)
                                                          0.00      19.42 r
  add_0_root_add_32_I31_aco/A[29] (samul_v2_DW01_add_0)
                                                          0.00      19.42 r
  add_0_root_add_32_I31_aco/U1_29/S (FADDX1)              2.08      21.50 f
  add_0_root_add_32_I31_aco/SUM[29] (samul_v2_DW01_add_0)
                                                          0.00      21.50 f
  sub_30_I32/A[29] (samul_v2_DW01_sub_0)                  0.00      21.50 f
  sub_30_I32/DIFF[29] (samul_v2_DW01_sub_0)               0.00      21.50 f
  U264/Q (MUX21X1)                                        0.62      22.12 f
  result[29] (out)                                        1.84      23.97 f
  data arrival time                                                 23.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[28] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      13.10 f
  add_13_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      13.44 f
  add_13_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      13.78 f
  add_13_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      14.12 f
  add_13_root_add_32_I31_aco/U1_27/CO (FADDX1)            0.34      14.46 f
  add_13_root_add_32_I31_aco/U1_28/S (FADDX1)             0.31      14.77 r
  add_13_root_add_32_I31_aco/SUM[28] (samul_v2_DW01_add_13)
                                                          0.00      14.77 r
  add_6_root_add_32_I31_aco/B[28] (samul_v2_DW01_add_6)
                                                          0.00      14.77 r
  add_6_root_add_32_I31_aco/U1_28/S (FADDX1)              2.26      17.04 r
  add_6_root_add_32_I31_aco/SUM[28] (samul_v2_DW01_add_6)
                                                          0.00      17.04 r
  add_2_root_add_32_I31_aco/A[28] (samul_v2_DW01_add_2)
                                                          0.00      17.04 r
  add_2_root_add_32_I31_aco/U1_28/S (FADDX1)              2.04      19.08 r
  add_2_root_add_32_I31_aco/SUM[28] (samul_v2_DW01_add_2)
                                                          0.00      19.08 r
  add_0_root_add_32_I31_aco/A[28] (samul_v2_DW01_add_0)
                                                          0.00      19.08 r
  add_0_root_add_32_I31_aco/U1_28/S (FADDX1)              2.08      21.16 f
  add_0_root_add_32_I31_aco/SUM[28] (samul_v2_DW01_add_0)
                                                          0.00      21.16 f
  sub_30_I32/A[28] (samul_v2_DW01_sub_0)                  0.00      21.16 f
  sub_30_I32/DIFF[28] (samul_v2_DW01_sub_0)               0.00      21.16 f
  U265/Q (MUX21X1)                                        0.62      21.78 f
  result[28] (out)                                        1.84      23.63 f
  data arrival time                                                 23.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[27] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      13.10 f
  add_13_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      13.44 f
  add_13_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      13.78 f
  add_13_root_add_32_I31_aco/U1_26/CO (FADDX1)            0.34      14.12 f
  add_13_root_add_32_I31_aco/U1_27/S (FADDX1)             0.31      14.43 r
  add_13_root_add_32_I31_aco/SUM[27] (samul_v2_DW01_add_13)
                                                          0.00      14.43 r
  add_6_root_add_32_I31_aco/B[27] (samul_v2_DW01_add_6)
                                                          0.00      14.43 r
  add_6_root_add_32_I31_aco/U1_27/S (FADDX1)              2.26      16.70 r
  add_6_root_add_32_I31_aco/SUM[27] (samul_v2_DW01_add_6)
                                                          0.00      16.70 r
  add_2_root_add_32_I31_aco/A[27] (samul_v2_DW01_add_2)
                                                          0.00      16.70 r
  add_2_root_add_32_I31_aco/U1_27/S (FADDX1)              2.04      18.74 r
  add_2_root_add_32_I31_aco/SUM[27] (samul_v2_DW01_add_2)
                                                          0.00      18.74 r
  add_0_root_add_32_I31_aco/A[27] (samul_v2_DW01_add_0)
                                                          0.00      18.74 r
  add_0_root_add_32_I31_aco/U1_27/S (FADDX1)              2.08      20.82 f
  add_0_root_add_32_I31_aco/SUM[27] (samul_v2_DW01_add_0)
                                                          0.00      20.82 f
  sub_30_I32/A[27] (samul_v2_DW01_sub_0)                  0.00      20.82 f
  sub_30_I32/DIFF[27] (samul_v2_DW01_sub_0)               0.00      20.82 f
  U266/Q (MUX21X1)                                        0.62      21.44 f
  result[27] (out)                                        1.84      23.28 f
  data arrival time                                                 23.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[26] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      13.10 f
  add_13_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      13.44 f
  add_13_root_add_32_I31_aco/U1_25/CO (FADDX1)            0.34      13.78 f
  add_13_root_add_32_I31_aco/U1_26/S (FADDX1)             0.31      14.09 r
  add_13_root_add_32_I31_aco/SUM[26] (samul_v2_DW01_add_13)
                                                          0.00      14.09 r
  add_6_root_add_32_I31_aco/B[26] (samul_v2_DW01_add_6)
                                                          0.00      14.09 r
  add_6_root_add_32_I31_aco/U1_26/S (FADDX1)              2.26      16.36 r
  add_6_root_add_32_I31_aco/SUM[26] (samul_v2_DW01_add_6)
                                                          0.00      16.36 r
  add_2_root_add_32_I31_aco/A[26] (samul_v2_DW01_add_2)
                                                          0.00      16.36 r
  add_2_root_add_32_I31_aco/U1_26/S (FADDX1)              2.04      18.40 r
  add_2_root_add_32_I31_aco/SUM[26] (samul_v2_DW01_add_2)
                                                          0.00      18.40 r
  add_0_root_add_32_I31_aco/A[26] (samul_v2_DW01_add_0)
                                                          0.00      18.40 r
  add_0_root_add_32_I31_aco/U1_26/S (FADDX1)              2.08      20.48 f
  add_0_root_add_32_I31_aco/SUM[26] (samul_v2_DW01_add_0)
                                                          0.00      20.48 f
  sub_30_I32/A[26] (samul_v2_DW01_sub_0)                  0.00      20.48 f
  sub_30_I32/DIFF[26] (samul_v2_DW01_sub_0)               0.00      20.48 f
  U267/Q (MUX21X1)                                        0.62      21.10 f
  result[26] (out)                                        1.84      22.94 f
  data arrival time                                                 22.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[25] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      13.10 f
  add_13_root_add_32_I31_aco/U1_24/CO (FADDX1)            0.34      13.44 f
  add_13_root_add_32_I31_aco/U1_25/S (FADDX1)             0.31      13.75 r
  add_13_root_add_32_I31_aco/SUM[25] (samul_v2_DW01_add_13)
                                                          0.00      13.75 r
  add_6_root_add_32_I31_aco/B[25] (samul_v2_DW01_add_6)
                                                          0.00      13.75 r
  add_6_root_add_32_I31_aco/U1_25/S (FADDX1)              2.26      16.01 r
  add_6_root_add_32_I31_aco/SUM[25] (samul_v2_DW01_add_6)
                                                          0.00      16.01 r
  add_2_root_add_32_I31_aco/A[25] (samul_v2_DW01_add_2)
                                                          0.00      16.01 r
  add_2_root_add_32_I31_aco/U1_25/S (FADDX1)              2.04      18.06 r
  add_2_root_add_32_I31_aco/SUM[25] (samul_v2_DW01_add_2)
                                                          0.00      18.06 r
  add_0_root_add_32_I31_aco/A[25] (samul_v2_DW01_add_0)
                                                          0.00      18.06 r
  add_0_root_add_32_I31_aco/U1_25/S (FADDX1)              2.08      20.14 f
  add_0_root_add_32_I31_aco/SUM[25] (samul_v2_DW01_add_0)
                                                          0.00      20.14 f
  sub_30_I32/A[25] (samul_v2_DW01_sub_0)                  0.00      20.14 f
  sub_30_I32/DIFF[25] (samul_v2_DW01_sub_0)               0.00      20.14 f
  U268/Q (MUX21X1)                                        0.62      20.76 f
  result[25] (out)                                        1.84      22.60 f
  data arrival time                                                 22.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[24] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/CO (FADDX1)            0.34      13.10 f
  add_13_root_add_32_I31_aco/U1_24/S (FADDX1)             0.31      13.41 r
  add_13_root_add_32_I31_aco/SUM[24] (samul_v2_DW01_add_13)
                                                          0.00      13.41 r
  add_6_root_add_32_I31_aco/B[24] (samul_v2_DW01_add_6)
                                                          0.00      13.41 r
  add_6_root_add_32_I31_aco/U1_24/S (FADDX1)              2.26      15.67 r
  add_6_root_add_32_I31_aco/SUM[24] (samul_v2_DW01_add_6)
                                                          0.00      15.67 r
  add_2_root_add_32_I31_aco/A[24] (samul_v2_DW01_add_2)
                                                          0.00      15.67 r
  add_2_root_add_32_I31_aco/U1_24/S (FADDX1)              2.04      17.72 r
  add_2_root_add_32_I31_aco/SUM[24] (samul_v2_DW01_add_2)
                                                          0.00      17.72 r
  add_0_root_add_32_I31_aco/A[24] (samul_v2_DW01_add_0)
                                                          0.00      17.72 r
  add_0_root_add_32_I31_aco/U1_24/S (FADDX1)              2.08      19.80 f
  add_0_root_add_32_I31_aco/SUM[24] (samul_v2_DW01_add_0)
                                                          0.00      19.80 f
  sub_30_I32/A[24] (samul_v2_DW01_sub_0)                  0.00      19.80 f
  sub_30_I32/DIFF[24] (samul_v2_DW01_sub_0)               0.00      19.80 f
  U269/Q (MUX21X1)                                        0.62      20.42 f
  result[24] (out)                                        1.84      22.26 f
  data arrival time                                                 22.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[23] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/CO (FADDX1)            0.34      12.76 f
  add_13_root_add_32_I31_aco/U1_23/S (FADDX1)             0.31      13.07 r
  add_13_root_add_32_I31_aco/SUM[23] (samul_v2_DW01_add_13)
                                                          0.00      13.07 r
  add_6_root_add_32_I31_aco/B[23] (samul_v2_DW01_add_6)
                                                          0.00      13.07 r
  add_6_root_add_32_I31_aco/U1_23/S (FADDX1)              2.26      15.33 r
  add_6_root_add_32_I31_aco/SUM[23] (samul_v2_DW01_add_6)
                                                          0.00      15.33 r
  add_2_root_add_32_I31_aco/A[23] (samul_v2_DW01_add_2)
                                                          0.00      15.33 r
  add_2_root_add_32_I31_aco/U1_23/S (FADDX1)              2.04      17.38 r
  add_2_root_add_32_I31_aco/SUM[23] (samul_v2_DW01_add_2)
                                                          0.00      17.38 r
  add_0_root_add_32_I31_aco/A[23] (samul_v2_DW01_add_0)
                                                          0.00      17.38 r
  add_0_root_add_32_I31_aco/U1_23/S (FADDX1)              2.08      19.46 f
  add_0_root_add_32_I31_aco/SUM[23] (samul_v2_DW01_add_0)
                                                          0.00      19.46 f
  sub_30_I32/A[23] (samul_v2_DW01_sub_0)                  0.00      19.46 f
  sub_30_I32/DIFF[23] (samul_v2_DW01_sub_0)               0.00      19.46 f
  U270/Q (MUX21X1)                                        0.62      20.08 f
  result[23] (out)                                        1.84      21.92 f
  data arrival time                                                 21.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[22] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/CO (FADDX1)            0.34      12.42 f
  add_13_root_add_32_I31_aco/U1_22/S (FADDX1)             0.31      12.73 r
  add_13_root_add_32_I31_aco/SUM[22] (samul_v2_DW01_add_13)
                                                          0.00      12.73 r
  add_6_root_add_32_I31_aco/B[22] (samul_v2_DW01_add_6)
                                                          0.00      12.73 r
  add_6_root_add_32_I31_aco/U1_22/S (FADDX1)              2.26      14.99 r
  add_6_root_add_32_I31_aco/SUM[22] (samul_v2_DW01_add_6)
                                                          0.00      14.99 r
  add_2_root_add_32_I31_aco/A[22] (samul_v2_DW01_add_2)
                                                          0.00      14.99 r
  add_2_root_add_32_I31_aco/U1_22/S (FADDX1)              2.04      17.04 r
  add_2_root_add_32_I31_aco/SUM[22] (samul_v2_DW01_add_2)
                                                          0.00      17.04 r
  add_0_root_add_32_I31_aco/A[22] (samul_v2_DW01_add_0)
                                                          0.00      17.04 r
  add_0_root_add_32_I31_aco/U1_22/S (FADDX1)              2.08      19.11 f
  add_0_root_add_32_I31_aco/SUM[22] (samul_v2_DW01_add_0)
                                                          0.00      19.11 f
  sub_30_I32/A[22] (samul_v2_DW01_sub_0)                  0.00      19.11 f
  sub_30_I32/DIFF[22] (samul_v2_DW01_sub_0)               0.00      19.11 f
  U271/Q (MUX21X1)                                        0.62      19.74 f
  result[22] (out)                                        1.84      21.58 f
  data arrival time                                                 21.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[21] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/CO (FADDX1)            0.34      12.08 f
  add_13_root_add_32_I31_aco/U1_21/S (FADDX1)             0.31      12.39 r
  add_13_root_add_32_I31_aco/SUM[21] (samul_v2_DW01_add_13)
                                                          0.00      12.39 r
  add_6_root_add_32_I31_aco/B[21] (samul_v2_DW01_add_6)
                                                          0.00      12.39 r
  add_6_root_add_32_I31_aco/U1_21/S (FADDX1)              2.26      14.65 r
  add_6_root_add_32_I31_aco/SUM[21] (samul_v2_DW01_add_6)
                                                          0.00      14.65 r
  add_2_root_add_32_I31_aco/A[21] (samul_v2_DW01_add_2)
                                                          0.00      14.65 r
  add_2_root_add_32_I31_aco/U1_21/S (FADDX1)              2.04      16.70 r
  add_2_root_add_32_I31_aco/SUM[21] (samul_v2_DW01_add_2)
                                                          0.00      16.70 r
  add_0_root_add_32_I31_aco/A[21] (samul_v2_DW01_add_0)
                                                          0.00      16.70 r
  add_0_root_add_32_I31_aco/U1_21/S (FADDX1)              2.08      18.77 f
  add_0_root_add_32_I31_aco/SUM[21] (samul_v2_DW01_add_0)
                                                          0.00      18.77 f
  sub_30_I32/A[21] (samul_v2_DW01_sub_0)                  0.00      18.77 f
  sub_30_I32/DIFF[21] (samul_v2_DW01_sub_0)               0.00      18.77 f
  U272/Q (MUX21X1)                                        0.62      19.40 f
  result[21] (out)                                        1.84      21.24 f
  data arrival time                                                 21.24
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[20] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/CO (FADDX1)            0.34      11.74 f
  add_13_root_add_32_I31_aco/U1_20/S (FADDX1)             0.31      12.05 r
  add_13_root_add_32_I31_aco/SUM[20] (samul_v2_DW01_add_13)
                                                          0.00      12.05 r
  add_6_root_add_32_I31_aco/B[20] (samul_v2_DW01_add_6)
                                                          0.00      12.05 r
  add_6_root_add_32_I31_aco/U1_20/S (FADDX1)              2.26      14.31 r
  add_6_root_add_32_I31_aco/SUM[20] (samul_v2_DW01_add_6)
                                                          0.00      14.31 r
  add_2_root_add_32_I31_aco/A[20] (samul_v2_DW01_add_2)
                                                          0.00      14.31 r
  add_2_root_add_32_I31_aco/U1_20/S (FADDX1)              2.04      16.35 r
  add_2_root_add_32_I31_aco/SUM[20] (samul_v2_DW01_add_2)
                                                          0.00      16.35 r
  add_0_root_add_32_I31_aco/A[20] (samul_v2_DW01_add_0)
                                                          0.00      16.35 r
  add_0_root_add_32_I31_aco/U1_20/S (FADDX1)              2.08      18.43 f
  add_0_root_add_32_I31_aco/SUM[20] (samul_v2_DW01_add_0)
                                                          0.00      18.43 f
  sub_30_I32/A[20] (samul_v2_DW01_sub_0)                  0.00      18.43 f
  sub_30_I32/DIFF[20] (samul_v2_DW01_sub_0)               0.00      18.43 f
  U273/Q (MUX21X1)                                        0.62      19.05 f
  result[20] (out)                                        1.84      20.90 f
  data arrival time                                                 20.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[19] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/CO (FADDX1)            0.34      11.40 f
  add_13_root_add_32_I31_aco/U1_19/S (FADDX1)             0.31      11.71 r
  add_13_root_add_32_I31_aco/SUM[19] (samul_v2_DW01_add_13)
                                                          0.00      11.71 r
  add_6_root_add_32_I31_aco/B[19] (samul_v2_DW01_add_6)
                                                          0.00      11.71 r
  add_6_root_add_32_I31_aco/U1_19/S (FADDX1)              2.26      13.97 r
  add_6_root_add_32_I31_aco/SUM[19] (samul_v2_DW01_add_6)
                                                          0.00      13.97 r
  add_2_root_add_32_I31_aco/A[19] (samul_v2_DW01_add_2)
                                                          0.00      13.97 r
  add_2_root_add_32_I31_aco/U1_19/S (FADDX1)              2.04      16.01 r
  add_2_root_add_32_I31_aco/SUM[19] (samul_v2_DW01_add_2)
                                                          0.00      16.01 r
  add_0_root_add_32_I31_aco/A[19] (samul_v2_DW01_add_0)
                                                          0.00      16.01 r
  add_0_root_add_32_I31_aco/U1_19/S (FADDX1)              2.08      18.09 f
  add_0_root_add_32_I31_aco/SUM[19] (samul_v2_DW01_add_0)
                                                          0.00      18.09 f
  sub_30_I32/A[19] (samul_v2_DW01_sub_0)                  0.00      18.09 f
  sub_30_I32/DIFF[19] (samul_v2_DW01_sub_0)               0.00      18.09 f
  U275/Q (MUX21X1)                                        0.62      18.71 f
  result[19] (out)                                        1.84      20.56 f
  data arrival time                                                 20.56
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[18] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/CO (FADDX1)            0.34      11.06 f
  add_13_root_add_32_I31_aco/U1_18/S (FADDX1)             0.31      11.37 r
  add_13_root_add_32_I31_aco/SUM[18] (samul_v2_DW01_add_13)
                                                          0.00      11.37 r
  add_6_root_add_32_I31_aco/B[18] (samul_v2_DW01_add_6)
                                                          0.00      11.37 r
  add_6_root_add_32_I31_aco/U1_18/S (FADDX1)              2.26      13.63 r
  add_6_root_add_32_I31_aco/SUM[18] (samul_v2_DW01_add_6)
                                                          0.00      13.63 r
  add_2_root_add_32_I31_aco/A[18] (samul_v2_DW01_add_2)
                                                          0.00      13.63 r
  add_2_root_add_32_I31_aco/U1_18/S (FADDX1)              2.04      15.67 r
  add_2_root_add_32_I31_aco/SUM[18] (samul_v2_DW01_add_2)
                                                          0.00      15.67 r
  add_0_root_add_32_I31_aco/A[18] (samul_v2_DW01_add_0)
                                                          0.00      15.67 r
  add_0_root_add_32_I31_aco/U1_18/S (FADDX1)              2.08      17.75 f
  add_0_root_add_32_I31_aco/SUM[18] (samul_v2_DW01_add_0)
                                                          0.00      17.75 f
  sub_30_I32/A[18] (samul_v2_DW01_sub_0)                  0.00      17.75 f
  sub_30_I32/DIFF[18] (samul_v2_DW01_sub_0)               0.00      17.75 f
  U276/Q (MUX21X1)                                        0.62      18.37 f
  result[18] (out)                                        1.84      20.22 f
  data arrival time                                                 20.22
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[17] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/CO (FADDX1)            0.34      10.72 f
  add_13_root_add_32_I31_aco/U1_17/S (FADDX1)             0.31      11.03 r
  add_13_root_add_32_I31_aco/SUM[17] (samul_v2_DW01_add_13)
                                                          0.00      11.03 r
  add_6_root_add_32_I31_aco/B[17] (samul_v2_DW01_add_6)
                                                          0.00      11.03 r
  add_6_root_add_32_I31_aco/U1_17/S (FADDX1)              2.26      13.29 r
  add_6_root_add_32_I31_aco/SUM[17] (samul_v2_DW01_add_6)
                                                          0.00      13.29 r
  add_2_root_add_32_I31_aco/A[17] (samul_v2_DW01_add_2)
                                                          0.00      13.29 r
  add_2_root_add_32_I31_aco/U1_17/S (FADDX1)              2.04      15.33 r
  add_2_root_add_32_I31_aco/SUM[17] (samul_v2_DW01_add_2)
                                                          0.00      15.33 r
  add_0_root_add_32_I31_aco/A[17] (samul_v2_DW01_add_0)
                                                          0.00      15.33 r
  add_0_root_add_32_I31_aco/U1_17/S (FADDX1)              2.08      17.41 f
  add_0_root_add_32_I31_aco/SUM[17] (samul_v2_DW01_add_0)
                                                          0.00      17.41 f
  sub_30_I32/A[17] (samul_v2_DW01_sub_0)                  0.00      17.41 f
  sub_30_I32/DIFF[17] (samul_v2_DW01_sub_0)               0.00      17.41 f
  U277/Q (MUX21X1)                                        0.62      18.03 f
  result[17] (out)                                        1.84      19.88 f
  data arrival time                                                 19.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[16] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/CO (FADDX1)            0.34      10.38 f
  add_13_root_add_32_I31_aco/U1_16/S (FADDX1)             0.31      10.69 r
  add_13_root_add_32_I31_aco/SUM[16] (samul_v2_DW01_add_13)
                                                          0.00      10.69 r
  add_6_root_add_32_I31_aco/B[16] (samul_v2_DW01_add_6)
                                                          0.00      10.69 r
  add_6_root_add_32_I31_aco/U1_16/S (FADDX1)              2.26      12.95 r
  add_6_root_add_32_I31_aco/SUM[16] (samul_v2_DW01_add_6)
                                                          0.00      12.95 r
  add_2_root_add_32_I31_aco/A[16] (samul_v2_DW01_add_2)
                                                          0.00      12.95 r
  add_2_root_add_32_I31_aco/U1_16/S (FADDX1)              2.04      14.99 r
  add_2_root_add_32_I31_aco/SUM[16] (samul_v2_DW01_add_2)
                                                          0.00      14.99 r
  add_0_root_add_32_I31_aco/A[16] (samul_v2_DW01_add_0)
                                                          0.00      14.99 r
  add_0_root_add_32_I31_aco/U1_16/S (FADDX1)              2.08      17.07 f
  add_0_root_add_32_I31_aco/SUM[16] (samul_v2_DW01_add_0)
                                                          0.00      17.07 f
  sub_30_I32/A[16] (samul_v2_DW01_sub_0)                  0.00      17.07 f
  sub_30_I32/DIFF[16] (samul_v2_DW01_sub_0)               0.00      17.07 f
  U278/Q (MUX21X1)                                        0.62      17.69 f
  result[16] (out)                                        1.84      19.54 f
  data arrival time                                                 19.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/CO (FADDX1)            0.34      10.04 f
  add_13_root_add_32_I31_aco/U1_15/S (FADDX1)             0.31      10.35 r
  add_13_root_add_32_I31_aco/SUM[15] (samul_v2_DW01_add_13)
                                                          0.00      10.35 r
  add_6_root_add_32_I31_aco/B[15] (samul_v2_DW01_add_6)
                                                          0.00      10.35 r
  add_6_root_add_32_I31_aco/U1_15/S (FADDX1)              2.26      12.61 r
  add_6_root_add_32_I31_aco/SUM[15] (samul_v2_DW01_add_6)
                                                          0.00      12.61 r
  add_2_root_add_32_I31_aco/A[15] (samul_v2_DW01_add_2)
                                                          0.00      12.61 r
  add_2_root_add_32_I31_aco/U1_15/S (FADDX1)              2.04      14.65 r
  add_2_root_add_32_I31_aco/SUM[15] (samul_v2_DW01_add_2)
                                                          0.00      14.65 r
  add_0_root_add_32_I31_aco/A[15] (samul_v2_DW01_add_0)
                                                          0.00      14.65 r
  add_0_root_add_32_I31_aco/U1_15/S (FADDX1)              2.08      16.73 f
  add_0_root_add_32_I31_aco/SUM[15] (samul_v2_DW01_add_0)
                                                          0.00      16.73 f
  sub_30_I32/A[15] (samul_v2_DW01_sub_0)                  0.00      16.73 f
  sub_30_I32/DIFF[15] (samul_v2_DW01_sub_0)               0.00      16.73 f
  U279/Q (MUX21X1)                                        0.62      17.35 f
  result[15] (out)                                        1.84      19.20 f
  data arrival time                                                 19.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/CO (FADDX1)            0.34       9.69 f
  add_13_root_add_32_I31_aco/U1_14/S (FADDX1)             0.31      10.00 r
  add_13_root_add_32_I31_aco/SUM[14] (samul_v2_DW01_add_13)
                                                          0.00      10.00 r
  add_6_root_add_32_I31_aco/B[14] (samul_v2_DW01_add_6)
                                                          0.00      10.00 r
  add_6_root_add_32_I31_aco/U1_14/S (FADDX1)              2.26      12.27 r
  add_6_root_add_32_I31_aco/SUM[14] (samul_v2_DW01_add_6)
                                                          0.00      12.27 r
  add_2_root_add_32_I31_aco/A[14] (samul_v2_DW01_add_2)
                                                          0.00      12.27 r
  add_2_root_add_32_I31_aco/U1_14/S (FADDX1)              2.08      14.35 f
  add_2_root_add_32_I31_aco/SUM[14] (samul_v2_DW01_add_2)
                                                          0.00      14.35 f
  add_0_root_add_32_I31_aco/A[14] (samul_v2_DW01_add_0)
                                                          0.00      14.35 f
  add_0_root_add_32_I31_aco/U2/Q (XOR2X1)                 0.82      15.17 r
  add_0_root_add_32_I31_aco/SUM[14] (samul_v2_DW01_add_0)
                                                          0.00      15.17 r
  sub_30_I32/A[14] (samul_v2_DW01_sub_0)                  0.00      15.17 r
  sub_30_I32/DIFF[14] (samul_v2_DW01_sub_0)               0.00      15.17 r
  U280/Q (MUX21X1)                                        0.66      15.82 r
  result[14] (out)                                        1.84      17.67 r
  data arrival time                                                 17.67
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/CO (FADDX1)            0.34       9.35 f
  add_13_root_add_32_I31_aco/U1_13/S (FADDX1)             0.31       9.66 r
  add_13_root_add_32_I31_aco/SUM[13] (samul_v2_DW01_add_13)
                                                          0.00       9.66 r
  add_6_root_add_32_I31_aco/B[13] (samul_v2_DW01_add_6)
                                                          0.00       9.66 r
  add_6_root_add_32_I31_aco/U1_13/S (FADDX1)              2.26      11.93 r
  add_6_root_add_32_I31_aco/SUM[13] (samul_v2_DW01_add_6)
                                                          0.00      11.93 r
  add_2_root_add_32_I31_aco/A[13] (samul_v2_DW01_add_2)
                                                          0.00      11.93 r
  add_2_root_add_32_I31_aco/U1_13/S (FADDX1)              2.08      14.01 f
  add_2_root_add_32_I31_aco/SUM[13] (samul_v2_DW01_add_2)
                                                          0.00      14.01 f
  add_0_root_add_32_I31_aco/A[13] (samul_v2_DW01_add_0)
                                                          0.00      14.01 f
  add_0_root_add_32_I31_aco/SUM[13] (samul_v2_DW01_add_0)
                                                          0.00      14.01 f
  sub_30_I32/A[13] (samul_v2_DW01_sub_0)                  0.00      14.01 f
  sub_30_I32/DIFF[13] (samul_v2_DW01_sub_0)               0.00      14.01 f
  U281/Q (MUX21X1)                                        0.62      14.63 f
  result[13] (out)                                        1.84      16.47 f
  data arrival time                                                 16.47
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/CO (FADDX1)            0.34       9.01 f
  add_13_root_add_32_I31_aco/U1_12/S (FADDX1)             0.31       9.32 r
  add_13_root_add_32_I31_aco/SUM[12] (samul_v2_DW01_add_13)
                                                          0.00       9.32 r
  add_6_root_add_32_I31_aco/B[12] (samul_v2_DW01_add_6)
                                                          0.00       9.32 r
  add_6_root_add_32_I31_aco/U1_12/S (FADDX1)              2.26      11.59 r
  add_6_root_add_32_I31_aco/SUM[12] (samul_v2_DW01_add_6)
                                                          0.00      11.59 r
  add_2_root_add_32_I31_aco/A[12] (samul_v2_DW01_add_2)
                                                          0.00      11.59 r
  add_2_root_add_32_I31_aco/U1_12/S (FADDX1)              2.08      13.66 f
  add_2_root_add_32_I31_aco/SUM[12] (samul_v2_DW01_add_2)
                                                          0.00      13.66 f
  add_0_root_add_32_I31_aco/A[12] (samul_v2_DW01_add_0)
                                                          0.00      13.66 f
  add_0_root_add_32_I31_aco/SUM[12] (samul_v2_DW01_add_0)
                                                          0.00      13.66 f
  sub_30_I32/A[12] (samul_v2_DW01_sub_0)                  0.00      13.66 f
  sub_30_I32/DIFF[12] (samul_v2_DW01_sub_0)               0.00      13.66 f
  U282/Q (MUX21X1)                                        0.62      14.29 f
  result[12] (out)                                        1.84      16.13 f
  data arrival time                                                 16.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/CO (FADDX1)            0.34       8.67 f
  add_13_root_add_32_I31_aco/U1_11/S (FADDX1)             0.31       8.98 r
  add_13_root_add_32_I31_aco/SUM[11] (samul_v2_DW01_add_13)
                                                          0.00       8.98 r
  add_6_root_add_32_I31_aco/B[11] (samul_v2_DW01_add_6)
                                                          0.00       8.98 r
  add_6_root_add_32_I31_aco/U1_11/S (FADDX1)              2.26      11.25 r
  add_6_root_add_32_I31_aco/SUM[11] (samul_v2_DW01_add_6)
                                                          0.00      11.25 r
  add_2_root_add_32_I31_aco/A[11] (samul_v2_DW01_add_2)
                                                          0.00      11.25 r
  add_2_root_add_32_I31_aco/U1_11/S (FADDX1)              2.08      13.32 f
  add_2_root_add_32_I31_aco/SUM[11] (samul_v2_DW01_add_2)
                                                          0.00      13.32 f
  add_0_root_add_32_I31_aco/A[11] (samul_v2_DW01_add_0)
                                                          0.00      13.32 f
  add_0_root_add_32_I31_aco/SUM[11] (samul_v2_DW01_add_0)
                                                          0.00      13.32 f
  sub_30_I32/A[11] (samul_v2_DW01_sub_0)                  0.00      13.32 f
  sub_30_I32/DIFF[11] (samul_v2_DW01_sub_0)               0.00      13.32 f
  U283/Q (MUX21X1)                                        0.62      13.95 f
  result[11] (out)                                        1.84      15.79 f
  data arrival time                                                 15.79
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/CO (FADDX1)             0.34       8.33 f
  add_13_root_add_32_I31_aco/U1_10/S (FADDX1)             0.31       8.64 r
  add_13_root_add_32_I31_aco/SUM[10] (samul_v2_DW01_add_13)
                                                          0.00       8.64 r
  add_6_root_add_32_I31_aco/B[10] (samul_v2_DW01_add_6)
                                                          0.00       8.64 r
  add_6_root_add_32_I31_aco/U1_10/S (FADDX1)              2.26      10.90 r
  add_6_root_add_32_I31_aco/SUM[10] (samul_v2_DW01_add_6)
                                                          0.00      10.90 r
  add_2_root_add_32_I31_aco/A[10] (samul_v2_DW01_add_2)
                                                          0.00      10.90 r
  add_2_root_add_32_I31_aco/U1_10/S (FADDX1)              2.08      12.98 f
  add_2_root_add_32_I31_aco/SUM[10] (samul_v2_DW01_add_2)
                                                          0.00      12.98 f
  add_0_root_add_32_I31_aco/A[10] (samul_v2_DW01_add_0)
                                                          0.00      12.98 f
  add_0_root_add_32_I31_aco/SUM[10] (samul_v2_DW01_add_0)
                                                          0.00      12.98 f
  sub_30_I32/A[10] (samul_v2_DW01_sub_0)                  0.00      12.98 f
  sub_30_I32/DIFF[10] (samul_v2_DW01_sub_0)               0.00      12.98 f
  U284/Q (MUX21X1)                                        0.62      13.60 f
  result[10] (out)                                        1.84      15.45 f
  data arrival time                                                 15.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/CO (FADDX1)             0.34       7.99 f
  add_13_root_add_32_I31_aco/U1_9/S (FADDX1)              0.31       8.30 r
  add_13_root_add_32_I31_aco/SUM[9] (samul_v2_DW01_add_13)
                                                          0.00       8.30 r
  add_6_root_add_32_I31_aco/B[9] (samul_v2_DW01_add_6)
                                                          0.00       8.30 r
  add_6_root_add_32_I31_aco/U1_9/S (FADDX1)               2.26      10.56 r
  add_6_root_add_32_I31_aco/SUM[9] (samul_v2_DW01_add_6)
                                                          0.00      10.56 r
  add_2_root_add_32_I31_aco/A[9] (samul_v2_DW01_add_2)
                                                          0.00      10.56 r
  add_2_root_add_32_I31_aco/U1_9/S (FADDX1)               2.08      12.64 f
  add_2_root_add_32_I31_aco/SUM[9] (samul_v2_DW01_add_2)
                                                          0.00      12.64 f
  add_0_root_add_32_I31_aco/A[9] (samul_v2_DW01_add_0)
                                                          0.00      12.64 f
  add_0_root_add_32_I31_aco/SUM[9] (samul_v2_DW01_add_0)
                                                          0.00      12.64 f
  sub_30_I32/A[9] (samul_v2_DW01_sub_0)                   0.00      12.64 f
  sub_30_I32/DIFF[9] (samul_v2_DW01_sub_0)                0.00      12.64 f
  U222/Q (MUX21X1)                                        0.62      13.26 f
  result[9] (out)                                         1.84      15.11 f
  data arrival time                                                 15.11
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht
  samul_v2_DW01_add_13
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.38       4.98 f
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.98 f
  add_13_root_add_32_I31_aco/U1_5/CO (FADDX1)             1.99       6.97 f
  add_13_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.34       7.31 f
  add_13_root_add_32_I31_aco/U1_7/CO (FADDX1)             0.34       7.65 f
  add_13_root_add_32_I31_aco/U1_8/S (FADDX1)              0.31       7.96 r
  add_13_root_add_32_I31_aco/SUM[8] (samul_v2_DW01_add_13)
                                                          0.00       7.96 r
  add_6_root_add_32_I31_aco/B[8] (samul_v2_DW01_add_6)
                                                          0.00       7.96 r
  add_6_root_add_32_I31_aco/U1_8/S (FADDX1)               2.26      10.22 r
  add_6_root_add_32_I31_aco/SUM[8] (samul_v2_DW01_add_6)
                                                          0.00      10.22 r
  add_2_root_add_32_I31_aco/A[8] (samul_v2_DW01_add_2)
                                                          0.00      10.22 r
  add_2_root_add_32_I31_aco/U1_8/S (FADDX1)               2.08      12.30 f
  add_2_root_add_32_I31_aco/SUM[8] (samul_v2_DW01_add_2)
                                                          0.00      12.30 f
  add_0_root_add_32_I31_aco/A[8] (samul_v2_DW01_add_0)
                                                          0.00      12.30 f
  add_0_root_add_32_I31_aco/SUM[8] (samul_v2_DW01_add_0)
                                                          0.00      12.30 f
  sub_30_I32/A[8] (samul_v2_DW01_sub_0)                   0.00      12.30 f
  sub_30_I32/DIFF[8] (samul_v2_DW01_sub_0)                0.00      12.30 f
  U223/Q (MUX21X1)                                        0.62      12.92 f
  result[8] (out)                                         1.84      14.77 f
  data arrival time                                                 14.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.33       4.93 r
  add_28_root_add_32_I31_aco/U1_6/CO (FADDX1)             0.33       5.26 r
  add_28_root_add_32_I31_aco/U1_7/S (FADDX1)              0.32       5.58 r
  add_28_root_add_32_I31_aco/SUM[7] (samul_v2_DW01_add_28)
                                                          0.00       5.58 r
  add_13_root_add_32_I31_aco/A[7] (samul_v2_DW01_add_13)
                                                          0.00       5.58 r
  add_13_root_add_32_I31_aco/U1_7/S (FADDX1)              2.05       7.63 r
  add_13_root_add_32_I31_aco/SUM[7] (samul_v2_DW01_add_13)
                                                          0.00       7.63 r
  add_6_root_add_32_I31_aco/B[7] (samul_v2_DW01_add_6)
                                                          0.00       7.63 r
  add_6_root_add_32_I31_aco/U1_7/S (FADDX1)               2.26       9.89 r
  add_6_root_add_32_I31_aco/SUM[7] (samul_v2_DW01_add_6)
                                                          0.00       9.89 r
  add_2_root_add_32_I31_aco/A[7] (samul_v2_DW01_add_2)
                                                          0.00       9.89 r
  add_2_root_add_32_I31_aco/U1_7/S (FADDX1)               2.08      11.97 f
  add_2_root_add_32_I31_aco/SUM[7] (samul_v2_DW01_add_2)
                                                          0.00      11.97 f
  add_0_root_add_32_I31_aco/A[7] (samul_v2_DW01_add_0)
                                                          0.00      11.97 f
  add_0_root_add_32_I31_aco/SUM[7] (samul_v2_DW01_add_0)
                                                          0.00      11.97 f
  sub_30_I32/A[7] (samul_v2_DW01_sub_0)                   0.00      11.97 f
  sub_30_I32/DIFF[7] (samul_v2_DW01_sub_0)                0.00      11.97 f
  U224/Q (MUX21X1)                                        0.62      12.59 f
  result[7] (out)                                         1.84      14.43 f
  data arrival time                                                 14.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/CO (FADDX1)             0.33       4.93 r
  add_28_root_add_32_I31_aco/U1_6/S (FADDX1)              0.32       5.25 r
  add_28_root_add_32_I31_aco/SUM[6] (samul_v2_DW01_add_28)
                                                          0.00       5.25 r
  add_13_root_add_32_I31_aco/A[6] (samul_v2_DW01_add_13)
                                                          0.00       5.25 r
  add_13_root_add_32_I31_aco/U1_6/S (FADDX1)              2.05       7.29 r
  add_13_root_add_32_I31_aco/SUM[6] (samul_v2_DW01_add_13)
                                                          0.00       7.29 r
  add_6_root_add_32_I31_aco/B[6] (samul_v2_DW01_add_6)
                                                          0.00       7.29 r
  add_6_root_add_32_I31_aco/U1_6/S (FADDX1)               2.31       9.60 f
  add_6_root_add_32_I31_aco/SUM[6] (samul_v2_DW01_add_6)
                                                          0.00       9.60 f
  add_2_root_add_32_I31_aco/A[6] (samul_v2_DW01_add_2)
                                                          0.00       9.60 f
  add_2_root_add_32_I31_aco/U2/Q (XOR2X1)                 0.82      10.43 r
  add_2_root_add_32_I31_aco/SUM[6] (samul_v2_DW01_add_2)
                                                          0.00      10.43 r
  add_0_root_add_32_I31_aco/A[6] (samul_v2_DW01_add_0)
                                                          0.00      10.43 r
  add_0_root_add_32_I31_aco/SUM[6] (samul_v2_DW01_add_0)
                                                          0.00      10.43 r
  sub_30_I32/A[6] (samul_v2_DW01_sub_0)                   0.00      10.43 r
  sub_30_I32/DIFF[6] (samul_v2_DW01_sub_0)                0.00      10.43 r
  U225/Q (MUX21X1)                                        0.66      11.08 r
  result[6] (out)                                         1.84      12.93 r
  data arrival time                                                 12.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_28
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/CO (FADDX1)             2.25       4.60 r
  add_28_root_add_32_I31_aco/U1_5/S (FADDX1)              0.32       4.91 r
  add_28_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_28)
                                                          0.00       4.91 r
  add_13_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_13)
                                                          0.00       4.91 r
  add_13_root_add_32_I31_aco/U1_5/S (FADDX1)              2.05       6.96 r
  add_13_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_13)
                                                          0.00       6.96 r
  add_6_root_add_32_I31_aco/B[5] (samul_v2_DW01_add_6)
                                                          0.00       6.96 r
  add_6_root_add_32_I31_aco/U1_5/S (FADDX1)               2.31       9.27 f
  add_6_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_6)
                                                          0.00       9.27 f
  add_2_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_2)
                                                          0.00       9.27 f
  add_2_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_2)
                                                          0.00       9.27 f
  add_0_root_add_32_I31_aco/A[5] (samul_v2_DW01_add_0)
                                                          0.00       9.27 f
  add_0_root_add_32_I31_aco/SUM[5] (samul_v2_DW01_add_0)
                                                          0.00       9.27 f
  sub_30_I32/A[5] (samul_v2_DW01_sub_0)                   0.00       9.27 f
  sub_30_I32/DIFF[5] (samul_v2_DW01_sub_0)                0.00       9.27 f
  U230/Q (MUX21X1)                                        0.62       9.89 f
  result[5] (out)                                         1.84      11.74 f
  data arrival time                                                 11.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[3] (input port)
  Endpoint: result[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[3] (in)                                               0.00       0.20 r
  mult_add_32_I4_aco/B[0] (samul_v2_DW02_mult_27)         0.00       0.20 r
  mult_add_32_I4_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I4_aco/PRODUCT[4] (samul_v2_DW02_mult_27)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_28)
                                                          0.00       2.34 r
  add_28_root_add_32_I31_aco/U1_4/S (FADDX1)              2.31       4.65 f
  add_28_root_add_32_I31_aco/SUM[4] (samul_v2_DW01_add_28)
                                                          0.00       4.65 f
  add_13_root_add_32_I31_aco/A[4] (samul_v2_DW01_add_13)
                                                          0.00       4.65 f
  add_13_root_add_32_I31_aco/U2/Q (XOR2X1)                0.84       5.50 r
  add_13_root_add_32_I31_aco/SUM[4] (samul_v2_DW01_add_13)
                                                          0.00       5.50 r
  add_6_root_add_32_I31_aco/B[4] (samul_v2_DW01_add_6)
                                                          0.00       5.50 r
  add_6_root_add_32_I31_aco/U1_4/S (FADDX1)               2.31       7.80 f
  add_6_root_add_32_I31_aco/SUM[4] (samul_v2_DW01_add_6)
                                                          0.00       7.80 f
  add_2_root_add_32_I31_aco/A[4] (samul_v2_DW01_add_2)
                                                          0.00       7.80 f
  add_2_root_add_32_I31_aco/SUM[4] (samul_v2_DW01_add_2)
                                                          0.00       7.80 f
  add_0_root_add_32_I31_aco/A[4] (samul_v2_DW01_add_0)
                                                          0.00       7.80 f
  add_0_root_add_32_I31_aco/SUM[4] (samul_v2_DW01_add_0)
                                                          0.00       7.80 f
  sub_30_I32/A[4] (samul_v2_DW01_sub_0)                   0.00       7.80 f
  sub_30_I32/DIFF[4] (samul_v2_DW01_sub_0)                0.00       7.80 f
  U241/Q (MUX21X1)                                        0.62       8.43 f
  result[4] (out)                                         1.84      10.27 f
  data arrival time                                                 10.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht
  samul_v2_DW01_add_29
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[1] (in)                                               0.00       0.20 r
  mult_add_32_I2_aco/B[0] (samul_v2_DW02_mult_29)         0.00       0.20 r
  mult_add_32_I2_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I2_aco/PRODUCT[2] (samul_v2_DW02_mult_29)
                                                          0.00       2.34 r
  add_29_root_add_32_I31_aco/B[2] (samul_v2_DW01_add_29)
                                                          0.00       2.34 r
  add_29_root_add_32_I31_aco/U1_2/CO (FADDX1)             2.25       4.60 r
  add_29_root_add_32_I31_aco/U1_3/S (FADDX1)              0.32       4.91 r
  add_29_root_add_32_I31_aco/SUM[3] (samul_v2_DW01_add_29)
                                                          0.00       4.91 r
  add_14_root_add_32_I31_aco/B[3] (samul_v2_DW01_add_14)
                                                          0.00       4.91 r
  add_14_root_add_32_I31_aco/SUM[3] (samul_v2_DW01_add_14)
                                                          0.00       4.91 r
  add_6_root_add_32_I31_aco/A[3] (samul_v2_DW01_add_6)
                                                          0.00       4.91 r
  add_6_root_add_32_I31_aco/U1_3/S (FADDX1)               2.08       6.99 f
  add_6_root_add_32_I31_aco/SUM[3] (samul_v2_DW01_add_6)
                                                          0.00       6.99 f
  add_2_root_add_32_I31_aco/A[3] (samul_v2_DW01_add_2)
                                                          0.00       6.99 f
  add_2_root_add_32_I31_aco/SUM[3] (samul_v2_DW01_add_2)
                                                          0.00       6.99 f
  add_0_root_add_32_I31_aco/A[3] (samul_v2_DW01_add_0)
                                                          0.00       6.99 f
  add_0_root_add_32_I31_aco/SUM[3] (samul_v2_DW01_add_0)
                                                          0.00       6.99 f
  sub_30_I32/A[3] (samul_v2_DW01_sub_0)                   0.00       6.99 f
  sub_30_I32/DIFF[3] (samul_v2_DW01_sub_0)                0.00       6.99 f
  U252/Q (MUX21X1)                                        0.62       7.61 f
  result[3] (out)                                         1.84       9.46 f
  data arrival time                                                  9.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: result[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[1] (in)                                               0.00       0.20 r
  mult_add_32_I2_aco/B[0] (samul_v2_DW02_mult_29)         0.00       0.20 r
  mult_add_32_I2_aco/U2/Q (AND2X1)                        2.14       2.34 r
  mult_add_32_I2_aco/PRODUCT[2] (samul_v2_DW02_mult_29)
                                                          0.00       2.34 r
  add_29_root_add_32_I31_aco/B[2] (samul_v2_DW01_add_29)
                                                          0.00       2.34 r
  add_29_root_add_32_I31_aco/U1_2/S (FADDX1)              2.31       4.65 f
  add_29_root_add_32_I31_aco/SUM[2] (samul_v2_DW01_add_29)
                                                          0.00       4.65 f
  add_14_root_add_32_I31_aco/B[2] (samul_v2_DW01_add_14)
                                                          0.00       4.65 f
  add_14_root_add_32_I31_aco/SUM[2] (samul_v2_DW01_add_14)
                                                          0.00       4.65 f
  add_6_root_add_32_I31_aco/A[2] (samul_v2_DW01_add_6)
                                                          0.00       4.65 f
  add_6_root_add_32_I31_aco/U2/Q (XOR2X1)                 0.82       5.47 r
  add_6_root_add_32_I31_aco/SUM[2] (samul_v2_DW01_add_6)
                                                          0.00       5.47 r
  add_2_root_add_32_I31_aco/A[2] (samul_v2_DW01_add_2)
                                                          0.00       5.47 r
  add_2_root_add_32_I31_aco/SUM[2] (samul_v2_DW01_add_2)
                                                          0.00       5.47 r
  add_0_root_add_32_I31_aco/A[2] (samul_v2_DW01_add_0)
                                                          0.00       5.47 r
  add_0_root_add_32_I31_aco/SUM[2] (samul_v2_DW01_add_0)
                                                          0.00       5.47 r
  sub_30_I32/A[2] (samul_v2_DW01_sub_0)                   0.00       5.47 r
  sub_30_I32/DIFF[2] (samul_v2_DW01_sub_0)                0.00       5.47 r
  U263/Q (MUX21X1)                                        0.66       6.13 r
  result[2] (out)                                         1.84       7.97 r
  data arrival time                                                  7.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[31] (input port)
  Endpoint: result[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  b[31] (in)                               0.00       0.20 r
  U274/Q (MUX21X1)                         5.44       5.64 f
  result[1] (out)                          1.84       7.49 f
  data arrival time                                   7.49
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[31] (input port)
  Endpoint: result[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  samul_v2           70000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  b[31] (in)                               0.00       0.20 r
  U285/Q (MUX21X1)                         5.44       5.64 f
  result[0] (out)                          1.84       7.49 f
  data arrival time                                   7.49
  -----------------------------------------------------------
  (Path is unconstrained)


1
