# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# A bookmarks file was found in the current directory with 1 bookmark
# Bookmark(s) were restored for window "Wave"
# do Project_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:52 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/imem_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/imem_controller.v 
# -- Compiling module imem_controller
# 
# Top level modules:
# 	imem_controller
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/dmem_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/dmem_controller.v 
# -- Compiling module dmem_controller
# 
# Top level modules:
# 	dmem_controller
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_WI.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_WI.v 
# -- Compiling module Reg_module_WI
# 
# Top level modules:
# 	Reg_module_WI
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_W.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_W.v 
# -- Compiling module Reg_module_W
# 
# Top level modules:
# 	Reg_module_W
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_RW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_RW.v 
# -- Compiling module Reg_module_RW
# 
# Top level modules:
# 	Reg_module_RW
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_RI.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_RI.v 
# -- Compiling module Reg_module_RI
# 
# Top level modules:
# 	Reg_module_RI
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/proc_param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/proc_param.v 
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/mux_3to1_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/mux_3to1_8bit.v 
# -- Compiling module mux_3to1_8bit
# 
# Top level modules:
# 	mux_3to1_8bit
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/cu_param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/cu_param.v 
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Comp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Comp.v 
# -- Compiling module Comp
# 
# Top level modules:
# 	Comp
# End time: 22:28:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Bus_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:53 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Bus_mux.v 
# -- Compiling module Bus_mux
# 
# Top level modules:
# 	Bus_mux
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/AR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:54 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/AR.v 
# -- Compiling module AR
# 
# Top level modules:
# 	AR
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:54 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Alu.v 
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:54 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:54 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:54 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/controlunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:54 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/controlunit.v 
# -- Compiling module controlunit
# 
# Top level modules:
# 	controlunit
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Academic/ACA/SEM5\ TRONIC\ ACA/SEMESTER\ 5/CSD/FPGA/00\ -\ Git/fpga-quartus/8_CORE/MULTI_CORE_edit {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:54 on Jul 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit" D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 22:28:54 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 22:28:54 on Jul 04,2021
# Loading work.processor_tb
# Loading work.processor
# Loading work.ins_mem
# Loading work.data_mem
# Loading work.imem_controller
# Loading work.dmem_controller
# Loading work.core
# Loading work.PC
# Loading work.Reg_module_W
# Loading work.AR
# Loading work.Reg_module_RW
# Loading work.Reg_module_RI
# Loading work.Reg_module_WI
# Loading work.Alu
# Loading work.mux_3to1_8bit
# Loading work.Comp
# Loading work.Bus_mux
# Loading work.controlunit
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 1 bookmark
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: User  Hostname: LAPTOP-ATP98  ProcessID: 89616
#           Attempting to use alternate WLF file "./wlft6z8t7k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6z8t7k
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97060 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
add wave -position end  sim:/processor_tb/proc/CORE_0/RT_OUT
add wave -position end  sim:/processor_tb/proc/CORE_1/RT_OUT
add wave -position end  sim:/processor_tb/proc/CORE_2/RT_OUT
add wave -position end  sim:/processor_tb/proc/CORE_3/RT_OUT
add wave -position end  sim:/processor_tb/proc/CORE_4/RT_OUT
add wave -position end  sim:/processor_tb/proc/CORE_5/RT_OUT
add wave -position end  sim:/processor_tb/proc/CORE_6/RT_OUT
add wave -position end  sim:/processor_tb/proc/CORE_7/RT_OUT
restart
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97060 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_1
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_2
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_3
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_4
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_5
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_6
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_7
add wave -position end  sim:/processor_tb/proc/dmem_c/DR_8
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_1
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_2
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_3
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_4
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_5
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_6
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_7
add wave -position end  sim:/processor_tb/proc/dmem_c/AR_8
restart
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97060 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:08 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:25:08 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:08 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 23:25:08 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.ins_mem
# Loading work.data_mem
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97060 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:33 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:26:33 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.data_mem
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97060 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:23 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:33:23 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:23 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 23:33:23 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.ins_mem
# Loading work.data_mem
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97120 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:26 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:37:26 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:26 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 23:37:26 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.ins_mem
# Loading work.data_mem
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97100 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:35 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:39:35 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:35 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 23:39:36 on Jul 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.ins_mem
# Loading work.data_mem
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 97020 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:53 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:41:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:53 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 23:41:53 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.ins_mem
# Loading work.data_mem
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 138600 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:11 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 23:48:13 on Jul 04,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:13 on Jul 04,2021
# vlog -reportprogress 300 -work work D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v 
# -- Compiling module ins_mem
# 
# Top level modules:
# 	ins_mem
# End time: 23:48:13 on Jul 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.ins_mem
# Loading work.data_mem
run
# ** Note: $stop    : D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v(18)
#    Time: 228920 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor_tb.v line 18
# End time: 00:04:52 on Jul 05,2021, Elapsed time: 1:35:58
# Errors: 0, Warnings: 2
