Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Oct 21 09:19:04 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  4537 |       |     23040 | 19.69 |
|   SLR1 -> SLR2                   |  2352 |       |           | 10.21 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   529 |     1 |           |       |
|   SLR2 -> SLR1                   |  2185 |       |           |  9.48 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   681 |     0 |           |       |
| SLR1 <-> SLR0                    | 12580 |       |     23040 | 54.60 |
|   SLR0 -> SLR1                   |  5724 |       |           | 24.84 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   583 |    55 |           |       |
|   SLR1 -> SLR0                   |  6856 |       |           | 29.76 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   741 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 17117 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2050 |  135 |
| SLR1      | 2248 |    0 | 6721 |
| SLR0      |  104 | 5620 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  45907 |  15100 |  7866 |  83.53 |  27.96 |  14.57 |
|   CLBL                     |  23808 |   7747 |  4060 |  81.31 |  26.46 |  13.87 |
|   CLBM                     |  22099 |   7353 |  3806 |  86.06 |  29.75 |  15.40 |
| CLB LUTs                   | 169504 |  71891 | 33862 |  38.55 |  16.64 |   7.84 |
|   LUT as Logic             | 110922 |  61776 | 31044 |  25.23 |  14.30 |   7.19 |
|     using O5 output only   |   3037 |    459 |   934 |   0.69 |   0.11 |   0.22 |
|     using O6 output only   |  66937 |  45599 | 18948 |  15.22 |  10.56 |   4.39 |
|     using O5 and O6        |  40948 |  15718 | 11162 |   9.31 |   3.64 |   2.58 |
|   LUT as Memory            |  58582 |  10115 |  2818 |  28.52 |   5.11 |   1.42 |
|     LUT as Distributed RAM |  37086 |   3837 |   936 |  18.05 |   1.94 |   0.47 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     84 |    215 |    80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  37002 |   3622 |   856 |  18.01 |   1.83 |   0.43 |
|     LUT as Shift Register  |  21496 |   6278 |  1882 |  10.46 |   3.17 |   0.95 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  13438 |   3902 |  1752 |   6.54 |   1.97 |   0.89 |
|       using O5 and O6      |   8058 |   2376 |   130 |   3.92 |   1.20 |   0.07 |
| CLB Registers              | 340289 | 100228 | 60351 |  38.70 |  11.60 |   6.99 |
| CARRY8                     |   3230 |   1299 |   299 |   5.88 |   2.41 |   0.55 |
| F7 Muxes                   |   5095 |   2063 |  1316 |   2.32 |   0.96 |   0.61 |
| F8 Muxes                   |   1408 |    605 |    47 |   1.28 |   0.56 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  565.5 |  264.5 |    94 |  84.15 |  39.36 |  13.99 |
|   RAMB36/FIFO              |    564 |    264 |    92 |  83.93 |  39.29 |  13.69 |
|     RAMB36E2 only          |    564 |    264 |    92 |  83.93 |  39.29 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    600 |    200 |     4 |  20.83 |   6.51 |   0.13 |
| Unique Control Sets        |   7999 |   2524 |  2609 |   7.28 |   2.34 |   2.42 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


