--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ULA.twx ULA.ncd -o ULA.twr ULA.pcf

Design file:              ULA.ncd
Physical constraint file: ULA.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
------------------+---------------+---------+
Source Pad        |Destination Pad|  Delay  |
------------------+---------------+---------+
MUX_CONTROLADOR<0>|Cout           |    7.621|
MUX_CONTROLADOR<0>|OV             |    7.472|
MUX_CONTROLADOR<0>|SAIDA<0>       |    7.120|
MUX_CONTROLADOR<0>|SAIDA<1>       |    8.217|
MUX_CONTROLADOR<0>|SAIDA<2>       |    7.384|
MUX_CONTROLADOR<0>|SAIDA<3>       |    7.635|
MUX_CONTROLADOR<1>|Cout           |    8.716|
MUX_CONTROLADOR<1>|OV             |    7.999|
MUX_CONTROLADOR<1>|SAIDA<0>       |    7.307|
MUX_CONTROLADOR<1>|SAIDA<1>       |    7.336|
MUX_CONTROLADOR<1>|SAIDA<2>       |    7.628|
MUX_CONTROLADOR<1>|SAIDA<3>       |    7.002|
MUX_CONTROLADOR<2>|Cout           |    7.706|
MUX_CONTROLADOR<2>|OV             |    8.111|
MUX_CONTROLADOR<2>|SAIDA<0>       |    7.293|
MUX_CONTROLADOR<2>|SAIDA<1>       |    7.058|
MUX_CONTROLADOR<2>|SAIDA<2>       |    7.382|
MUX_CONTROLADOR<2>|SAIDA<3>       |    6.798|
entradaX<0>       |Cout           |   10.777|
entradaX<0>       |OV             |    9.529|
entradaX<0>       |SAIDA<0>       |    6.911|
entradaX<0>       |SAIDA<1>       |    8.465|
entradaX<0>       |SAIDA<2>       |    8.918|
entradaX<0>       |SAIDA<3>       |   10.382|
entradaX<1>       |Cout           |   10.537|
entradaX<1>       |OV             |    9.289|
entradaX<1>       |SAIDA<1>       |    8.758|
entradaX<1>       |SAIDA<2>       |    9.276|
entradaX<1>       |SAIDA<3>       |   10.108|
entradaX<2>       |Cout           |    9.563|
entradaX<2>       |OV             |    8.591|
entradaX<2>       |SAIDA<2>       |    8.709|
entradaX<2>       |SAIDA<3>       |    9.662|
entradaX<3>       |Cout           |    7.916|
entradaX<3>       |OV             |    6.930|
entradaX<3>       |SAIDA<3>       |    8.793|
entradaY<0>       |Cout           |   10.420|
entradaY<0>       |OV             |    9.172|
entradaY<0>       |SAIDA<0>       |    7.140|
entradaY<0>       |SAIDA<1>       |    8.479|
entradaY<0>       |SAIDA<2>       |    8.998|
entradaY<0>       |SAIDA<3>       |    9.987|
entradaY<1>       |Cout           |    9.945|
entradaY<1>       |OV             |    8.697|
entradaY<1>       |SAIDA<1>       |    8.821|
entradaY<1>       |SAIDA<2>       |    9.376|
entradaY<1>       |SAIDA<3>       |   10.056|
entradaY<2>       |Cout           |    9.061|
entradaY<2>       |OV             |    7.813|
entradaY<2>       |SAIDA<2>       |    8.091|
entradaY<2>       |SAIDA<3>       |   10.072|
entradaY<3>       |Cout           |    9.249|
entradaY<3>       |OV             |    8.011|
entradaY<3>       |SAIDA<3>       |    9.600|
------------------+---------------+---------+


Analysis completed Fri Sep 28 13:37:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



