<profile>

<section name = "Vivado HLS Report for 'compute'" level="0">
<item name = "Date">Mon Jan 30 22:57:56 2017
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">FPGAs-for-Accelerating-the-Phylogenetic-Likelihood-Function</item>
<item name = "Solution">verilog-solution</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.18, 0.12</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">1, ?, 1, -, -, 1 ~ ?, no</column>
<column name=" + Loop 2.2">?, ?, ?, -, -, ?, no</column>
<column name="  ++ Loop 2.2.1">?, ?, 23, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
