#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* USB_arb_int */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 7u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_bus_reset */
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 7u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_Dm */
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7u
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7u
#define USB_Dm__SLW CYREG_PRT15_SLW

/* USB_Dp */
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6u
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6u
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USB_dp_int */
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 7u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_0 */
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 7u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_1 */
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x100u
#define USB_ep_1__INTC_NUMBER 8u
#define USB_ep_1__INTC_PRIOR_NUM 7u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_2 */
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x200u
#define USB_ep_2__INTC_NUMBER 9u
#define USB_ep_2__INTC_PRIOR_NUM 7u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_sof_int */
#define USB_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_sof_int__INTC_MASK 0x200000u
#define USB_sof_int__INTC_NUMBER 21u
#define USB_sof_int__INTC_PRIOR_NUM 7u
#define USB_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_USB */
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Tx_1__0__MASK 0x01u
#define Tx_1__0__PC CYREG_PRT3_PC0
#define Tx_1__0__PORT 3u
#define Tx_1__0__SHIFT 0u
#define Tx_1__AG CYREG_PRT3_AG
#define Tx_1__AMUX CYREG_PRT3_AMUX
#define Tx_1__BIE CYREG_PRT3_BIE
#define Tx_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_1__BYP CYREG_PRT3_BYP
#define Tx_1__CTL CYREG_PRT3_CTL
#define Tx_1__DM0 CYREG_PRT3_DM0
#define Tx_1__DM1 CYREG_PRT3_DM1
#define Tx_1__DM2 CYREG_PRT3_DM2
#define Tx_1__DR CYREG_PRT3_DR
#define Tx_1__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_1__MASK 0x01u
#define Tx_1__PORT 3u
#define Tx_1__PRT CYREG_PRT3_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_1__PS CYREG_PRT3_PS
#define Tx_1__SHIFT 0u
#define Tx_1__SLW CYREG_PRT3_SLW

/* UART_BUART */
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x400u
#define isr_1__INTC_NUMBER 10u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIC_IN */
#define MIC_IN__0__INTTYPE CYREG_PICU2_INTTYPE6
#define MIC_IN__0__MASK 0x40u
#define MIC_IN__0__PC CYREG_PRT2_PC6
#define MIC_IN__0__PORT 2u
#define MIC_IN__0__SHIFT 6u
#define MIC_IN__AG CYREG_PRT2_AG
#define MIC_IN__AMUX CYREG_PRT2_AMUX
#define MIC_IN__BIE CYREG_PRT2_BIE
#define MIC_IN__BIT_MASK CYREG_PRT2_BIT_MASK
#define MIC_IN__BYP CYREG_PRT2_BYP
#define MIC_IN__CTL CYREG_PRT2_CTL
#define MIC_IN__DM0 CYREG_PRT2_DM0
#define MIC_IN__DM1 CYREG_PRT2_DM1
#define MIC_IN__DM2 CYREG_PRT2_DM2
#define MIC_IN__DR CYREG_PRT2_DR
#define MIC_IN__INP_DIS CYREG_PRT2_INP_DIS
#define MIC_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MIC_IN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MIC_IN__LCD_EN CYREG_PRT2_LCD_EN
#define MIC_IN__MASK 0x40u
#define MIC_IN__PORT 2u
#define MIC_IN__PRT CYREG_PRT2_PRT
#define MIC_IN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MIC_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MIC_IN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MIC_IN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MIC_IN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MIC_IN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MIC_IN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MIC_IN__PS CYREG_PRT2_PS
#define MIC_IN__SHIFT 6u
#define MIC_IN__SLW CYREG_PRT2_SLW

/* UI_ADC_bSAR_SEQ */
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define UI_ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define UI_ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define UI_ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define UI_ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define UI_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB09_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB09_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define UI_ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define UI_ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UI_ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UI_ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB09_MSK
#define UI_ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define UI_ADC_bSAR_SEQ_EOCSts__0__POS 0
#define UI_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UI_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UI_ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define UI_ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB08_MSK
#define UI_ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UI_ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB08_ST

/* UI_ADC_FinalBuf */
#define UI_ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define UI_ADC_FinalBuf__DRQ_NUMBER 0u
#define UI_ADC_FinalBuf__NUMBEROF_TDS 0u
#define UI_ADC_FinalBuf__PRIORITY 2u
#define UI_ADC_FinalBuf__TERMIN_EN 0u
#define UI_ADC_FinalBuf__TERMIN_SEL 0u
#define UI_ADC_FinalBuf__TERMOUT0_EN 1u
#define UI_ADC_FinalBuf__TERMOUT0_SEL 0u
#define UI_ADC_FinalBuf__TERMOUT1_EN 0u
#define UI_ADC_FinalBuf__TERMOUT1_SEL 0u

/* UI_ADC_IntClock */
#define UI_ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UI_ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UI_ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UI_ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UI_ADC_IntClock__INDEX 0x01u
#define UI_ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UI_ADC_IntClock__PM_ACT_MSK 0x02u
#define UI_ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UI_ADC_IntClock__PM_STBY_MSK 0x02u

/* UI_ADC_IRQ */
#define UI_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UI_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UI_ADC_IRQ__INTC_MASK 0x80u
#define UI_ADC_IRQ__INTC_NUMBER 7u
#define UI_ADC_IRQ__INTC_PRIOR_NUM 7u
#define UI_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define UI_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UI_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UI_ADC_SAR_ADC_SAR */
#define UI_ADC_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define UI_ADC_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define UI_ADC_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define UI_ADC_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define UI_ADC_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define UI_ADC_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define UI_ADC_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define UI_ADC_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define UI_ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define UI_ADC_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define UI_ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define UI_ADC_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define UI_ADC_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define UI_ADC_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define UI_ADC_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define UI_ADC_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define UI_ADC_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define UI_ADC_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define UI_ADC_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define UI_ADC_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* UI_ADC_TempBuf */
#define UI_ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define UI_ADC_TempBuf__DRQ_NUMBER 1u
#define UI_ADC_TempBuf__NUMBEROF_TDS 0u
#define UI_ADC_TempBuf__PRIORITY 2u
#define UI_ADC_TempBuf__TERMIN_EN 0u
#define UI_ADC_TempBuf__TERMIN_SEL 0u
#define UI_ADC_TempBuf__TERMOUT0_EN 1u
#define UI_ADC_TempBuf__TERMOUT0_SEL 1u
#define UI_ADC_TempBuf__TERMOUT1_EN 0u
#define UI_ADC_TempBuf__TERMOUT1_SEL 0u

/* UI_isr */
#define UI_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UI_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UI_isr__INTC_MASK 0x02u
#define UI_isr__INTC_NUMBER 1u
#define UI_isr__INTC_PRIOR_NUM 7u
#define UI_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UI_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UI_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* MIC_GND */
#define MIC_GND__0__INTTYPE CYREG_PICU2_INTTYPE5
#define MIC_GND__0__MASK 0x20u
#define MIC_GND__0__PC CYREG_PRT2_PC5
#define MIC_GND__0__PORT 2u
#define MIC_GND__0__SHIFT 5u
#define MIC_GND__AG CYREG_PRT2_AG
#define MIC_GND__AMUX CYREG_PRT2_AMUX
#define MIC_GND__BIE CYREG_PRT2_BIE
#define MIC_GND__BIT_MASK CYREG_PRT2_BIT_MASK
#define MIC_GND__BYP CYREG_PRT2_BYP
#define MIC_GND__CTL CYREG_PRT2_CTL
#define MIC_GND__DM0 CYREG_PRT2_DM0
#define MIC_GND__DM1 CYREG_PRT2_DM1
#define MIC_GND__DM2 CYREG_PRT2_DM2
#define MIC_GND__DR CYREG_PRT2_DR
#define MIC_GND__INP_DIS CYREG_PRT2_INP_DIS
#define MIC_GND__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MIC_GND__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MIC_GND__LCD_EN CYREG_PRT2_LCD_EN
#define MIC_GND__MASK 0x20u
#define MIC_GND__PORT 2u
#define MIC_GND__PRT CYREG_PRT2_PRT
#define MIC_GND__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MIC_GND__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MIC_GND__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MIC_GND__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MIC_GND__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MIC_GND__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MIC_GND__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MIC_GND__PS CYREG_PRT2_PS
#define MIC_GND__SHIFT 5u
#define MIC_GND__SLW CYREG_PRT2_SLW

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB10_A0
#define Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB10_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB10_D0
#define Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB10_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB10_F0
#define Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB10_F1

/* MIDI_IN1 */
#define MIDI_IN1__0__INTTYPE CYREG_PICU15_INTTYPE3
#define MIDI_IN1__0__MASK 0x08u
#define MIDI_IN1__0__PC CYREG_IO_PC_PRT15_PC3
#define MIDI_IN1__0__PORT 15u
#define MIDI_IN1__0__SHIFT 3u
#define MIDI_IN1__AG CYREG_PRT15_AG
#define MIDI_IN1__AMUX CYREG_PRT15_AMUX
#define MIDI_IN1__BIE CYREG_PRT15_BIE
#define MIDI_IN1__BIT_MASK CYREG_PRT15_BIT_MASK
#define MIDI_IN1__BYP CYREG_PRT15_BYP
#define MIDI_IN1__CTL CYREG_PRT15_CTL
#define MIDI_IN1__DM0 CYREG_PRT15_DM0
#define MIDI_IN1__DM1 CYREG_PRT15_DM1
#define MIDI_IN1__DM2 CYREG_PRT15_DM2
#define MIDI_IN1__DR CYREG_PRT15_DR
#define MIDI_IN1__INP_DIS CYREG_PRT15_INP_DIS
#define MIDI_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MIDI_IN1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MIDI_IN1__LCD_EN CYREG_PRT15_LCD_EN
#define MIDI_IN1__MASK 0x08u
#define MIDI_IN1__PORT 15u
#define MIDI_IN1__PRT CYREG_PRT15_PRT
#define MIDI_IN1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MIDI_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MIDI_IN1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MIDI_IN1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MIDI_IN1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MIDI_IN1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MIDI_IN1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MIDI_IN1__PS CYREG_PRT15_PS
#define MIDI_IN1__SHIFT 3u
#define MIDI_IN1__SLW CYREG_PRT15_SLW

/* MIDI_IN2 */
#define MIDI_IN2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define MIDI_IN2__0__MASK 0x04u
#define MIDI_IN2__0__PC CYREG_PRT12_PC2
#define MIDI_IN2__0__PORT 12u
#define MIDI_IN2__0__SHIFT 2u
#define MIDI_IN2__AG CYREG_PRT12_AG
#define MIDI_IN2__BIE CYREG_PRT12_BIE
#define MIDI_IN2__BIT_MASK CYREG_PRT12_BIT_MASK
#define MIDI_IN2__BYP CYREG_PRT12_BYP
#define MIDI_IN2__DM0 CYREG_PRT12_DM0
#define MIDI_IN2__DM1 CYREG_PRT12_DM1
#define MIDI_IN2__DM2 CYREG_PRT12_DM2
#define MIDI_IN2__DR CYREG_PRT12_DR
#define MIDI_IN2__INP_DIS CYREG_PRT12_INP_DIS
#define MIDI_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MIDI_IN2__MASK 0x04u
#define MIDI_IN2__PORT 12u
#define MIDI_IN2__PRT CYREG_PRT12_PRT
#define MIDI_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MIDI_IN2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MIDI_IN2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MIDI_IN2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MIDI_IN2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MIDI_IN2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MIDI_IN2__PS CYREG_PRT12_PS
#define MIDI_IN2__SHIFT 2u
#define MIDI_IN2__SIO_CFG CYREG_PRT12_SIO_CFG
#define MIDI_IN2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MIDI_IN2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MIDI_IN2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MIDI_IN2__SLW CYREG_PRT12_SLW

/* MIDI_PWR */
#define MIDI_PWR__0__INTTYPE CYREG_PICU0_INTTYPE4
#define MIDI_PWR__0__MASK 0x10u
#define MIDI_PWR__0__PC CYREG_PRT0_PC4
#define MIDI_PWR__0__PORT 0u
#define MIDI_PWR__0__SHIFT 4u
#define MIDI_PWR__AG CYREG_PRT0_AG
#define MIDI_PWR__AMUX CYREG_PRT0_AMUX
#define MIDI_PWR__BIE CYREG_PRT0_BIE
#define MIDI_PWR__BIT_MASK CYREG_PRT0_BIT_MASK
#define MIDI_PWR__BYP CYREG_PRT0_BYP
#define MIDI_PWR__CTL CYREG_PRT0_CTL
#define MIDI_PWR__DM0 CYREG_PRT0_DM0
#define MIDI_PWR__DM1 CYREG_PRT0_DM1
#define MIDI_PWR__DM2 CYREG_PRT0_DM2
#define MIDI_PWR__DR CYREG_PRT0_DR
#define MIDI_PWR__INP_DIS CYREG_PRT0_INP_DIS
#define MIDI_PWR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MIDI_PWR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MIDI_PWR__LCD_EN CYREG_PRT0_LCD_EN
#define MIDI_PWR__MASK 0x10u
#define MIDI_PWR__PORT 0u
#define MIDI_PWR__PRT CYREG_PRT0_PRT
#define MIDI_PWR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MIDI_PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MIDI_PWR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MIDI_PWR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MIDI_PWR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MIDI_PWR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MIDI_PWR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MIDI_PWR__PS CYREG_PRT0_PS
#define MIDI_PWR__SHIFT 4u
#define MIDI_PWR__SLW CYREG_PRT0_SLW

/* UI_TIMER_TimerHW */
#define UI_TIMER_TimerHW__CAP0 CYREG_TMR0_CAP0
#define UI_TIMER_TimerHW__CAP1 CYREG_TMR0_CAP1
#define UI_TIMER_TimerHW__CFG0 CYREG_TMR0_CFG0
#define UI_TIMER_TimerHW__CFG1 CYREG_TMR0_CFG1
#define UI_TIMER_TimerHW__CFG2 CYREG_TMR0_CFG2
#define UI_TIMER_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define UI_TIMER_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define UI_TIMER_TimerHW__PER0 CYREG_TMR0_PER0
#define UI_TIMER_TimerHW__PER1 CYREG_TMR0_PER1
#define UI_TIMER_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define UI_TIMER_TimerHW__PM_ACT_MSK 0x01u
#define UI_TIMER_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define UI_TIMER_TimerHW__PM_STBY_MSK 0x01u
#define UI_TIMER_TimerHW__RT0 CYREG_TMR0_RT0
#define UI_TIMER_TimerHW__RT1 CYREG_TMR0_RT1
#define UI_TIMER_TimerHW__SR0 CYREG_TMR0_SR0

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x04u
#define ADC_SAR_1_IRQ__INTC_NUMBER 2u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* MIDI_OUT1 */
#define MIDI_OUT1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define MIDI_OUT1__0__MASK 0x02u
#define MIDI_OUT1__0__PC CYREG_PRT0_PC1
#define MIDI_OUT1__0__PORT 0u
#define MIDI_OUT1__0__SHIFT 1u
#define MIDI_OUT1__AG CYREG_PRT0_AG
#define MIDI_OUT1__AMUX CYREG_PRT0_AMUX
#define MIDI_OUT1__BIE CYREG_PRT0_BIE
#define MIDI_OUT1__BIT_MASK CYREG_PRT0_BIT_MASK
#define MIDI_OUT1__BYP CYREG_PRT0_BYP
#define MIDI_OUT1__CTL CYREG_PRT0_CTL
#define MIDI_OUT1__DM0 CYREG_PRT0_DM0
#define MIDI_OUT1__DM1 CYREG_PRT0_DM1
#define MIDI_OUT1__DM2 CYREG_PRT0_DM2
#define MIDI_OUT1__DR CYREG_PRT0_DR
#define MIDI_OUT1__INP_DIS CYREG_PRT0_INP_DIS
#define MIDI_OUT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MIDI_OUT1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MIDI_OUT1__LCD_EN CYREG_PRT0_LCD_EN
#define MIDI_OUT1__MASK 0x02u
#define MIDI_OUT1__PORT 0u
#define MIDI_OUT1__PRT CYREG_PRT0_PRT
#define MIDI_OUT1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MIDI_OUT1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MIDI_OUT1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MIDI_OUT1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MIDI_OUT1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MIDI_OUT1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MIDI_OUT1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MIDI_OUT1__PS CYREG_PRT0_PS
#define MIDI_OUT1__SHIFT 1u
#define MIDI_OUT1__SLW CYREG_PRT0_SLW

/* MIDI_OUT2 */
#define MIDI_OUT2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define MIDI_OUT2__0__MASK 0x01u
#define MIDI_OUT2__0__PC CYREG_PRT0_PC0
#define MIDI_OUT2__0__PORT 0u
#define MIDI_OUT2__0__SHIFT 0u
#define MIDI_OUT2__AG CYREG_PRT0_AG
#define MIDI_OUT2__AMUX CYREG_PRT0_AMUX
#define MIDI_OUT2__BIE CYREG_PRT0_BIE
#define MIDI_OUT2__BIT_MASK CYREG_PRT0_BIT_MASK
#define MIDI_OUT2__BYP CYREG_PRT0_BYP
#define MIDI_OUT2__CTL CYREG_PRT0_CTL
#define MIDI_OUT2__DM0 CYREG_PRT0_DM0
#define MIDI_OUT2__DM1 CYREG_PRT0_DM1
#define MIDI_OUT2__DM2 CYREG_PRT0_DM2
#define MIDI_OUT2__DR CYREG_PRT0_DR
#define MIDI_OUT2__INP_DIS CYREG_PRT0_INP_DIS
#define MIDI_OUT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MIDI_OUT2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MIDI_OUT2__LCD_EN CYREG_PRT0_LCD_EN
#define MIDI_OUT2__MASK 0x01u
#define MIDI_OUT2__PORT 0u
#define MIDI_OUT2__PRT CYREG_PRT0_PRT
#define MIDI_OUT2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MIDI_OUT2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MIDI_OUT2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MIDI_OUT2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MIDI_OUT2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MIDI_OUT2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MIDI_OUT2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MIDI_OUT2__PS CYREG_PRT0_PS
#define MIDI_OUT2__SHIFT 0u
#define MIDI_OUT2__SLW CYREG_PRT0_SLW

/* Sleep_isr */
#define Sleep_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Sleep_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Sleep_isr__INTC_MASK 0x01u
#define Sleep_isr__INTC_NUMBER 0u
#define Sleep_isr__INTC_PRIOR_NUM 7u
#define Sleep_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Sleep_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Sleep_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI1_UART_BUART */
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define MIDI1_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sRX_RxSts__3__POS 3
#define MIDI1_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define MIDI1_UART_BUART_sRX_RxSts__4__POS 4
#define MIDI1_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define MIDI1_UART_BUART_sRX_RxSts__5__POS 5
#define MIDI1_UART_BUART_sRX_RxSts__MASK 0x38u
#define MIDI1_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define MIDI1_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define MIDI1_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define MIDI1_UART_BUART_sTX_TxSts__0__POS 0
#define MIDI1_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define MIDI1_UART_BUART_sTX_TxSts__1__POS 1
#define MIDI1_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define MIDI1_UART_BUART_sTX_TxSts__2__POS 2
#define MIDI1_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define MIDI1_UART_BUART_sTX_TxSts__3__POS 3
#define MIDI1_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define MIDI1_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB15_MSK
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MIDI1_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB15_ST

/* MIDI1_UART_RXInternalInterrupt */
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_RXInternalInterrupt__INTC_MASK 0x08u
#define MIDI1_UART_RXInternalInterrupt__INTC_NUMBER 3u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI1_UART_TXInternalInterrupt */
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI1_UART_TXInternalInterrupt__INTC_MASK 0x10u
#define MIDI1_UART_TXInternalInterrupt__INTC_NUMBER 4u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI2_UART_BUART */
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define MIDI2_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define MIDI2_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define MIDI2_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define MIDI2_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define MIDI2_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define MIDI2_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define MIDI2_UART_BUART_sRX_RxSts__3__POS 3
#define MIDI2_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define MIDI2_UART_BUART_sRX_RxSts__4__POS 4
#define MIDI2_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define MIDI2_UART_BUART_sRX_RxSts__5__POS 5
#define MIDI2_UART_BUART_sRX_RxSts__MASK 0x38u
#define MIDI2_UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define MIDI2_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define MIDI2_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define MIDI2_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define MIDI2_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define MIDI2_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define MIDI2_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define MIDI2_UART_BUART_sTX_TxSts__0__POS 0
#define MIDI2_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define MIDI2_UART_BUART_sTX_TxSts__1__POS 1
#define MIDI2_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define MIDI2_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define MIDI2_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define MIDI2_UART_BUART_sTX_TxSts__2__POS 2
#define MIDI2_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define MIDI2_UART_BUART_sTX_TxSts__3__POS 3
#define MIDI2_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define MIDI2_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB03_MSK
#define MIDI2_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define MIDI2_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB03_ST

/* MIDI2_UART_RXInternalInterrupt */
#define MIDI2_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI2_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI2_UART_RXInternalInterrupt__INTC_MASK 0x20u
#define MIDI2_UART_RXInternalInterrupt__INTC_NUMBER 5u
#define MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define MIDI2_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI2_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MIDI2_UART_TXInternalInterrupt */
#define MIDI2_UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MIDI2_UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MIDI2_UART_TXInternalInterrupt__INTC_MASK 0x40u
#define MIDI2_UART_TXInternalInterrupt__INTC_NUMBER 6u
#define MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define MIDI2_UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MIDI2_UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* POT_IN_KEY */
#define POT_IN_KEY__0__INTTYPE CYREG_PICU3_INTTYPE2
#define POT_IN_KEY__0__MASK 0x04u
#define POT_IN_KEY__0__PC CYREG_PRT3_PC2
#define POT_IN_KEY__0__PORT 3u
#define POT_IN_KEY__0__SHIFT 2u
#define POT_IN_KEY__AG CYREG_PRT3_AG
#define POT_IN_KEY__AMUX CYREG_PRT3_AMUX
#define POT_IN_KEY__BIE CYREG_PRT3_BIE
#define POT_IN_KEY__BIT_MASK CYREG_PRT3_BIT_MASK
#define POT_IN_KEY__BYP CYREG_PRT3_BYP
#define POT_IN_KEY__CTL CYREG_PRT3_CTL
#define POT_IN_KEY__DM0 CYREG_PRT3_DM0
#define POT_IN_KEY__DM1 CYREG_PRT3_DM1
#define POT_IN_KEY__DM2 CYREG_PRT3_DM2
#define POT_IN_KEY__DR CYREG_PRT3_DR
#define POT_IN_KEY__INP_DIS CYREG_PRT3_INP_DIS
#define POT_IN_KEY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define POT_IN_KEY__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define POT_IN_KEY__LCD_EN CYREG_PRT3_LCD_EN
#define POT_IN_KEY__MASK 0x04u
#define POT_IN_KEY__PORT 3u
#define POT_IN_KEY__PRT CYREG_PRT3_PRT
#define POT_IN_KEY__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define POT_IN_KEY__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define POT_IN_KEY__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define POT_IN_KEY__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define POT_IN_KEY__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define POT_IN_KEY__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define POT_IN_KEY__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define POT_IN_KEY__PS CYREG_PRT3_PS
#define POT_IN_KEY__SHIFT 2u
#define POT_IN_KEY__SLW CYREG_PRT3_SLW

/* I2C_CharLCD_I2C_FF */
#define I2C_CharLCD_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_CharLCD_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_CharLCD_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_CharLCD_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_CharLCD_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_CharLCD_I2C_FF__D CYREG_I2C_D
#define I2C_CharLCD_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_CharLCD_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_CharLCD_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_CharLCD_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_CharLCD_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_CharLCD_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_CharLCD_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_CharLCD_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_CharLCD_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_CharLCD_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_CharLCD_I2C_IRQ */
#define I2C_CharLCD_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_CharLCD_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_CharLCD_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_CharLCD_I2C_IRQ__INTC_NUMBER 15u
#define I2C_CharLCD_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_CharLCD_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_CharLCD_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_CharLCD_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* POT_IN_SCALE */
#define POT_IN_SCALE__0__INTTYPE CYREG_PICU15_INTTYPE2
#define POT_IN_SCALE__0__MASK 0x04u
#define POT_IN_SCALE__0__PC CYREG_IO_PC_PRT15_PC2
#define POT_IN_SCALE__0__PORT 15u
#define POT_IN_SCALE__0__SHIFT 2u
#define POT_IN_SCALE__AG CYREG_PRT15_AG
#define POT_IN_SCALE__AMUX CYREG_PRT15_AMUX
#define POT_IN_SCALE__BIE CYREG_PRT15_BIE
#define POT_IN_SCALE__BIT_MASK CYREG_PRT15_BIT_MASK
#define POT_IN_SCALE__BYP CYREG_PRT15_BYP
#define POT_IN_SCALE__CTL CYREG_PRT15_CTL
#define POT_IN_SCALE__DM0 CYREG_PRT15_DM0
#define POT_IN_SCALE__DM1 CYREG_PRT15_DM1
#define POT_IN_SCALE__DM2 CYREG_PRT15_DM2
#define POT_IN_SCALE__DR CYREG_PRT15_DR
#define POT_IN_SCALE__INP_DIS CYREG_PRT15_INP_DIS
#define POT_IN_SCALE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define POT_IN_SCALE__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define POT_IN_SCALE__LCD_EN CYREG_PRT15_LCD_EN
#define POT_IN_SCALE__MASK 0x04u
#define POT_IN_SCALE__PORT 15u
#define POT_IN_SCALE__PRT CYREG_PRT15_PRT
#define POT_IN_SCALE__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define POT_IN_SCALE__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define POT_IN_SCALE__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define POT_IN_SCALE__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define POT_IN_SCALE__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define POT_IN_SCALE__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define POT_IN_SCALE__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define POT_IN_SCALE__PS CYREG_PRT15_PS
#define POT_IN_SCALE__SHIFT 2u
#define POT_IN_SCALE__SLW CYREG_PRT15_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "Hummingbird(Continuous Output)"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000084FCu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
