--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_ipcore/clkin1
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clk_ipcore/clkfbout
--------------------------------------------------------------------------------
Slack: 15.615ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clk_ipcore/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: clk_ipcore/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" 
TS_clk_in / 2.4         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6615717 paths analyzed, 588 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.540ns.
--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.WEA1), 94560 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_12 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.503ns (1.949 - 2.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_12 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.CQ     Tcko                  0.430   cpu/m_alu/data<12>
                                                       cpu/m_alu/data_12
    SLICE_X44Y135.C1     net (fanout=36)       2.598   cpu/m_alu/data<12>
    SLICE_X44Y135.COUT   Topcyc                0.351   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.BMUX   Tcinb                 0.286   bridge/addr[31]_GND_26_o_LessThan_2_o
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<5>
    SLICE_X47Y143.A6     net (fanout=37)       1.232   bridge/addr[31]_GND_26_o_LessThan_2_o
    SLICE_X47Y143.A      Tilo                  0.259   bridge/GND_26_o_addr[31]_LessThan_3_o
                                                       bridge/GND_26_o_addr[31]_AND_259_o1
    SLICE_X47Y142.D6     net (fanout=18)       0.557   bridge/GND_26_o_addr[31]_AND_259_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X56Y132.B5     net (fanout=95)       0.490   cpu/m_cp0_have2handle
    SLICE_X56Y132.B      Tilo                  0.235   cpu/dm/write_bitmask<3>
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X55Y153.A5     net (fanout=2)        1.963   cpu/dm/Mmux_write_bitmask111
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA1    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.747ns (3.440ns logic, 12.307ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_10 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.744ns (Levels of Logic = 11)
  Clock Path Skew:      -0.499ns (1.949 - 2.448)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_10 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y138.CQ     Tcko                  0.476   cpu/m_alu/data<10>
                                                       cpu/m_alu/data_10
    SLICE_X42Y139.B1     net (fanout=34)       1.981   cpu/m_alu/data<10>
    SLICE_X42Y139.COUT   Topcyb                0.448   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_lut<1>
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
    SLICE_X42Y140.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
    SLICE_X42Y140.AMUX   Tcina                 0.240   cpu/alu/Mmux_n1163731
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<4>
    SLICE_X45Y141.C5     net (fanout=1)        0.704   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<4>
    SLICE_X45Y141.C      Tilo                  0.259   bridge/GND_26_o_addr[31]_AND_261_o
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<5>
    SLICE_X45Y141.D5     net (fanout=4)        0.248   bridge/GND_26_o_addr[31]_LessThan_5_o
    SLICE_X45Y141.D      Tilo                  0.259   bridge/GND_26_o_addr[31]_AND_261_o
                                                       bridge/GND_26_o_addr[31]_AND_261_o1
    SLICE_X47Y142.D5     net (fanout=12)       1.174   bridge/GND_26_o_addr[31]_AND_261_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X56Y132.B5     net (fanout=95)       0.490   cpu/m_cp0_have2handle
    SLICE_X56Y132.B      Tilo                  0.235   cpu/dm/write_bitmask<3>
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X55Y153.A5     net (fanout=2)        1.963   cpu/dm/Mmux_write_bitmask111
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA1    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.744ns (3.796ns logic, 11.948ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_12 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.737ns (Levels of Logic = 10)
  Clock Path Skew:      -0.503ns (1.949 - 2.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_12 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.CQ     Tcko                  0.430   cpu/m_alu/data<12>
                                                       cpu/m_alu/data_12
    SLICE_X44Y135.C1     net (fanout=36)       2.598   cpu/m_alu/data<12>
    SLICE_X44Y135.COUT   Topcyc                0.351   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.BMUX   Tcinb                 0.286   bridge/addr[31]_GND_26_o_LessThan_2_o
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<5>
    SLICE_X47Y143.A6     net (fanout=37)       1.232   bridge/addr[31]_GND_26_o_LessThan_2_o
    SLICE_X47Y143.A      Tilo                  0.259   bridge/GND_26_o_addr[31]_LessThan_3_o
                                                       bridge/GND_26_o_addr[31]_AND_259_o1
    SLICE_X47Y142.D6     net (fanout=18)       0.557   bridge/GND_26_o_addr[31]_AND_259_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X58Y131.C6     net (fanout=95)       0.299   cpu/m_cp0_have2handle
    SLICE_X58Y131.C      Tilo                  0.255   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y153.A3     net (fanout=2)        2.124   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA1    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.737ns (3.460ns logic, 12.277ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.WEA2), 94560 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_12 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.503ns (1.949 - 2.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_12 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.CQ     Tcko                  0.430   cpu/m_alu/data<12>
                                                       cpu/m_alu/data_12
    SLICE_X44Y135.C1     net (fanout=36)       2.598   cpu/m_alu/data<12>
    SLICE_X44Y135.COUT   Topcyc                0.351   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.BMUX   Tcinb                 0.286   bridge/addr[31]_GND_26_o_LessThan_2_o
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<5>
    SLICE_X47Y143.A6     net (fanout=37)       1.232   bridge/addr[31]_GND_26_o_LessThan_2_o
    SLICE_X47Y143.A      Tilo                  0.259   bridge/GND_26_o_addr[31]_LessThan_3_o
                                                       bridge/GND_26_o_addr[31]_AND_259_o1
    SLICE_X47Y142.D6     net (fanout=18)       0.557   bridge/GND_26_o_addr[31]_AND_259_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X56Y132.B5     net (fanout=95)       0.490   cpu/m_cp0_have2handle
    SLICE_X56Y132.B      Tilo                  0.235   cpu/dm/write_bitmask<3>
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X55Y153.A5     net (fanout=2)        1.963   cpu/dm/Mmux_write_bitmask111
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA2    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.747ns (3.440ns logic, 12.307ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_10 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.744ns (Levels of Logic = 11)
  Clock Path Skew:      -0.499ns (1.949 - 2.448)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_10 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y138.CQ     Tcko                  0.476   cpu/m_alu/data<10>
                                                       cpu/m_alu/data_10
    SLICE_X42Y139.B1     net (fanout=34)       1.981   cpu/m_alu/data<10>
    SLICE_X42Y139.COUT   Topcyb                0.448   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_lut<1>
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
    SLICE_X42Y140.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
    SLICE_X42Y140.AMUX   Tcina                 0.240   cpu/alu/Mmux_n1163731
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<4>
    SLICE_X45Y141.C5     net (fanout=1)        0.704   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<4>
    SLICE_X45Y141.C      Tilo                  0.259   bridge/GND_26_o_addr[31]_AND_261_o
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<5>
    SLICE_X45Y141.D5     net (fanout=4)        0.248   bridge/GND_26_o_addr[31]_LessThan_5_o
    SLICE_X45Y141.D      Tilo                  0.259   bridge/GND_26_o_addr[31]_AND_261_o
                                                       bridge/GND_26_o_addr[31]_AND_261_o1
    SLICE_X47Y142.D5     net (fanout=12)       1.174   bridge/GND_26_o_addr[31]_AND_261_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X56Y132.B5     net (fanout=95)       0.490   cpu/m_cp0_have2handle
    SLICE_X56Y132.B      Tilo                  0.235   cpu/dm/write_bitmask<3>
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X55Y153.A5     net (fanout=2)        1.963   cpu/dm/Mmux_write_bitmask111
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA2    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.744ns (3.796ns logic, 11.948ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_12 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.737ns (Levels of Logic = 10)
  Clock Path Skew:      -0.503ns (1.949 - 2.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_12 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.CQ     Tcko                  0.430   cpu/m_alu/data<12>
                                                       cpu/m_alu/data_12
    SLICE_X44Y135.C1     net (fanout=36)       2.598   cpu/m_alu/data<12>
    SLICE_X44Y135.COUT   Topcyc                0.351   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.BMUX   Tcinb                 0.286   bridge/addr[31]_GND_26_o_LessThan_2_o
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<5>
    SLICE_X47Y143.A6     net (fanout=37)       1.232   bridge/addr[31]_GND_26_o_LessThan_2_o
    SLICE_X47Y143.A      Tilo                  0.259   bridge/GND_26_o_addr[31]_LessThan_3_o
                                                       bridge/GND_26_o_addr[31]_AND_259_o1
    SLICE_X47Y142.D6     net (fanout=18)       0.557   bridge/GND_26_o_addr[31]_AND_259_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X58Y131.C6     net (fanout=95)       0.299   cpu/m_cp0_have2handle
    SLICE_X58Y131.C      Tilo                  0.255   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y153.A3     net (fanout=2)        2.124   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA2    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.737ns (3.460ns logic, 12.277ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y68.WEA3), 94560 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_12 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.503ns (1.949 - 2.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_12 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.CQ     Tcko                  0.430   cpu/m_alu/data<12>
                                                       cpu/m_alu/data_12
    SLICE_X44Y135.C1     net (fanout=36)       2.598   cpu/m_alu/data<12>
    SLICE_X44Y135.COUT   Topcyc                0.351   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.BMUX   Tcinb                 0.286   bridge/addr[31]_GND_26_o_LessThan_2_o
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<5>
    SLICE_X47Y143.A6     net (fanout=37)       1.232   bridge/addr[31]_GND_26_o_LessThan_2_o
    SLICE_X47Y143.A      Tilo                  0.259   bridge/GND_26_o_addr[31]_LessThan_3_o
                                                       bridge/GND_26_o_addr[31]_AND_259_o1
    SLICE_X47Y142.D6     net (fanout=18)       0.557   bridge/GND_26_o_addr[31]_AND_259_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X56Y132.B5     net (fanout=95)       0.490   cpu/m_cp0_have2handle
    SLICE_X56Y132.B      Tilo                  0.235   cpu/dm/write_bitmask<3>
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X55Y153.A5     net (fanout=2)        1.963   cpu/dm/Mmux_write_bitmask111
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA3    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.747ns (3.440ns logic, 12.307ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_10 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.744ns (Levels of Logic = 11)
  Clock Path Skew:      -0.499ns (1.949 - 2.448)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_10 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y138.CQ     Tcko                  0.476   cpu/m_alu/data<10>
                                                       cpu/m_alu/data_10
    SLICE_X42Y139.B1     net (fanout=34)       1.981   cpu/m_alu/data<10>
    SLICE_X42Y139.COUT   Topcyb                0.448   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_lut<1>
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
    SLICE_X42Y140.CIN    net (fanout=1)        0.003   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<3>
    SLICE_X42Y140.AMUX   Tcina                 0.240   cpu/alu/Mmux_n1163731
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<4>
    SLICE_X45Y141.C5     net (fanout=1)        0.704   bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<4>
    SLICE_X45Y141.C      Tilo                  0.259   bridge/GND_26_o_addr[31]_AND_261_o
                                                       bridge/Mcompar_GND_26_o_addr[31]_LessThan_5_o_cy<5>
    SLICE_X45Y141.D5     net (fanout=4)        0.248   bridge/GND_26_o_addr[31]_LessThan_5_o
    SLICE_X45Y141.D      Tilo                  0.259   bridge/GND_26_o_addr[31]_AND_261_o
                                                       bridge/GND_26_o_addr[31]_AND_261_o1
    SLICE_X47Y142.D5     net (fanout=12)       1.174   bridge/GND_26_o_addr[31]_AND_261_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X56Y132.B5     net (fanout=95)       0.490   cpu/m_cp0_have2handle
    SLICE_X56Y132.B      Tilo                  0.235   cpu/dm/write_bitmask<3>
                                                       cpu/dm/Mmux_write_bitmask1111
    SLICE_X55Y153.A5     net (fanout=2)        1.963   cpu/dm/Mmux_write_bitmask111
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA3    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.744ns (3.796ns logic, 11.948ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/m_alu/data_12 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      15.737ns (Levels of Logic = 10)
  Clock Path Skew:      -0.503ns (1.949 - 2.452)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 16.666ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/m_alu/data_12 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y140.CQ     Tcko                  0.430   cpu/m_alu/data<12>
                                                       cpu/m_alu/data_12
    SLICE_X44Y135.C1     net (fanout=36)       2.598   cpu/m_alu/data<12>
    SLICE_X44Y135.COUT   Topcyc                0.351   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_lutdi2
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.CIN    net (fanout=1)        0.082   bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<3>
    SLICE_X44Y136.BMUX   Tcinb                 0.286   bridge/addr[31]_GND_26_o_LessThan_2_o
                                                       bridge/Mcompar_addr[31]_GND_26_o_LessThan_2_o_cy<5>
    SLICE_X47Y143.A6     net (fanout=37)       1.232   bridge/addr[31]_GND_26_o_LessThan_2_o
    SLICE_X47Y143.A      Tilo                  0.259   bridge/GND_26_o_addr[31]_LessThan_3_o
                                                       bridge/GND_26_o_addr[31]_AND_259_o1
    SLICE_X47Y142.D6     net (fanout=18)       0.557   bridge/GND_26_o_addr[31]_AND_259_o
    SLICE_X47Y142.D      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/Mmux_curr_dev11
    SLICE_X47Y142.C5     net (fanout=80)       0.439   bridge/curr_dev<0>
    SLICE_X47Y142.C      Tilo                  0.259   bridge/curr_dev<0>
                                                       bridge/curr_dev[3]_GND_26_o_equal_30_o<3>1
    SLICE_X47Y141.A4     net (fanout=48)       0.513   bridge/curr_dev[3]_GND_26_o_equal_30_o
    SLICE_X47Y141.A      Tilo                  0.259   bridge/valid
                                                       bridge/valid2
    SLICE_X65Y131.D3     net (fanout=1)        1.952   bridge/valid1
    SLICE_X65Y131.D      Tilo                  0.259   bridge_valid
                                                       bridge/valid10
    SLICE_X58Y131.B6     net (fanout=14)       0.690   bridge_valid
    SLICE_X58Y131.B      Tilo                  0.254   cpu/dm/Mmux_write_bitmask13
                                                       cpu/cp0/_n0334_inv11
    SLICE_X58Y131.C6     net (fanout=95)       0.299   cpu/m_cp0_have2handle
    SLICE_X58Y131.C      Tilo                  0.255   cpu/dm/Mmux_write_bitmask13
                                                       cpu/dm/Mmux_write_bitmask131
    SLICE_X55Y153.A3     net (fanout=2)        2.124   cpu/dm/Mmux_write_bitmask13
    SLICE_X55Y153.A      Tilo                  0.259   cpu/dm/write_bitmask<2>
                                                       cpu/dm/Mmux_write_bitmask31
    RAMB16_X3Y68.WEA3    net (fanout=16)       1.791   cpu/dm/write_bitmask<2>
    RAMB16_X3Y68.CLKA    Trcck_WEA             0.330   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.737ns (3.460ns logic, 12.277ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" TS_clk_in / 2.4
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y66.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_4 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.974 - 0.797)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_4 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y137.CQ     Tcko                  0.200   cpu/m_alu/data<4>
                                                       cpu/m_alu/data_4
    RAMB16_X2Y66.ADDRA5  net (fanout=33)       0.549   cpu/m_alu/data<4>
    RAMB16_X2Y66.CLKA    Trckc_ADDRA (-Th)     0.066   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.134ns logic, 0.549ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y66.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_9 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.746ns (Levels of Logic = 0)
  Clock Path Skew:      0.175ns (0.974 - 0.799)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_9 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y137.AQ     Tcko                  0.234   cpu/m_alu/data<7>
                                                       cpu/m_alu/data_9
    RAMB16_X2Y66.ADDRA10 net (fanout=34)       0.578   cpu/m_alu/data<9>
    RAMB16_X2Y66.CLKA    Trckc_ADDRA (-Th)     0.066   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.168ns logic, 0.578ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y66.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/m_alu/data_7 (FF)
  Destination:          cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.175ns (0.974 - 0.799)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_2x rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/m_alu/data_7 to cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y137.CQ     Tcko                  0.234   cpu/m_alu/data<7>
                                                       cpu/m_alu/data_7
    RAMB16_X2Y66.ADDRA8  net (fanout=33)       0.678   cpu/m_alu/data<7>
    RAMB16_X2Y66.CLKA    Trckc_ADDRA (-Th)     0.066   cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.168ns logic, 0.678ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP "clk_ipcore_clkout1" TS_clk_in / 2.4
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" 
TS_clk_in / 1.2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32449676431 paths analyzed, 8144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.809ns.
--------------------------------------------------------------------------------

Paths for end point cpu/d_im/data_5 (SLICE_X53Y62.BX), 142566 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu/d_im/data_5 (FF)
  Requirement:          16.667ns
  Data Path Delay:      10.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.395ns (1.963 - 2.358)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu/d_im/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.CQ      Tcko                  0.476   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X53Y40.A4      net (fanout=32)       4.532   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X53Y40.A       Tilo                  0.259   cpu/im/im_ipcore_result<1>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281
    SLICE_X56Y79.C3      net (fanout=1)        3.378   cpu/im/im_ipcore_result<5>
    SLICE_X56Y79.C       Tilo                  0.235   cpu/d_im/data_5_3
                                                       cpu/d_im/data_5_rstpot
    SLICE_X53Y62.BX      net (fanout=3)        1.832   cpu/d_im/data_5_rstpot
    SLICE_X53Y62.CLK     Tdick                 0.114   cpu/d_im/data<7>
                                                       cpu/d_im/data_5
    -------------------------------------------------  ---------------------------
    Total                                     10.826ns (1.084ns logic, 9.742ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          cpu/d_im/data_5 (FF)
  Requirement:          16.667ns
  Data Path Delay:      10.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.395ns (1.963 - 2.358)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to cpu/d_im/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.AQ      Tcko                  0.476   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X53Y40.A6      net (fanout=32)       4.384   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X53Y40.A       Tilo                  0.259   cpu/im/im_ipcore_result<1>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281
    SLICE_X56Y79.C3      net (fanout=1)        3.378   cpu/im/im_ipcore_result<5>
    SLICE_X56Y79.C       Tilo                  0.235   cpu/d_im/data_5_3
                                                       cpu/d_im/data_5_rstpot
    SLICE_X53Y62.BX      net (fanout=3)        1.832   cpu/d_im/data_5_rstpot
    SLICE_X53Y62.CLK     Tdick                 0.114   cpu/d_im/data<7>
                                                       cpu/d_im/data_5
    -------------------------------------------------  ---------------------------
    Total                                     10.678ns (1.084ns logic, 9.594ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/d_im/data_5 (FF)
  Requirement:          16.667ns
  Data Path Delay:      9.584ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (1.963 - 2.384)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu/d_im/data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y14.DOA5    Trcko_DOA             2.100   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y40.A2      net (fanout=1)        1.666   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5>
    SLICE_X53Y40.A       Tilo                  0.259   cpu/im/im_ipcore_result<1>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281
    SLICE_X56Y79.C3      net (fanout=1)        3.378   cpu/im/im_ipcore_result<5>
    SLICE_X56Y79.C       Tilo                  0.235   cpu/d_im/data_5_3
                                                       cpu/d_im/data_5_rstpot
    SLICE_X53Y62.BX      net (fanout=3)        1.832   cpu/d_im/data_5_rstpot
    SLICE_X53Y62.CLK     Tdick                 0.114   cpu/d_im/data<7>
                                                       cpu/d_im/data_5
    -------------------------------------------------  ---------------------------
    Total                                      9.584ns (2.708ns logic, 6.876ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu/d_im/data_3_1 (SLICE_X59Y81.AX), 142566 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu/d_im/data_3_1 (FF)
  Requirement:          16.667ns
  Data Path Delay:      9.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.407ns (1.951 - 2.358)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu/d_im/data_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.CQ      Tcko                  0.476   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X52Y40.A4      net (fanout=32)       4.543   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X52Y40.A       Tilo                  0.254   cpu/im/im_ipcore_result<0>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261
    SLICE_X59Y79.D3      net (fanout=1)        3.308   cpu/im/im_ipcore_result<3>
    SLICE_X59Y79.D       Tilo                  0.259   cpu/d_im/data<3>
                                                       cpu/d_im/data_3_rstpot
    SLICE_X59Y81.AX      net (fanout=4)        0.891   cpu/d_im/data_3_rstpot
    SLICE_X59Y81.CLK     Tdick                 0.114   cpu/d_im/data_3_4
                                                       cpu/d_im/data_3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (1.103ns logic, 8.742ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          cpu/d_im/data_3_1 (FF)
  Requirement:          16.667ns
  Data Path Delay:      9.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.407ns (1.951 - 2.358)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to cpu/d_im/data_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.AQ      Tcko                  0.476   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X52Y40.A6      net (fanout=32)       4.384   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X52Y40.A       Tilo                  0.254   cpu/im/im_ipcore_result<0>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261
    SLICE_X59Y79.D3      net (fanout=1)        3.308   cpu/im/im_ipcore_result<3>
    SLICE_X59Y79.D       Tilo                  0.259   cpu/d_im/data<3>
                                                       cpu/d_im/data_3_rstpot
    SLICE_X59Y81.AX      net (fanout=4)        0.891   cpu/d_im/data_3_rstpot
    SLICE_X59Y81.CLK     Tdick                 0.114   cpu/d_im/data_3_4
                                                       cpu/d_im/data_3_1
    -------------------------------------------------  ---------------------------
    Total                                      9.686ns (1.103ns logic, 8.583ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/d_im/data_3_1 (FF)
  Requirement:          16.667ns
  Data Path Delay:      8.562ns (Levels of Logic = 2)
  Clock Path Skew:      -0.433ns (1.951 - 2.384)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu/d_im/data_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y14.DOA3    Trcko_DOA             2.100   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X52Y40.A2      net (fanout=1)        1.636   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3>
    SLICE_X52Y40.A       Tilo                  0.254   cpu/im/im_ipcore_result<0>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261
    SLICE_X59Y79.D3      net (fanout=1)        3.308   cpu/im/im_ipcore_result<3>
    SLICE_X59Y79.D       Tilo                  0.259   cpu/d_im/data<3>
                                                       cpu/d_im/data_3_rstpot
    SLICE_X59Y81.AX      net (fanout=4)        0.891   cpu/d_im/data_3_rstpot
    SLICE_X59Y81.CLK     Tdick                 0.114   cpu/d_im/data_3_4
                                                       cpu/d_im/data_3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.562ns (2.727ns logic, 5.835ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu/d_im/data_3_4 (SLICE_X59Y81.DX), 142566 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu/d_im/data_3_4 (FF)
  Requirement:          16.667ns
  Data Path Delay:      9.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.407ns (1.951 - 2.358)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu/d_im/data_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.CQ      Tcko                  0.476   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X52Y40.A4      net (fanout=32)       4.543   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X52Y40.A       Tilo                  0.254   cpu/im/im_ipcore_result<0>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261
    SLICE_X59Y79.D3      net (fanout=1)        3.308   cpu/im/im_ipcore_result<3>
    SLICE_X59Y79.D       Tilo                  0.259   cpu/d_im/data<3>
                                                       cpu/d_im/data_3_rstpot
    SLICE_X59Y81.DX      net (fanout=4)        0.850   cpu/d_im/data_3_rstpot
    SLICE_X59Y81.CLK     Tdick                 0.114   cpu/d_im/data_3_4
                                                       cpu/d_im/data_3_4
    -------------------------------------------------  ---------------------------
    Total                                      9.804ns (1.103ns logic, 8.701ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          cpu/d_im/data_3_4 (FF)
  Requirement:          16.667ns
  Data Path Delay:      9.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.407ns (1.951 - 2.358)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to cpu/d_im/data_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.AQ      Tcko                  0.476   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X52Y40.A6      net (fanout=32)       4.384   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X52Y40.A       Tilo                  0.254   cpu/im/im_ipcore_result<0>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261
    SLICE_X59Y79.D3      net (fanout=1)        3.308   cpu/im/im_ipcore_result<3>
    SLICE_X59Y79.D       Tilo                  0.259   cpu/d_im/data<3>
                                                       cpu/d_im/data_3_rstpot
    SLICE_X59Y81.DX      net (fanout=4)        0.850   cpu/d_im/data_3_rstpot
    SLICE_X59Y81.CLK     Tdick                 0.114   cpu/d_im/data_3_4
                                                       cpu/d_im/data_3_4
    -------------------------------------------------  ---------------------------
    Total                                      9.645ns (1.103ns logic, 8.542ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/d_im/data_3_4 (FF)
  Requirement:          16.667ns
  Data Path Delay:      8.521ns (Levels of Logic = 2)
  Clock Path Skew:      -0.433ns (1.951 - 2.384)
  Source Clock:         clk_2x rising at 16.666ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu/d_im/data_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y14.DOA3    Trcko_DOA             2.100   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X52Y40.A2      net (fanout=1)        1.636   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3>
    SLICE_X52Y40.A       Tilo                  0.254   cpu/im/im_ipcore_result<0>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux261
    SLICE_X59Y79.D3      net (fanout=1)        3.308   cpu/im/im_ipcore_result<3>
    SLICE_X59Y79.D       Tilo                  0.259   cpu/d_im/data<3>
                                                       cpu/d_im/data_3_rstpot
    SLICE_X59Y81.DX      net (fanout=4)        0.850   cpu/d_im/data_3_rstpot
    SLICE_X59Y81.CLK     Tdick                 0.114   cpu/d_im/data_3_4
                                                       cpu/d_im/data_3_4
    -------------------------------------------------  ---------------------------
    Total                                      8.521ns (2.727ns logic, 5.794ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" TS_clk_in / 1.2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/d_im/data_29_1 (SLICE_X64Y83.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          cpu/d_im/data_29_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.195ns (0.908 - 0.713)
  Source Clock:         clk_2x rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to cpu/d_im/data_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.AQ      Tcko                  0.200   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X64Y83.B6      net (fanout=32)       0.158   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X64Y83.B       Tilo                  0.142   cpu/d_im/data_29_2
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221
    SLICE_X64Y83.A5      net (fanout=1)        0.041   cpu/im/im_ipcore_result<29>
    SLICE_X64Y83.CLK     Tah         (-Th)    -0.190   cpu/d_im/data_29_2
                                                       cpu/d_im/data_29_rstpot
                                                       cpu/d_im/data_29_1
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.532ns logic, 0.199ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu/d_im/data_29_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 2)
  Clock Path Skew:      0.195ns (0.908 - 0.713)
  Source Clock:         clk_2x rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu/d_im/data_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.CQ      Tcko                  0.200   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X64Y83.B4      net (fanout=32)       0.261   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X64Y83.B       Tilo                  0.142   cpu/d_im/data_29_2
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221
    SLICE_X64Y83.A5      net (fanout=1)        0.041   cpu/im/im_ipcore_result<29>
    SLICE_X64Y83.CLK     Tah         (-Th)    -0.190   cpu/d_im/data_29_2
                                                       cpu/d_im/data_29_rstpot
                                                       cpu/d_im/data_29_1
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.532ns logic, 0.302ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/d_im/data_29_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.237ns (Levels of Logic = 2)
  Clock Path Skew:      0.180ns (0.908 - 0.728)
  Source Clock:         clk_2x rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu/d_im/data_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y42.DOA5    Trcko_DOA             1.216   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X64Y83.B3      net (fanout=1)        0.648   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<5>
    SLICE_X64Y83.B       Tilo                  0.142   cpu/d_im/data_29_2
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221
    SLICE_X64Y83.A5      net (fanout=1)        0.041   cpu/im/im_ipcore_result<29>
    SLICE_X64Y83.CLK     Tah         (-Th)    -0.190   cpu/d_im/data_29_2
                                                       cpu/d_im/data_29_rstpot
                                                       cpu/d_im/data_29_1
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (1.548ns logic, 0.689ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu/d_im/data_27_1 (SLICE_X64Y81.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          cpu/d_im/data_27_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 2)
  Clock Path Skew:      0.198ns (0.911 - 0.713)
  Source Clock:         clk_2x rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to cpu/d_im/data_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.AQ      Tcko                  0.200   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X64Y81.B6      net (fanout=32)       0.269   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X64Y81.B       Tilo                  0.142   cpu/d_im/data_27_2
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201
    SLICE_X64Y81.A5      net (fanout=1)        0.041   cpu/im/im_ipcore_result<27>
    SLICE_X64Y81.CLK     Tah         (-Th)    -0.190   cpu/d_im/data_27_2
                                                       cpu/d_im/data_27_rstpot
                                                       cpu/d_im/data_27_1
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.532ns logic, 0.310ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu/d_im/data_27_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 2)
  Clock Path Skew:      0.198ns (0.911 - 0.713)
  Source Clock:         clk_2x rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu/d_im/data_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.CQ      Tcko                  0.200   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X64Y81.B4      net (fanout=32)       0.372   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X64Y81.B       Tilo                  0.142   cpu/d_im/data_27_2
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201
    SLICE_X64Y81.A5      net (fanout=1)        0.041   cpu/im/im_ipcore_result<27>
    SLICE_X64Y81.CLK     Tah         (-Th)    -0.190   cpu/d_im/data_27_2
                                                       cpu/d_im/data_27_rstpot
                                                       cpu/d_im/data_27_1
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.532ns logic, 0.413ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu/d_im/data_27_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.252ns (Levels of Logic = 2)
  Clock Path Skew:      0.176ns (0.911 - 0.735)
  Source Clock:         clk_2x rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.331ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu/d_im/data_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y40.DOA3    Trcko_DOA             1.216   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X64Y81.B3      net (fanout=1)        0.663   cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<3>
    SLICE_X64Y81.B       Tilo                  0.142   cpu/d_im/data_27_2
                                                       cpu/im/im_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201
    SLICE_X64Y81.A5      net (fanout=1)        0.041   cpu/im/im_ipcore_result<27>
    SLICE_X64Y81.CLK     Tah         (-Th)    -0.190   cpu/d_im/data_27_2
                                                       cpu/d_im/data_27_rstpot
                                                       cpu/d_im/data_27_1
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (1.548ns logic, 0.704ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7 (SLICE_X42Y126.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_shim/uart/tx_data_5 (FF)
  Destination:          uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_shim/uart/tx_data_5 to uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y126.BQ     Tcko                  0.198   uart_shim/uart/tx_data<6>
                                                       uart_shim/uart/tx_data_5
    SLICE_X42Y126.A5     net (fanout=1)        0.048   uart_shim/uart/tx_data<5>
    SLICE_X42Y126.CLK    Tah         (-Th)    -0.121   uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_9
                                                       uart_shim/uart/U_TX_UNIT/U_TRANS_REG/Mmux_t_reg[10]_PWR_38_o_mux_0_OUT<7>11
                                                       uart_shim/uart/U_TX_UNIT/U_TRANS_REG/t_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.319ns logic, 0.048ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP "clk_ipcore_clkout0" TS_clk_in / 1.2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.667ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_ipcore/clkout1_buf/I0
  Logical resource: clk_ipcore/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_ipcore/clkout0
--------------------------------------------------------------------------------
Slack: 32.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: cpu/rf/registers_1<839>/SR
  Logical resource: cpu/rf/registers_1_900/SR
  Location pin: SLICE_X8Y116.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 32.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: cpu/rf/registers_1<839>/SR
  Logical resource: cpu/rf/registers_1_901/SR
  Location pin: SLICE_X8Y116.SR
  Clock network: rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = 
MAXDELAY TO TIMEGRP         "TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD"   
      TS_clk_ipcore_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.281ns.
--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X28Y129.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  31.052ns (requirement - data path)
  Source:               uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm (FF)
  Destination:          uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (LATCH)
  Requirement:          33.333ns
  Data Path Delay:      2.281ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm to uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y138.CQ     Tcko                  0.476   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X30Y138.C5     net (fanout=4)        0.246   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X30Y138.C      Tilo                  0.235   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0
    SLICE_X28Y129.CLK    net (fanout=4)        1.324   uart_shim/uart/ts
    -------------------------------------------------  ---------------------------
    Total                                      2.281ns (0.711ns logic, 1.570ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         "TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD"         TS_clk_ipcore_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X28Y129.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.110ns (data path)
  Source:               uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm (FF)
  Destination:          uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (LATCH)
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm to uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y138.CQ     Tcko                  0.200   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X30Y138.C5     net (fanout=4)        0.077   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
    SLICE_X30Y138.C      Tilo                  0.142   uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm
                                                       uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0
    SLICE_X28Y129.CLK    net (fanout=4)        0.691   uart_shim/uart/ts
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.342ns logic, 0.768ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     10.000ns|     39.696ns|            0|            0|            0|  32456292149|
| TS_clk_ipcore_clkout1         |     16.667ns|     16.540ns|          N/A|            0|            0|      6615717|            0|
| TS_clk_ipcore_clkout0         |     33.333ns|     26.809ns|      2.281ns|            0|            0|  32449676431|            1|
|  TS_TO_uart_shimuartU_TX_UNITU|     33.333ns|      2.281ns|          N/A|            0|            0|            1|            0|
|  _CTRL_SHFTcnt_tx_3_LD        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   26.809|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32456292149 paths, 0 nets, and 26860 connections

Design statistics:
   Minimum period:  26.809ns{1}   (Maximum frequency:  37.301MHz)
   Maximum path delay from/to any node:   2.281ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 21 11:56:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 590 MB



