git clone --depth 1 --no-tags https://github.com/adityatulsyan/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/310679052
git clone --depth 1 --no-tags https://github.com/Alvir-Islam/FSM-Counter-Hardware-Model.git f:/verilog_sva_gh_scraper/data/full_repos/311094882
git clone --depth 1 --no-tags https://github.com/sumukhbhat2701/barrel-shifter-16bits-DDCO.git f:/verilog_sva_gh_scraper/data/full_repos/310027875
git clone --depth 1 --no-tags https://github.com/Nelson-da-Silva/ISAC-Labs-Team3.git f:/verilog_sva_gh_scraper/data/full_repos/311375711
git clone --depth 1 --no-tags https://github.com/kendimce/ov7670.git f:/verilog_sva_gh_scraper/data/full_repos/311805466
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/TIBURON_TASK_4.git f:/verilog_sva_gh_scraper/data/full_repos/312040914
git clone --depth 1 --no-tags https://github.com/defermelowie/rv32i-course-project.git f:/verilog_sva_gh_scraper/data/full_repos/307069047
git clone --depth 1 --no-tags https://github.com/Yesha19/Dimensionality-Reduction-using-Linear-Discriminant-Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/304423682
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/RAM1K.git f:/verilog_sva_gh_scraper/data/full_repos/302807472
git clone --depth 1 --no-tags https://github.com/Cyril-Jean/trenz-smf2000-generic.git f:/verilog_sva_gh_scraper/data/full_repos/303195048
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/303362448
git clone --depth 1 --no-tags https://github.com/austinjonathan1/4-DigitProgrammableSafe.git f:/verilog_sva_gh_scraper/data/full_repos/304070383
git clone --depth 1 --no-tags https://github.com/BD00ley/FPGA-Game.git f:/verilog_sva_gh_scraper/data/full_repos/304850408
git clone --depth 1 --no-tags https://github.com/vikas7268/Question.git f:/verilog_sva_gh_scraper/data/full_repos/305286390
git clone --depth 1 --no-tags https://github.com/FPGA-team4/HarvardMachine.git f:/verilog_sva_gh_scraper/data/full_repos/302504135
git clone --depth 1 --no-tags https://github.com/ISA-IST/ISA-LAB1_group07.git f:/verilog_sva_gh_scraper/data/full_repos/302567998
git clone --depth 1 --no-tags https://github.com/APChehadi/ECEN-3002-FPGA-VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/302413716
git clone --depth 1 --no-tags https://github.com/tenorio74/Basys3_Multiplier_DFF.git f:/verilog_sva_gh_scraper/data/full_repos/302469415
git clone --depth 1 --no-tags https://github.com/vinevg1996/tetris.git f:/verilog_sva_gh_scraper/data/full_repos/305842304
git clone --depth 1 --no-tags https://github.com/DiogoBranda/sequential_divider_for_32-bit.git f:/verilog_sva_gh_scraper/data/full_repos/306071405
git clone --depth 1 --no-tags https://github.com/kamranmusayev/verysimplecpu.git f:/verilog_sva_gh_scraper/data/full_repos/306152431
git clone --depth 1 --no-tags https://github.com/solvex123/RISC_16-bit.git f:/verilog_sva_gh_scraper/data/full_repos/305799780
git clone --depth 1 --no-tags https://github.com/gonu0202/Encryption_decryption.git f:/verilog_sva_gh_scraper/data/full_repos/305926828
git clone --depth 1 --no-tags https://github.com/lam19267/LAB10_LAM_19267.git f:/verilog_sva_gh_scraper/data/full_repos/310982670
git clone --depth 1 --no-tags https://github.com/codersahab/verilog.practice.git f:/verilog_sva_gh_scraper/data/full_repos/311041604
git clone --depth 1 --no-tags https://github.com/eecmyang/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/305641038
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/305260040
git clone --depth 1 --no-tags https://github.com/MuhammadRiazAli/Digital--System--Design-Riaz-.git f:/verilog_sva_gh_scraper/data/full_repos/309325604
git clone --depth 1 --no-tags https://github.com/tropssap/week10Lab.git f:/verilog_sva_gh_scraper/data/full_repos/310322102
git clone --depth 1 --no-tags https://github.com/Asem-Abdelhady/Week10.git f:/verilog_sva_gh_scraper/data/full_repos/310322974
git clone --depth 1 --no-tags https://github.com/shuyijia/istd50002CompStruct1D.git f:/verilog_sva_gh_scraper/data/full_repos/310350503
git clone --depth 1 --no-tags https://github.com/daniellelshen/cmpe140team.git f:/verilog_sva_gh_scraper/data/full_repos/309245149
git clone --depth 1 --no-tags https://github.com/dongyuw/rtl_ahb_biu.git f:/verilog_sva_gh_scraper/data/full_repos/309485567
git clone --depth 1 --no-tags https://github.com/DorreenRostami/SBU-logic-circuit-lab.git f:/verilog_sva_gh_scraper/data/full_repos/310066621
git clone --depth 1 --no-tags https://github.com/banjo1010/Eight-Bit-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/307064036
git clone --depth 1 --no-tags https://github.com/staniond/MIPS32_processor.git f:/verilog_sva_gh_scraper/data/full_repos/307179798
git clone --depth 1 --no-tags https://github.com/Jason-Du/Chiu_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/306945847
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/KSS_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/308949389
git clone --depth 1 --no-tags https://github.com/sgdelia/EC311_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/309128536
git clone --depth 1 --no-tags https://github.com/celimo/ProyectoMicroprocesador.git f:/verilog_sva_gh_scraper/data/full_repos/309195617
git clone --depth 1 --no-tags https://github.com/breadyzhang/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/312064744
git clone --depth 1 --no-tags https://github.com/dydpradeep/vivado.git f:/verilog_sva_gh_scraper/data/full_repos/311876123
git clone --depth 1 --no-tags https://github.com/RBZ-99/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/310979381
git clone --depth 1 --no-tags https://github.com/Albom/CPLD_Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/303765947
git clone --depth 1 --no-tags https://github.com/vulkanbets/Fixed_Point_FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/304217853
git clone --depth 1 --no-tags https://github.com/Calerbucci/LogicDesignLab04-BCD.git f:/verilog_sva_gh_scraper/data/full_repos/303799572
git clone --depth 1 --no-tags https://github.com/sofia-ramos-rangel/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/303816864
git clone --depth 1 --no-tags https://github.com/yoshiki9636/uart_loop.git f:/verilog_sva_gh_scraper/data/full_repos/303084849
git clone --depth 1 --no-tags https://github.com/dYu0y/1072DigitalSystemsLab-1A2B.git f:/verilog_sva_gh_scraper/data/full_repos/304047222
git clone --depth 1 --no-tags https://github.com/wdennen/image-convolution.git f:/verilog_sva_gh_scraper/data/full_repos/304663846
git clone --depth 1 --no-tags https://github.com/arctic0630/DDA.git f:/verilog_sva_gh_scraper/data/full_repos/309846198
git clone --depth 1 --no-tags https://github.com/ippond/uart_interface.git f:/verilog_sva_gh_scraper/data/full_repos/306837648
git clone --depth 1 --no-tags https://github.com/tankaye09/500021D.git f:/verilog_sva_gh_scraper/data/full_repos/309297611
git clone --depth 1 --no-tags https://github.com/kendimce/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/311806357
git clone --depth 1 --no-tags https://github.com/ICOM4215-Amy-Barbara-Darielis/project.git f:/verilog_sva_gh_scraper/data/full_repos/311746718
git clone --depth 1 --no-tags https://github.com/ANWESH009/TIBURON_TASK4.git f:/verilog_sva_gh_scraper/data/full_repos/312056047
git clone --depth 1 --no-tags https://github.com/Jason-Du/Chiu_HW2.git f:/verilog_sva_gh_scraper/data/full_repos/310355179
git clone --depth 1 --no-tags https://github.com/Tushu19/light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/310249000
git clone --depth 1 --no-tags https://github.com/battlin6/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/311420915
git clone --depth 1 --no-tags https://github.com/jskwon313/pacman.git f:/verilog_sva_gh_scraper/data/full_repos/309790046
git clone --depth 1 --no-tags https://github.com/fue19389/LAB10.git f:/verilog_sva_gh_scraper/data/full_repos/310995278
git clone --depth 1 --no-tags https://github.com/xyh-cosmo/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/311197664
git clone --depth 1 --no-tags https://github.com/SoteriaAnonymous/Soteria.git f:/verilog_sva_gh_scraper/data/full_repos/310502450
git clone --depth 1 --no-tags https://github.com/quim0/paproc.git f:/verilog_sva_gh_scraper/data/full_repos/309074483
git clone --depth 1 --no-tags https://github.com/est19264/Lab09.git f:/verilog_sva_gh_scraper/data/full_repos/308833806
git clone --depth 1 --no-tags https://github.com/henrykroeger/snake_game.git f:/verilog_sva_gh_scraper/data/full_repos/309516429
git clone --depth 1 --no-tags https://github.com/Heidari-Nejad/Computer-Architecture-Lab-DrLaali.git f:/verilog_sva_gh_scraper/data/full_repos/307630118
git clone --depth 1 --no-tags https://github.com/kevinclb/R-Type-Datapath-w-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/306159424
git clone --depth 1 --no-tags https://github.com/NarinM/Test-for-digital-design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/306371938
git clone --depth 1 --no-tags https://github.com/JimKnowler/tinyfpga-verilog-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/306393455
git clone --depth 1 --no-tags https://github.com/joaovaladares/Projeto-SistemasDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/308357969
git clone --depth 1 --no-tags https://github.com/lexyaa/week6.git f:/verilog_sva_gh_scraper/data/full_repos/308381685
git clone --depth 1 --no-tags https://github.com/naffins/50.002_alu_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/307939280
git clone --depth 1 --no-tags https://github.com/IfyJacob/Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/304804917
git clone --depth 1 --no-tags https://github.com/mboboc/smp.git f:/verilog_sva_gh_scraper/data/full_repos/306472496
git clone --depth 1 --no-tags https://github.com/kashyapravichandran/multiprecision-neural-network.git f:/verilog_sva_gh_scraper/data/full_repos/308251403
git clone --depth 1 --no-tags https://github.com/SistemasEmbebidosUN-MaquinaDispensadora/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/308079271
git clone --depth 1 --no-tags https://github.com/mangesh2102000/Switching-Theory-Lab-CS226.git f:/verilog_sva_gh_scraper/data/full_repos/307994676
git clone --depth 1 --no-tags https://github.com/POETSII/DE10Pro-soak-test.git f:/verilog_sva_gh_scraper/data/full_repos/308044094
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Lab-08---JV.git f:/verilog_sva_gh_scraper/data/full_repos/307031264
git clone --depth 1 --no-tags https://github.com/Tseing/FPGA_ti.git f:/verilog_sva_gh_scraper/data/full_repos/302792189
git clone --depth 1 --no-tags https://github.com/vpoudel/Microprocessor-Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/302935532
git clone --depth 1 --no-tags https://github.com/PatShark/verilog_drill.git f:/verilog_sva_gh_scraper/data/full_repos/304925887
git clone --depth 1 --no-tags https://github.com/alirezaasm1999/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/305636142
git clone --depth 1 --no-tags https://github.com/amitb9296/Fibonacci-Series.git f:/verilog_sva_gh_scraper/data/full_repos/305973174
git clone --depth 1 --no-tags https://github.com/BITminicc/BIT_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/304581521
git clone --depth 1 --no-tags https://github.com/PENGUINLIONG/LigharS.git f:/verilog_sva_gh_scraper/data/full_repos/303548718
git clone --depth 1 --no-tags https://github.com/hao310rui140326/my_script.git f:/verilog_sva_gh_scraper/data/full_repos/303612880
git clone --depth 1 --no-tags https://github.com/shyang5850179/Gobang.git f:/verilog_sva_gh_scraper/data/full_repos/305431090
git clone --depth 1 --no-tags https://github.com/ryochack/xilinx-fpga-programming-book.git f:/verilog_sva_gh_scraper/data/full_repos/303710304
git clone --depth 1 --no-tags https://github.com/leonardorh18/sistemas.git f:/verilog_sva_gh_scraper/data/full_repos/303800808
git clone --depth 1 --no-tags https://github.com/2Jelly2/Quadratic-Equation-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/304074858
git clone --depth 1 --no-tags https://github.com/iamNCJ/Pipeline-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/306056931
git clone --depth 1 --no-tags https://github.com/anhpct/common_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/308484811
git clone --depth 1 --no-tags https://github.com/VonLagare/Verilog-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/308010148
git clone --depth 1 --no-tags https://github.com/ryanr08/CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/306990609
git clone --depth 1 --no-tags https://github.com/jasonhojh1122/2020-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/308187894
git clone --depth 1 --no-tags https://github.com/aurkmez/VHDLProjects.git f:/verilog_sva_gh_scraper/data/full_repos/308374647
git clone --depth 1 --no-tags https://github.com/gnamiro/CALAB.git f:/verilog_sva_gh_scraper/data/full_repos/308387136
git clone --depth 1 --no-tags https://github.com/Jukocross/week8_Alu.git f:/verilog_sva_gh_scraper/data/full_repos/309052474
