library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity SSD is
Port ( clk: in std_logic;
       data: in std_logic_vector(15 downto 0);
       an: out std_logic_vector(3 downto 0);
       cat: out std_logic_vector(6 downto 0));
end SSD;

architecture Behavioral of SSD is

signal count: std_logic_vector(15 downto 0) := (others => '0');
signal HexV: std_logic_vector(3 downto 0) := (others => '0');
signal LedSel: std_logic_vector(1 downto 0) := (others => '0');

begin

    process(clk)
    begin
        if rising_edge(clk) then
            count <= count + 1;
        end if;
    end process;

    LedSel <= count(15 downto 14);  

    process(LedSel)
    begin
    case LedSel is
        when "00" => an <= "1110"; HexV <= data(3 downto 0);
        when "01" => an <= "1101"; HexV <= data(7 downto 4);
        when "10" => an <= "1011"; HexV <= data(11 downto 8);
        when "11" => an <= "0111"; HexV <= data(15 downto 12);
        when others => an <= "1111"; 
    end case;
    end process; 

    process(HexV)
    begin
    case HexV is
       when "0000" => cat <= "1000000";
       when "0001" => cat <= "1111001";
       when "0010" => cat <= "0100100";
       when "0011" => cat <= "0110000";
       when "0100" => cat <= "0011001";
       when "0101" => cat <= "0010010";
       when "0110" => cat <= "0000010";
       when "0111" => cat <= "1111000";
       when "1000" => cat <= "0000000";
       when "1001" => cat <= "0010000";
       when "1010" => cat <= "0001000";
       when "1011" => cat <= "0000011";
       when "1100" => cat <= "1000110";
       when "1101" => cat <= "0100001";
       when "1110" => cat <= "0000110";
       when "1111" => cat <= "0001110";
       when others => cat <= "1111111";
    end case;
    end process;

end Behavioral;