// Seed: 2750010459
module module_0 (
    input supply1 id_0,
    input wor id_1
);
  assign id_3 = id_0;
  generate
    wor id_4;
  endgenerate
  assign id_4 = id_0;
  logic [7:0] id_5;
  assign id_4 = 1;
  assign id_5[1'b0 : 1] = 1;
  wire id_6;
  assign id_4 = 1;
  id_7(
      .id_0(1), .id_1(1)
  );
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    output uwire id_8,
    output tri id_9,
    output tri0 id_10,
    input tri id_11,
    output wire id_12
);
  assign id_10 = 1;
  module_0(
      id_11, id_5
  );
endmodule
