
*** Running vivado
    with args -log system_fir_interpolation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_interpolation_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_fir_interpolation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.660 ; gain = 0.023 ; free physical = 100 ; free virtual = 3099
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_fir_interpolation_0_0
Command: synth_design -top system_fir_interpolation_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1048266

*** Running vivado
    with args -log system_fir_interpolation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_interpolation_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_fir_interpolation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.211 ; gain = 60.508 ; free physical = 128 ; free virtual = 4434
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_fir_interpolation_0_0
Command: synth_design -top system_fir_interpolation_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log system_fir_interpolation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_interpolation_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_fir_interpolation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1266.754 ; gain = 0.023 ; free physical = 128 ; free virtual = 4487
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_fir_interpolation_0_0
Command: synth_design -top system_fir_interpolation_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log system_fir_interpolation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_interpolation_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_fir_interpolation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1331.242 ; gain = 120.992 ; free physical = 111 ; free virtual = 4206
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_fir_interpolation_0_0
Command: synth_design -top system_fir_interpolation_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1

*** Running vivado
    with args -log system_fir_interpolation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_interpolation_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_fir_interpolation_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.145 ; gain = 0.023 ; free physical = 6476 ; free virtual = 12206
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_fir_interpolation_0_0
Command: synth_design -top system_fir_interpolation_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4725

*** Running vivado
    with args -log system_fir_interpolation_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_interpolation_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_fir_interpolation_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raincorn/pluto/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_fir_interpolation_0_0
Command: synth_design -top system_fir_interpolation_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5601
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.258 ; gain = 369.801 ; free physical = 3205 ; free virtual = 9050
Synthesis current peak Physical Memory [PSS] (MB): peak = 1164.457; parent = 1034.410; children = 130.047
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2934.961; parent = 1954.199; children = 980.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_0_0' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ipshared/d172/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:206]
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_0_0' (0#1) [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_B in module dpr_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_A in module dpr_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_B in module dpr_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.164 ; gain = 593.707 ; free physical = 2595 ; free virtual = 8472
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 130.047
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.930; parent = 2172.168; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2189.977 ; gain = 611.520 ; free physical = 2568 ; free virtual = 8445
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 130.047
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.742; parent = 2189.980; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2189.977 ; gain = 611.520 ; free physical = 2567 ; free virtual = 8445
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 130.047
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3170.742; parent = 2189.980; children = 980.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2195.914 ; gain = 0.000 ; free physical = 2545 ; free virtual = 8422
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_fir_interpolation_0_0/system_fir_interpolation_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_fir_interpolation_0_0/system_fir_interpolation_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.gen/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_fir_interpolation_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_fir_interpolation_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.727 ; gain = 0.000 ; free physical = 2397 ; free virtual = 8279
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2324.727 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8267
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 2351 ; free virtual = 8228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 130.566
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 2349 ; free virtual = 8226
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 130.566
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_fir_interpolation_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 2382 ; free virtual = 8260
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 130.566
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 2647 ; free virtual = 8527
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 131.703
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 4290 ; free virtual = 10173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 138.363
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7692 ; free virtual = 13561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7679 ; free virtual = 13540
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 6996 ; free virtual = 12867
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7521 ; free virtual = 13412
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7515 ; free virtual = 13406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7494 ; free virtual = 13385
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7478 ; free virtual = 13369
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7473 ; free virtual = 13364
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7452 ; free virtual = 13343
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping                                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc__parameterized1 | (PCIN+C'+PCIN[47])'                            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0 | Dynamic                                        | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|calc_30              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc_29              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc_28              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc_27              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc_26              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc_25              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc_24              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc_23              | (PCIN+((Dynamically Configured Multiplier))')' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 1     | 1    | 1    | 
|calc                 | (C'+((Dynamically Configured Multiplier))')'   | -      | -      | 0      | -      | 48     | -    | -    | 1    | -    | 1     | 1    | 1    | 
+---------------------+------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DSP48E1  |    11|
|4     |LUT1     |    12|
|5     |LUT2     |    15|
|6     |LUT3     |   220|
|7     |LUT4     |    19|
|8     |LUT5     |    17|
|9     |LUT6     |     8|
|10    |RAM16X1D |    16|
|11    |SRL16E   |   153|
|12    |FDRE     |   945|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7443 ; free virtual = 13334
Synthesis current peak Physical Memory [PSS] (MB): peak = 1332.185; parent = 1202.652; children = 145.659
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3273.477; parent = 2292.715; children = 980.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2324.727 ; gain = 611.520 ; free physical = 7486 ; free virtual = 13377
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2324.727 ; gain = 746.270 ; free physical = 7470 ; free virtual = 13361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2324.727 ; gain = 0.000 ; free physical = 7523 ; free virtual = 13414
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2324.727 ; gain = 0.000 ; free physical = 7297 ; free virtual = 13188
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances

Synth Design complete, checksum: e801ed8c
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 2324.727 ; gain = 999.426 ; free physical = 7467 ; free virtual = 13358
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_fir_interpolation_0_0_synth_1/system_fir_interpolation_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_fir_interpolation_0_0, cache-ID = 988f731807fb53fa
INFO: [Coretcl 2-1174] Renamed 88 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/raincorn/pluto/plutosdr-fw/hdl/projects/tjd/tjd.runs/system_fir_interpolation_0_0_synth_1/system_fir_interpolation_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_fir_interpolation_0_0_utilization_synth.rpt -pb system_fir_interpolation_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 20:10:30 2024...
