// Seed: 254917880
`define pp_1 0
module module_0 (
    output id_2,
    output logic id_3,
    output logic id_4,
    input id_5
);
  logic id_6, id_7;
  logic id_8;
  always @(posedge id_4) repeat (~id_6.id_6);
  always id_2 = 1'b0;
  type_1.type_2
      id_9 (
          .id_0(id_7),
          .id_1(id_8)
      ),
      id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    id_1
);
  output id_1;
  always begin
    id_1 <= #1 1;
  end
  assign id_1 = id_1;
  logic id_2;
  logic _id_3, id_4;
  initial if (id_3);
  type_0
      id_5 (
          .id_0(id_3),
          .id_1(1),
          .id_2(id_3[1'b0][1][1 : id_3-id_3|1] !== 1),
          .id_3(1)
      ),
      id_6,
      id_7;
endmodule
