[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenModHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 97
LIB: work
FILE: ${SURELOG_DIR}/tests/GenModHierPath/dut.sv
n<> u<96> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<96> s<94> l<1:1>
  n<> u<94> t<Source_text> p<96> c<28> s<95> l<1:1> el<20:10>
    n<> u<28> t<Description> p<94> c<27> s<93> l<1:1> el<5:10>
      n<> u<27> t<Module_declaration> p<28> c<6> l<1:1> el<5:10>
        n<> u<6> t<Module_nonansi_header> p<27> c<2> s<25> l<1:1> el<1:27>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<ForNarrowRequest> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:24>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:24> el<1:24>
          n<> u<5> t<Port_list> p<6> l<1:24> el<1:26>
        n<> u<25> t<Module_item> p<27> c<24> s<26> l<3:3> el<3:17>
          n<> u<24> t<Non_port_module_item> p<25> c<23> l<3:3> el<3:17>
            n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:3> el<3:17>
              n<> u<22> t<Module_common_item> p<23> c<21> l<3:3> el<3:17>
                n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<3:3> el<3:17>
                  n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:3> el<3:17>
                    n<> u<19> t<Data_declaration> p<20> c<18> l<3:3> el<3:17>
                      n<> u<18> t<Variable_declaration> p<19> c<8> l<3:3> el<3:17>
                        n<> u<8> t<Data_type> p<18> c<7> s<17> l<3:3> el<3:6>
                          n<> u<7> t<IntegerAtomType_Int> p<8> l<3:3> el<3:6>
                        n<> u<17> t<Variable_decl_assignment_list> p<18> c<16> l<3:7> el<3:16>
                          n<> u<16> t<Variable_decl_assignment> p<17> c<9> l<3:7> el<3:16>
                            n<array> u<9> t<STRING_CONST> p<16> s<15> l<3:7> el<3:12>
                            n<> u<15> t<Variable_dimension> p<16> c<14> l<3:12> el<3:16>
                              n<> u<14> t<Unpacked_dimension> p<15> c<13> l<3:12> el<3:16>
                                n<> u<13> t<Constant_expression> p<14> c<12> l<3:13> el<3:15>
                                  n<> u<12> t<Constant_primary> p<13> c<11> l<3:13> el<3:15>
                                    n<> u<11> t<Primary_literal> p<12> c<10> l<3:13> el<3:15>
                                      n<10> u<10> t<INT_CONST> p<11> l<3:13> el<3:15>
        n<> u<26> t<ENDMODULE> p<27> l<5:1> el<5:10>
    n<> u<93> t<Description> p<94> c<92> l<8:1> el<20:10>
      n<> u<92> t<Module_declaration> p<93> c<33> l<8:1> el<20:10>
        n<> u<33> t<Module_nonansi_header> p<92> c<29> s<60> l<8:1> el<8:30>
          n<module> u<29> t<Module_keyword> p<33> s<30> l<8:1> el<8:7>
          n<InitializedBlockRAM> u<30> t<STRING_CONST> p<33> s<31> l<8:8> el<8:27>
          n<> u<31> t<Package_import_declaration_list> p<33> s<32> l<8:27> el<8:27>
          n<> u<32> t<Port_list> p<33> l<8:27> el<8:29>
        n<> u<60> t<Module_item> p<92> c<59> s<90> l<10:3> el<14:14>
          n<> u<59> t<Non_port_module_item> p<60> c<58> l<10:3> el<14:14>
            n<> u<58> t<Generate_region> p<59> c<56> l<10:3> el<14:14>
              n<> u<56> t<Generate_item> p<58> c<55> s<57> l<11:5> el<13:8>
                n<> u<55> t<Module_or_generate_item> p<56> c<54> l<11:5> el<13:8>
                  n<> u<54> t<Module_common_item> p<55> c<53> l<11:5> el<13:8>
                    n<> u<53> t<Conditional_generate_construct> p<54> c<52> l<11:5> el<13:8>
                      n<> u<52> t<If_generate_construct> p<53> c<51> l<11:5> el<13:8>
                        n<> u<51> t<IF> p<52> s<37> l<11:5> el<11:7>
                        n<> u<37> t<Constant_expression> p<52> c<36> s<50> l<11:9> el<11:10>
                          n<> u<36> t<Constant_primary> p<37> c<35> l<11:9> el<11:10>
                            n<> u<35> t<Primary_literal> p<36> c<34> l<11:9> el<11:10>
                              n<1> u<34> t<INT_CONST> p<35> l<11:9> el<11:10>
                        n<> u<50> t<Generate_item> p<52> c<49> l<11:12> el<13:8>
                          n<> u<49> t<Generate_begin_end_block> p<50> c<38> l<11:12> el<13:8>
                            n<body> u<38> t<STRING_CONST> p<49> s<47> l<11:20> el<11:24>
                            n<> u<47> t<Generate_item> p<49> c<46> s<48> l<12:9> el<12:33>
                              n<> u<46> t<Module_or_generate_item> p<47> c<45> l<12:9> el<12:33>
                                n<> u<45> t<Module_instantiation> p<46> c<39> l<12:9> el<12:33>
                                  n<ForNarrowRequest> u<39> t<STRING_CONST> p<45> s<44> l<12:9> el<12:25>
                                  n<> u<44> t<Hierarchical_instance> p<45> c<41> l<12:26> el<12:32>
                                    n<> u<41> t<Name_of_instance> p<44> c<40> s<43> l<12:26> el<12:29>
                                      n<ram> u<40> t<STRING_CONST> p<41> l<12:26> el<12:29>
                                    n<> u<43> t<Port_connection_list> p<44> c<42> l<12:31> el<12:31>
                                      n<> u<42> t<Ordered_port_connection> p<43> l<12:31> el<12:31>
                            n<> u<48> t<END> p<49> l<13:5> el<13:8>
              n<> u<57> t<ENDGENERATE> p<58> l<14:3> el<14:14>
        n<> u<90> t<Module_item> p<92> c<89> s<91> l<16:3> el<18:14>
          n<> u<89> t<Non_port_module_item> p<90> c<88> l<16:3> el<18:14>
            n<> u<88> t<Module_or_generate_item> p<89> c<87> l<16:3> el<18:14>
              n<> u<87> t<Module_common_item> p<88> c<86> l<16:3> el<18:14>
                n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<16:3> el<18:14>
                  n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<16:3> el<18:14>
                    n<> u<84> t<Function_declaration> p<85> c<61> l<16:3> el<18:14>
                      n<> u<61> t<Lifetime_Automatic> p<84> s<83> l<16:12> el<16:21>
                      n<> u<83> t<Function_body_declaration> p<84> c<63> l<16:22> el<18:14>
                        n<> u<63> t<Function_data_type_or_implicit> p<83> c<62> s<64> l<16:22> el<16:26>
                          n<> u<62> t<Function_data_type> p<63> l<16:22> el<16:26>
                        n<InitializeMemory> u<64> t<STRING_CONST> p<83> s<65> l<16:27> el<16:43>
                        n<> u<65> t<Tf_port_item_list> p<83> s<81> l<16:43> el<16:45>
                        n<> u<81> t<Function_statement_or_null> p<83> c<80> s<82> l<17:5> el<17:31>
                          n<> u<80> t<Statement> p<81> c<79> l<17:5> el<17:31>
                            n<> u<79> t<Statement_item> p<80> c<78> l<17:5> el<17:31>
                              n<> u<78> t<Subroutine_call_statement> p<79> c<77> l<17:5> el<17:31>
                                n<> u<77> t<Subroutine_call> p<78> c<66> l<17:5> el<17:30>
                                  n<> u<66> t<Dollar_keyword> p<77> s<67> l<17:5> el<17:6>
                                  n<readmemh> u<67> t<STRING_CONST> p<77> s<76> l<17:6> el<17:14>
                                  n<> u<76> t<Argument_list> p<77> c<75> l<17:15> el<17:29>
                                    n<> u<75> t<Expression> p<76> c<74> l<17:15> el<17:29>
                                      n<> u<74> t<Primary> p<75> c<73> l<17:15> el<17:29>
                                        n<> u<73> t<Complex_func_call> p<74> c<68> l<17:15> el<17:29>
                                          n<body> u<68> t<STRING_CONST> p<73> s<69> l<17:15> el<17:19>
                                          n<ram> u<69> t<STRING_CONST> p<73> s<70> l<17:20> el<17:23>
                                          n<array> u<70> t<STRING_CONST> p<73> s<72> l<17:24> el<17:29>
                                          n<> u<72> t<Select> p<73> c<71> l<17:29> el<17:29>
                                            n<> u<71> t<Bit_select> p<72> l<17:29> el<17:29>
                        n<> u<82> t<ENDFUNCTION> p<83> l<18:3> el<18:14>
        n<> u<91> t<ENDMODULE> p<92> l<20:1> el<20:10>
  n<// InitializedBlockRAM> u<95> t<LINE_COMMENT> p<96> l<20:11> el<20:33>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenModHierPath/dut.sv:1:1: No timescale set for "ForNarrowRequest".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenModHierPath/dut.sv:8:1: No timescale set for "InitializedBlockRAM".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenModHierPath/dut.sv:1:1: Compile module "work@ForNarrowRequest".
[INF:CP0303] ${SURELOG_DIR}/tests/GenModHierPath/dut.sv:8:1: Compile module "work@InitializedBlockRAM".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Begin                                                  2
Constant                                               2
Design                                                 1
Function                                               1
GenIf                                                  1
GenRegion                                              1
HierPath                                               1
Identifier                                             5
IntTypespec                                            3
Module                                                 2
ModuleTypespec                                         2
Net                                                    1
Operation                                              1
Range                                                  1
RefModule                                              1
RefObj                                                 3
RefTypespec                                            5
SourceFile                                             1
SysFuncCall                                            1
VoidTypespec                                           1
------------------------------------------------------------
Total:                                                37
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenModHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ForNarrowRequest), line:1:8, endln:1:24
    |vpiParent:
    \_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
    |vpiName:work@ForNarrowRequest
  |vpiTypespec:
  \_IntTypespec: , line:3:3, endln:3:6
    |vpiParent:
    \_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
    |vpiSigned:1
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
  |vpiTypespec:
  \_ArrayTypespec: , line:3:12, endln:3:16
    |vpiParent:
    \_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:12, endln:3:16
      |vpiParent:
      \_ArrayTypespec: , line:3:12, endln:3:16
      |vpiRightRange:
      \_Operation: , line:3:13, endln:3:15
        |vpiParent:
        \_Range: , line:3:12, endln:3:16
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:13, endln:3:15
          |vpiParent:
          \_Operation: , line:3:13, endln:3:15
          |vpiTypespec:
          \_RefTypespec: (work@ForNarrowRequest), line:3:13, endln:3:15
            |vpiParent:
            \_Constant: , line:3:13, endln:3:15
            |vpiFullName:work@ForNarrowRequest
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:10
          |vpiValue:10
    |vpiElemTypespec:
    \_RefTypespec: (work@ForNarrowRequest), line:3:3, endln:3:6
      |vpiParent:
      \_ArrayTypespec: , line:3:12, endln:3:16
      |vpiFullName:work@ForNarrowRequest
      |vpiActual:
      \_IntTypespec: , line:3:3, endln:3:6
  |vpiImportTypespec:
  \_IntTypespec: , line:3:3, endln:3:6
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: , line:3:12, endln:3:16
  |vpiImportTypespec:
  \_Net: (work@ForNarrowRequest.array), line:3:7, endln:3:12
    |vpiParent:
    \_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@ForNarrowRequest.array), line:3:3, endln:3:6
      |vpiParent:
      \_Net: (work@ForNarrowRequest.array), line:3:7, endln:3:12
      |vpiFullName:work@ForNarrowRequest.array
      |vpiActual:
      \_ArrayTypespec: , line:3:12, endln:3:16
    |vpiName:array
    |vpiFullName:work@ForNarrowRequest.array
  |vpiDefName:work@ForNarrowRequest
  |vpiNet:
  \_Net: (work@ForNarrowRequest.array), line:3:7, endln:3:12
|vpiAllModules:
\_Module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:8:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@InitializedBlockRAM), line:8:8, endln:8:27
    |vpiParent:
    \_Module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:8:1, endln:20:10
    |vpiName:work@InitializedBlockRAM
  |vpiInternalScope:
  \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
    |vpiParent:
    \_Module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:8:1, endln:20:10
    |vpiName:
    \_Identifier: (InitializeMemory), line:16:27, endln:16:43
      |vpiParent:
      \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiName:InitializeMemory
    |vpiFullName:work@InitializedBlockRAM.InitializeMemory
    |vpiTypespec:
    \_VoidTypespec: , line:16:22, endln:16:26
      |vpiParent:
      \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
    |vpiImportTypespec:
    \_VoidTypespec: , line:16:22, endln:16:26
    |vpiImportTypespec:
    \_Net: (work@InitializedBlockRAM.InitializeMemory.body), line:17:15, endln:17:19
      |vpiParent:
      \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiName:body
      |vpiFullName:work@InitializedBlockRAM.InitializeMemory.body
      |vpiNetType:1
    |vpiImportTypespec:
    \_Net: (work@InitializedBlockRAM.InitializeMemory.ram), line:17:20, endln:17:23
      |vpiParent:
      \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiName:ram
      |vpiFullName:work@InitializedBlockRAM.InitializeMemory.ram
      |vpiNetType:1
    |vpiImportTypespec:
    \_Net: (work@InitializedBlockRAM.InitializeMemory.array), line:17:24, endln:17:29
      |vpiParent:
      \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiName:array
      |vpiFullName:work@InitializedBlockRAM.InitializeMemory.array
      |vpiNetType:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@InitializedBlockRAM.InitializeMemory)
      |vpiParent:
      \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiFullName:work@InitializedBlockRAM.InitializeMemory
      |vpiActual:
      \_VoidTypespec: , line:16:22, endln:16:26
    |vpiStmt:
    \_SysFuncCall: ($readmemh), line:17:5, endln:17:30
      |vpiParent:
      \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
      |vpiName:
      \_Identifier: ($readmemh), line:17:6, endln:17:14
        |vpiParent:
        \_SysFuncCall: ($readmemh), line:17:5, endln:17:30
        |vpiName:$readmemh
      |vpiArgument:
      \_HierPath: (body.ram.array), line:17:15, endln:17:29
        |vpiParent:
        \_SysFuncCall: ($readmemh), line:17:5, endln:17:30
        |vpiName:body.ram.array
        |vpiActual:
        \_RefObj: (body), line:17:15, endln:17:19
          |vpiParent:
          \_HierPath: (body.ram.array), line:17:15, endln:17:29
          |vpiName:body
          |vpiActual:
          \_Net: (work@InitializedBlockRAM.InitializeMemory.body), line:17:15, endln:17:19
        |vpiActual:
        \_RefObj: (ram), line:17:20, endln:17:23
          |vpiParent:
          \_HierPath: (body.ram.array), line:17:15, endln:17:29
          |vpiName:ram
          |vpiActual:
          \_Net: (work@InitializedBlockRAM.InitializeMemory.ram), line:17:20, endln:17:23
        |vpiActual:
        \_RefObj: (work@InitializedBlockRAM.InitializeMemory.array), line:17:24, endln:17:29
          |vpiParent:
          \_HierPath: (body.ram.array), line:17:15, endln:17:29
          |vpiName:array
          |vpiFullName:work@InitializedBlockRAM.InitializeMemory.array
          |vpiActual:
          \_Net: (work@InitializedBlockRAM.InitializeMemory.array), line:17:24, endln:17:29
  |vpiInternalScope:
  \_GenRegion: (work@InitializedBlockRAM), line:10:3, endln:14:14
    |vpiParent:
    \_Module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:8:1, endln:20:10
    |vpiFullName:work@InitializedBlockRAM
    |vpiInternalScope:
    \_Begin: (work@InitializedBlockRAM), line:11:5, endln:13:8
      |vpiParent:
      \_GenRegion: (work@InitializedBlockRAM), line:10:3, endln:14:14
      |vpiFullName:work@InitializedBlockRAM
      |vpiInternalScope:
      \_Begin: (work@InitializedBlockRAM.body), line:11:12, endln:13:8
        |vpiParent:
        \_Begin: (work@InitializedBlockRAM), line:11:5, endln:13:8
        |vpiName:
        \_Identifier: (body), line:11:20, endln:11:24
          |vpiParent:
          \_Begin: (work@InitializedBlockRAM.body), line:11:12, endln:13:8
          |vpiName:body
        |vpiFullName:work@InitializedBlockRAM.body
        |vpiTypespec:
        \_ModuleTypespec: (work@ForNarrowRequest)
          |vpiParent:
          \_Design: (unnamed)
          |vpiName:work@ForNarrowRequest
          |vpiModule:
          \_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
        |vpiStmt:
        \_RefModule: work@ForNarrowRequest (ram), line:12:9, endln:12:25
          |vpiParent:
          \_Begin: (work@InitializedBlockRAM.body), line:11:12, endln:13:8
          |vpiName:ram
          |vpiDefName:work@ForNarrowRequest
          |vpiActual:
          \_Module: work@ForNarrowRequest (work@ForNarrowRequest), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:1:1, endln:5:10
      |vpiStmt:
      \_GenIf: , line:11:5, endln:13:8
        |vpiParent:
        \_Begin: (work@InitializedBlockRAM), line:11:5, endln:13:8
        |vpiCondition:
        \_Constant: , line:11:9, endln:11:10
          |vpiParent:
          \_GenIf: , line:11:5, endln:13:8
          |vpiTypespec:
          \_RefTypespec: (work@InitializedBlockRAM), line:11:9, endln:11:10
            |vpiParent:
            \_Constant: , line:11:9, endln:11:10
            |vpiFullName:work@InitializedBlockRAM
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
        |vpiStmt:
        \_Begin: (work@InitializedBlockRAM.body), line:11:12, endln:13:8
    |vpiStmt:
    \_Begin: (work@InitializedBlockRAM), line:11:5, endln:13:8
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:8:1, endln:20:10
  |vpiImportTypespec:
  \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@InitializedBlockRAM
  |vpiTaskFunc:
  \_Function: (work@InitializedBlockRAM.InitializeMemory), line:16:3, endln:18:14
|vpiTypespec:
\_ModuleTypespec: (work@ForNarrowRequest)
|vpiTypespec:
\_ModuleTypespec: (work@InitializedBlockRAM)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@InitializedBlockRAM
  |vpiModule:
  \_Module: work@InitializedBlockRAM (work@InitializedBlockRAM), file:${SURELOG_DIR}/tests/GenModHierPath/dut.sv, line:8:1, endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
