// Seed: 2855923424
module module_0;
  logic [1 : -1] id_1;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd33
) (
    output tri id_0,
    input uwire id_1,
    input supply0 _id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    output tri id_8,
    output supply0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    output tri0 id_16
);
  logic id_18;
  logic [7:0][1  ==  1 'b0 : -1  ~^  id_2] id_19, id_20, id_21;
  assign #(1) id_16 = id_13 == id_11;
  assign id_21[1'd0] = 1'd0;
  assign id_16 = id_6;
  module_0 modCall_1 ();
endmodule
