Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  5 15:01:23 2023
| Host         : ACERLED05 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file parte2_timing_summary_routed.rpt -pb parte2_timing_summary_routed.pb -rpx parte2_timing_summary_routed.rpx -warn_on_violation
| Design       : parte2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (18)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLK_1Hz_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   97          inf        0.000                      0                   97           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_alu[0]
                            (input port)
  Destination:            O[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.169ns (43.893%)  route 5.330ns (56.107%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_alu[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_alu[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sel_alu_IBUF[0]_inst/O
                         net (fo=9, routed)           1.417     2.354    sel_alu_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     2.478 r  O_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.998     3.476    O_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.600 r  O_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.015     4.615    O_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I2_O)        0.152     4.767 r  O_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.900     6.667    O_OBUF[5]
    L17                  OBUF (Prop_obuf_I_O)         2.832     9.499 r  O_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.499    O[5]
    L17                                                               r  O[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_alu[0]
                            (input port)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 4.125ns (44.140%)  route 5.220ns (55.860%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_alu[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_alu[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sel_alu_IBUF[0]_inst/O
                         net (fo=9, routed)           1.417     2.354    sel_alu_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     2.478 r  O_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.998     3.476    O_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.600 r  O_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.012     4.612    O_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I1_O)        0.152     4.764 r  O_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.793     6.558    O_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         2.787     9.345 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.345    O[3]
    N17                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_alu[0]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 4.148ns (44.635%)  route 5.146ns (55.365%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_alu[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_alu[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sel_alu_IBUF[0]_inst/O
                         net (fo=9, routed)           1.417     2.354    sel_alu_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     2.478 r  O_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.998     3.476    O_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.600 r  O_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.059     4.659    O_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I1_O)        0.153     4.812 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     6.484    O_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.810     9.294 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.294    O[1]
    P18                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_alu[0]
                            (input port)
  Destination:            O[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 3.921ns (42.231%)  route 5.364ns (57.769%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_alu[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_alu[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sel_alu_IBUF[0]_inst/O
                         net (fo=9, routed)           1.417     2.354    sel_alu_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     2.478 r  O_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.998     3.476    O_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.600 r  O_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.059     4.659    O_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  O_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.890     6.674    O_OBUF[6]
    M19                  OBUF (Prop_obuf_I_O)         2.612     9.286 r  O_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.286    O[6]
    M19                                                               r  O[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_alu[0]
                            (input port)
  Destination:            O[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.269ns  (logic 3.939ns (42.499%)  route 5.330ns (57.501%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_alu[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_alu[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sel_alu_IBUF[0]_inst/O
                         net (fo=9, routed)           1.417     2.354    sel_alu_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     2.478 r  O_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.998     3.476    O_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.600 r  O_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.015     4.615    O_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.739 r  O_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.900     6.639    O_OBUF[4]
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.269 r  O_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.269    O[4]
    K17                                                               r  O[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_alu[0]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.040ns  (logic 3.903ns (43.171%)  route 5.138ns (56.829%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_alu[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_alu[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sel_alu_IBUF[0]_inst/O
                         net (fo=9, routed)           1.417     2.354    sel_alu_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     2.478 r  O_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.998     3.476    O_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.600 r  O_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.052     4.652    O_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.124     4.776 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     6.447    O_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         2.593     9.040 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.040    O[0]
    R18                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_alu[0]
                            (input port)
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 3.899ns (43.336%)  route 5.098ns (56.664%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel_alu[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_alu[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  sel_alu_IBUF[0]_inst/O
                         net (fo=9, routed)           1.417     2.354    sel_alu_IBUF[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.124     2.478 r  O_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.998     3.476    O_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.600 r  O_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.012     4.612    O_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.124     4.736 r  O_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     6.408    O_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         2.590     8.997 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.997    O[2]
    P17                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.594ns  (logic 0.890ns (24.766%)  route 2.704ns (75.234%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  count_clk_reg[10]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  count_clk_reg[10]/Q
                         net (fo=2, routed)           0.866     1.384    count_clk[10]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.508 f  count_clk[31]_i_8/O
                         net (fo=1, routed)           0.264     1.772    count_clk[31]_i_8_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  count_clk[31]_i_3/O
                         net (fo=2, routed)           0.862     2.758    count_clk[31]_i_3_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124     2.882 r  count_clk[31]_i_1/O
                         net (fo=32, routed)          0.712     3.594    count_clk[31]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  count_clk_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.594ns  (logic 0.890ns (24.766%)  route 2.704ns (75.234%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  count_clk_reg[10]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  count_clk_reg[10]/Q
                         net (fo=2, routed)           0.866     1.384    count_clk[10]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.508 f  count_clk[31]_i_8/O
                         net (fo=1, routed)           0.264     1.772    count_clk[31]_i_8_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  count_clk[31]_i_3/O
                         net (fo=2, routed)           0.862     2.758    count_clk[31]_i_3_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124     2.882 r  count_clk[31]_i_1/O
                         net (fo=32, routed)          0.712     3.594    count_clk[31]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  count_clk_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.594ns  (logic 0.890ns (24.766%)  route 2.704ns (75.234%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  count_clk_reg[10]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  count_clk_reg[10]/Q
                         net (fo=2, routed)           0.866     1.384    count_clk[10]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.508 f  count_clk[31]_i_8/O
                         net (fo=1, routed)           0.264     1.772    count_clk[31]_i_8_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.124     1.896 r  count_clk[31]_i_3/O
                         net (fo=2, routed)           0.862     2.758    count_clk[31]_i_3_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124     2.882 r  count_clk[31]_i_1/O
                         net (fo=32, routed)          0.712     3.594    count_clk[31]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  count_clk_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_clk_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  count_clk_reg[0]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  count_clk_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    count_clk[0]
    SLICE_X3Y8           LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  count_clk[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_1_in[0]
    SLICE_X3Y8           FDRE                                         r  count_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_1Hz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_1Hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  CLK_1Hz_reg/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLK_1Hz_reg/Q
                         net (fo=9, routed)           0.168     0.309    CLK_1Hz_reg_n_0
    SLICE_X3Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  CLK_1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.354    CLK_1Hz_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  CLK_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_interno_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_interno_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  clk_interno_reg/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk_interno_reg/Q
                         net (fo=2, routed)           0.185     0.326    clk_interno
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clk_interno_i_1/O
                         net (fo=1, routed)           0.000     0.371    p_0_in
    SLICE_X36Y46         FDRE                                         r  clk_interno_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE                         0.000     0.000 r  count_clk_reg[7]/C
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_clk_reg[7]/Q
                         net (fo=2, routed)           0.125     0.289    count_clk[7]
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  count_clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    p_1_in[7]
    SLICE_X2Y8           FDRE                                         r  count_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE                         0.000     0.000 r  count_clk_reg[19]/C
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_clk_reg[19]/Q
                         net (fo=2, routed)           0.126     0.290    count_clk[19]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  count_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    p_1_in[19]
    SLICE_X2Y11          FDRE                                         r  count_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  count_clk_reg[11]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_clk_reg[11]/Q
                         net (fo=2, routed)           0.127     0.291    count_clk[11]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[11]
    SLICE_X2Y9           FDRE                                         r  count_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  count_clk_reg[23]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_clk_reg[23]/Q
                         net (fo=2, routed)           0.127     0.291    count_clk[23]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_clk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[23]
    SLICE_X2Y12          FDRE                                         r  count_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  count_clk_reg[27]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_clk_reg[27]/Q
                         net (fo=2, routed)           0.127     0.291    count_clk[27]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_clk_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[27]
    SLICE_X2Y13          FDRE                                         r  count_clk_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  count_clk_reg[3]/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_clk_reg[3]/Q
                         net (fo=2, routed)           0.127     0.291    count_clk[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[3]
    SLICE_X2Y7           FDRE                                         r  count_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_clk_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_clk_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  count_clk_reg[15]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_clk_reg[15]/Q
                         net (fo=2, routed)           0.127     0.291    count_clk[15]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    p_1_in[15]
    SLICE_X2Y10          FDRE                                         r  count_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------





