Return-Path: <devicetree+bounces-320240-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id QGKfEa3XR2q2gAAAu9opvQ
	(envelope-from <devicetree+bounces-320240-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 03 Jul 2026 17:39:25 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 7E706703F18
	for <lists+devicetree@lfdr.de>; Fri, 03 Jul 2026 17:39:24 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=kernel.org header.s=k20260515 header.b=c2Q8yKTb;
	dmarc=pass (policy=quarantine) header.from=kernel.org;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-320240-lists+devicetree=lfdr.de@vger.kernel.org" designates 2600:3c0a:e001:db::12fc:5321 as permitted sender) smtp.mailfrom="devicetree+bounces-320240-lists+devicetree=lfdr.de@vger.kernel.org";
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 18D55302D084
	for <lists+devicetree@lfdr.de>; Fri,  3 Jul 2026 15:33:41 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id C18F2233937;
	Fri,  3 Jul 2026 15:33:39 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 52104279917;
	Fri,  3 Jul 2026 15:33:38 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1783092819; cv=none; b=mqp811NjKKiXVdW98MBmpOVnJfLHDokep7bIQW/gKeVW3aZcgoHt+J9bnb95ykvhO2Wwq1s62InSx010XlME6ZHkWNLLxl1C5qKGdJ/PCXsQDo2ss8hHy41BHbX8VU97GyUfXv9qE0bQz+ZBl0xKSOLvuP/TnsL5R1nYehKoqu4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1783092819; c=relaxed/simple;
	bh=Kqx9wUCFM9/qBWSQCRYrQ/6Nmh3G78kJwf4apec+VQY=;
	h=From:Subject:To:Cc:In-Reply-To:References:Content-Type:Date:
	 Message-Id; b=rPyw20i5LvXGzUVUs9rDjW2K4L46gJUs+PWG5bvKYy8/TEg/kEeiRb4NxjDDtg79dZWqnPVP7AGwhd8PFMgwaLtI50Mvwm+bn095YBW2mBrTwFE27cpHispS7NU/SfbTadGnZgKhfkXlner8Udkwycw0B0XRH7yHDkJXMWj8oEE=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=c2Q8yKTb; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id B5AFF1F000E9;
	Fri,  3 Jul 2026 15:33:37 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1783092818;
	bh=EP6db0OmqHcY3WIp3R5BB2pZGmx1sQSCAis9bZ4x3vs=;
	h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date;
	b=c2Q8yKTbdY2TItKN6Mko/CZCOuS/WWais9AY2lx7eyRMpCQ3R0Ivna3koCmkqflGd
	 lldPHrloQssSZnZcodixz0aXiFiFYNUKHDJLSaC41k0zmJxkw9g6pz/zbkBN+lP+QZ
	 2Z1XdX9oJGoQdNv7Y0d3oe0pVuaxWTkJMj/IuzxuqdgmwJKULMv8BD0zcqmktHMQgC
	 UfBFy7CwIOyE6Vl2uS8VhiNC9EOPUgEzz1xhiiAjH/nxmbCaADK3Xvp6iHD6siZu6q
	 HHv4Q60/NslYV0hZg4dnEoGThHvhypRPW2oJvR0XfIkMhgHshURi+9MF7Ooo4Hxr9Y
	 ascqc5CNpohww==
From: sashiko-bot@kernel.org
Subject: Re: [PATCH v7 2/4] pwm: sun8i: Add H616 PWM support
Reply-To: sashiko-reviews@lists.linux.dev
To: "Richard Genoud" <richard.genoud@bootlin.com>
Cc: devicetree@vger.kernel.org, conor+dt@kernel.org, linux-sunxi@lists.linux.dev, robh@kernel.org
In-Reply-To: <20260703152215.192859-3-richard.genoud@bootlin.com>
References: <20260703152215.192859-1-richard.genoud@bootlin.com>
 <20260703152215.192859-3-richard.genoud@bootlin.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Date: Fri, 03 Jul 2026 15:33:37 +0000
Message-Id: <20260703153337.B5AFF1F000E9@smtp.kernel.org>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-1.66 / 15.00];
	WHITELIST_SPF_DKIM(-3.00)[kernel.org:d:+,kernel.org:s:+];
	MISSING_MIME_VERSION(2.00)[];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20260515];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	REPLYTO_DN_EQ_FROM_DN(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	TAGGED_FROM(0.00)[bounces-320240-lists,devicetree=lfdr.de];
	DBL_BLOCKED_OPENRESOLVER(0.00)[lists.linux.dev:replyto,smtp.kernel.org:mid,bootlin.com:email,sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,sashiko.dev:url,vger.kernel.org:from_smtp];
	FORGED_SENDER(0.00)[sashiko-bot@kernel.org,devicetree@vger.kernel.org];
	TO_DN_SOME(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:richard.genoud@bootlin.com,m:devicetree@vger.kernel.org,m:conor+dt@kernel.org,m:linux-sunxi@lists.linux.dev,m:robh@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[lists@lfdr.de];
	REPLYTO_DOM_NEQ_FROM_DOM(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	REPLYTO_DOM_NEQ_TO_DOM(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sashiko-bot@kernel.org,devicetree@vger.kernel.org];
	PRECEDENCE_BULK(0.00)[];
	DKIM_TRACE(0.00)[kernel.org:+];
	TAGGED_RCPT(0.00)[devicetree,dt];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	RCPT_COUNT_FIVE(0.00)[5];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	MISSING_XM_UA(0.00)[];
	FROM_NO_DN(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	HAS_REPLYTO(0.00)[sashiko-reviews@lists.linux.dev]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 7E706703F18

Thank you for your contribution! Sashiko AI review found 9 potential issue(=
s) to consider:
- [High] Insufficient memory is allocated for the `parent_names` array, cau=
sing a heap buffer overflow when the clock has multiple parents.
- [High] The driver mutates statically allocated global clock templates dur=
ing probe, causing MMIO address corruption and Use-After-Free.
- [High] Computed PWM duty cycle suffers from integer truncation, resulting=
 in a 0% duty cycle when 100% is requested at the maximum period.
- [High] Composite clocks manually registered during probe are leaked on er=
ror paths.
- [High] The driver registers clocks with the CCF before deasserting the ha=
rdware reset control, risking MMIO accesses to a reset block.
- [High] Error in `sun8i_pwm_request` leaks channel state, and `sun8i_pwm_f=
ree` has a data race.
- [High] Direct hardware modification inside the clock framework's `of_xlat=
e` callback.
- [High] Missing error check for `clk_round_rate()` return value assigned t=
o an unsigned variable.
- [High] Shared parent clock rate can be arbitrarily modified by sibling ch=
annels, disrupting active waveforms.
--

commit 0552ac994a2720884880e2f7a90a1ceb9b7e36e6
Author: Richard Genoud <richard.genoud@bootlin.com>

pwm: sun8i: Add H616 PWM support
   =20
Add driver for Allwinner H616 PWM controller, supporting up to 6
channels.
Those channels output can be either a PWM signal output or a clock
output, thanks to the bypass.

[ ... ]

> diff --git a/drivers/pwm/pwm-sun8i.c b/drivers/pwm/pwm-sun8i.c
> new file mode 100644
> index 0000000000000..8f1023e3a2e5a
> --- /dev/null
> +++ b/drivers/pwm/pwm-sun8i.c
> @@ -0,0 +1,938 @@

[ ... ]

> +static int sun8i_pwm_request(struct pwm_chip *chip, struct pwm_device *p=
wm)
> +{
> +	struct sun8i_pwm_chip *sun8i_chip =3D sun8i_pwm_from_chip(chip);
> +	struct sun8i_pwm_channel *chan =3D &sun8i_chip->channels[pwm->hwpwm];
> +
> +	scoped_guard(spinlock_irqsave, &sun8i_chip->clk_pdata->lock) {
> +		if (chan->mode =3D=3D SUN8I_PWM_MODE_CLK)
> +			return -EBUSY;
> +		chan->mode =3D SUN8I_PWM_MODE_PWM;
> +	}
> +
> +	return clk_prepare_enable(chan->pwm_clk);
> +}

[Severity: High]
If clk_prepare_enable() fails and returns an error, does this leave the
channel permanently marked as SUN8I_PWM_MODE_PWM? This could prevent future
use of the channel.

> +static void sun8i_pwm_free(struct pwm_chip *chip, struct pwm_device *pwm)
> +{
> +	struct sun8i_pwm_chip *sun8i_chip =3D sun8i_pwm_from_chip(chip);
> +	struct sun8i_pwm_channel *chan =3D &sun8i_chip->channels[pwm->hwpwm];
> +
> +	clk_disable_unprepare(chan->pwm_clk);
> +	chan->mode =3D SUN8I_PWM_MODE_NONE;
> +}

[Severity: High]
Is there a data race here?

The chan->mode state is modified without holding clk_pdata->lock, but it is=
=20
read and written concurrently under the lock in sun8i_pwm_request() and=20
sun8i_pwm_of_clk_get().

[ ... ]

> +static int sun8i_pwm_write_waveform(struct pwm_chip *chip,
> +				    struct pwm_device *pwm, const void *_wfhw)
> +{
> +	const struct sun8i_pwm_waveform *wfhw =3D _wfhw;
> +	struct sun8i_pwm_chip *sun8i_chip =3D sun8i_pwm_from_chip(chip);
> +	struct sun8i_pwm_channel *chan =3D &sun8i_chip->channels[pwm->hwpwm];
> +	unsigned long flags;
> +	u32 val;
> +	int ret;
> +
> +	ret =3D clk_set_rate(chan->pwm_clk, wfhw->clk_rate);
> +	if (ret)
> +		return ret;

[Severity: High]
Since the channel clocks are registered with the CLK_SET_RATE_PARENT flag,
they share paired parent clocks. If clk_set_rate() changes the frequency of
the shared parent to satisfy this request, will it transparently corrupt the
active PWM waveform output of the sibling channel?

[ ... ]

> +static int sun8i_pwm_round_waveform_tohw(struct pwm_chip *chip,
> +					 struct pwm_device *pwm,
> +					 const struct pwm_waveform *wf,
> +					 void *_wfhw)
> +{

[ ... ]

> +	max_rate =3D clk_round_rate(chan->pwm_clk, U32_MAX);

[Severity: High]
Since clk_round_rate() returns a long that can contain a negative error
code, will assigning it directly to the unsigned long max_rate cause issues=
?=20

If an error is returned, this would cast to a massive unsigned value and
corrupt the subsequent period_ratio calculations.

[ ... ]

> +	wfhw->duty_ticks =3D mul_u64_u64_div_u64(calc_rate, duty_cycle,
> +					       NSEC_PER_SEC);
> +
> +	if (wfhw->duty_ticks > wfhw->period_ticks)
> +		wfhw->duty_ticks =3D wfhw->period_ticks;

[Severity: High]
Does this calculation suffer from integer truncation?

The wfhw->duty_ticks field is declared as a u16. If the period is at its
maximum (65536) and a 100% duty cycle is requested, the 64-bit calculation
yields 65536. When assigned to the u16 field, this will silently truncate
to 0.

The subsequent bounds check:
    if (wfhw->duty_ticks > wfhw->period_ticks)

would evaluate as 0 > 65536, which is false, resulting in the hardware
being programmed with a 0% duty cycle instead of 100%.

[ ... ]

> +static struct clk_hw *sun8i_pwm_of_clk_get(struct of_phandle_args *clksp=
ec,
> +					   void *data)
> +{

[ ... ]

> +	if (IS_ERR(ret_clk))
> +		goto out;
> +
> +	sun8i_pwm_set_bypass(sun8i_chip, idx, true);
> +out:
> +	return ret_clk;
> +}

[Severity: High]
Is it safe to directly mutate hardware registers via sun8i_pwm_set_bypass()
inside the clock framework's translation callback?

Clock translation can happen speculatively or multiple times (for example,
when a client driver defers probe). Mutating hardware state during
translation bypasses standard clock lifecycle semantics (prepare/enable)
and might leave the hardware in an unexpected state if the translation
doesn't proceed to activation.

[ ... ]

> +static int sun8i_add_composite_clk(struct clk_pwm_data *data,
> +				   void __iomem *reg, spinlock_t *lock,
> +				   struct device *dev, struct clk_hw **hw)
> +{
> +	const struct clk_ops *mux_ops =3D NULL, *gate_ops =3D NULL, *rate_ops =
=3D NULL;
> +	struct clk_hw *mux_hw =3D NULL, *gate_hw =3D NULL, *rate_hw =3D NULL;
> +	struct device_node *node =3D dev->of_node;
> +
> +	if (data->mux_hw) {
> +		struct clk_mux *mux;
> +
> +		mux_hw =3D data->mux_hw;
> +		mux =3D to_clk_mux(mux_hw);
> +		mux->lock =3D lock;
> +		mux_ops =3D mux_hw->init->ops;
> +		mux->reg =3D (uintptr_t)mux->reg + reg;
> +	}

[Severity: High]
Does this code mutate statically allocated global clock templates during pr=
obe?

The pwmcc_data array and its referenced clock component objects (like
mux_xy_01) are globally static. Modifying these instances with per-device
state (such as adding the current MMIO base via mux->reg) means if the
driver probes multiple instances, or unbinds and rebounds, the global MMIO
pointers will be offset multiple times, leading to bad memory accesses.

[ ... ]

> +	/*
> +	 * Retrieve the parent clock names from DTS for pwm-clk-srcxy
> +	 */
> +	if (!data->parent_names) {
> +		data->num_parents =3D of_clk_get_parent_count(node);
> +		if (data->num_parents =3D=3D 0)
> +			return -ENOENT;
> +
> +		data->parent_names =3D devm_kzalloc(dev,
> +						  sizeof(*data->parent_names),
> +						  GFP_KERNEL);
> +		for (unsigned int i =3D 0; i < data->num_parents; i++)
> +			data->parent_names[i] =3D of_clk_get_parent_name(node, i);
> +	}

[Severity: High]
Is there a heap buffer overflow here if the device tree specifies multiple
clocks?

The allocation size is sizeof(*data->parent_names), which evaluates to the
size of a single pointer (8 bytes on 64-bit systems). However, the loop
writes data->num_parents pointers into this allocation.=20

Also, as mentioned above, modifying data->parent_names mutates the static
global template. If the device unbinds and rebounds, data->parent_names
will hold a dangling pointer to freed devm memory, leading to a
use-after-free on the next probe.

[ ... ]

> +static int sun8i_pwm_probe(struct platform_device *pdev)
> +{

[ ... ]

> +	ret =3D sun8i_pwm_init_clocks(pdev, sun8i_chip);
> +	if (ret)
> +		return ret;
> +
> +	for (unsigned int i =3D 0; i < data->npwm; i++) {
> +		struct sun8i_pwm_channel *chan =3D &sun8i_chip->channels[i];
> +		struct clk_hw **hw =3D &sun8i_chip->clk_pdata->hw_data->hws[i];
> +
> +		chan->pwm_clk =3D devm_clk_hw_get_clk(dev, *hw, NULL);
> +		if (IS_ERR(chan->pwm_clk)) {
> +			ret =3D dev_err_probe(dev, PTR_ERR(chan->pwm_clk),
> +					    "Failed to register PWM clock %d\n", i);
> +			return ret;
> +		}
> +		chan->mode =3D SUN8I_PWM_MODE_NONE;
> +	}
> +
> +	ret =3D devm_of_clk_add_hw_provider(dev, sun8i_pwm_of_clk_get, sun8i_ch=
ip);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to add HW clock provider\n");
> +
> +	ret =3D devm_add_action_or_reset(dev, sun8i_pwm_unregister_clk,
> +				       sun8i_chip->clk_pdata->hw_data);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Failed to add devm action\n");

[Severity: High]
Are the composite clocks leaked on early return paths?

sun8i_pwm_init_clocks() manually registers clock objects with the CCF, but
the teardown action (sun8i_pwm_unregister_clk) is only hooked up to devres
much later. If an error occurs in the interim (like devm_clk_hw_get_clk()
or devm_of_clk_add_hw_provider() failing), the probe routine returns early
and the registered clocks are permanently leaked into the CCF.

> +	/* Deassert reset */
> +	sun8i_chip->rst =3D devm_reset_control_get_shared_deasserted(dev, NULL);
> +	if (IS_ERR(sun8i_chip->rst))
> +		return dev_err_probe(dev, PTR_ERR(sun8i_chip->rst),
> +				     "Failed to get reset control\n");

[Severity: High]
Is it safe to register the clocks with the CCF before deasserting the
hardware reset control?

The CCF may read hardware registers immediately upon registration to query
clock parents or rates. Accessing a peripheral's MMIO space while it is
held in reset can cause synchronous external aborts, bus stalls, or kernel
panics.

--=20
Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260703152215.1928=
59-1-richard.genoud@bootlin.com?part=3D2

