xrun(64): 23.09-s003: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s003: Started on Dec 05, 2024 at 10:14:09 +07
xrun
	-access +rwc
	-f ./flist
		-sv
		-timescale 1ns/100ps
		../00_src/pc_plus4.sv
		../00_src/pc_reg.sv
		../00_src/imem.sv
		../00_src/regfile/decoder_5to32.sv
		../00_src/regfile/register.sv
		../00_src/regfile/MUX.sv
		../00_src/regfile/MUX2.sv
		../00_src/regfile/regfile.sv
		../00_src/immGen.sv
		../00_src/BRC/00_src/cla_4bit.sv
		../00_src/BRC/00_src/cla_32bit.sv
		../00_src/BRC/00_src/mux_2to1.sv
		../00_src/BRC/00_src/BRC.sv
		../00_src/alu/full_adder.sv
		../00_src/alu/adder.sv
		../00_src/alu/and_32bit.sv
		../00_src/alu/or_32bit.sv
		../00_src/alu/sll.sv
		../00_src/alu/slr.sv
		../00_src/alu/slt.sv
		../00_src/alu/sltu.sv
		../00_src/alu/sra.sv
		../00_src/alu/subtractor.sv
		../00_src/alu/xor_32bit.sv
		../00_src/alu/alu.sv
		../00_src/LSU/00_src/register_nor.sv
		../00_src/LSU/00_src/input_buffer.sv
		../00_src/LSU/00_src/decode_buf.sv
		../00_src/LSU/00_src/decoder_2to4.sv
		../00_src/LSU/00_src/mux_4to1.sv
		../00_src/LSU/00_src/register_byte_word.sv
		../00_src/LSU/00_src/output_buffer.sv
		../00_src/LSU/00_src/out_mux.sv
		../00_src/LSU/00_src/dmem.sv
		../00_src/LSU/00_src/LSU.sv
		../00_src/controlunit.sv
		../00_src/singlecycle.sv
		./../01_bench/tlib.svh
		./../01_bench/driver.sv
		./../01_bench/scoreboard.sv
		./../01_bench/tbench.sv
		+xmtop+tbench
Recompiling... reason: unable to stat '/./earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/BRC/00_src/BRC.sv'.
file: ../00_src/imem.sv
	module worklib.imem:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		$unit_0x31f43a3f
		tbench
xmelab: *W,CUVMPW (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/singlecycle.sv,47|21): port sizes differ in port connection(1/3) for the instance(tbench.singlecycle) .
xmelab: *W,CUVMPW (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/alu/alu.sv,12|60): port sizes differ in port connection(32/1) for the instance(tbench.singlecycle.alu_block) .
xmelab: *W,CUVMPW (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/alu/alu.sv,13|64): port sizes differ in port connection(32/1) for the instance(tbench.singlecycle.alu_block) .
xmelab: *W,CUVMPW (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/singlecycle.sv,138|25): port sizes differ in port connection(1/4) for the instance(tbench.singlecycle) .
xmelab: *W,CUVMPW (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/singlecycle.sv,161|15): port sizes differ in port connection(1/3) for the instance(tbench.singlecycle) .
xmelab: *W,CUVMPW (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/LSU/00_src/input_buffer.sv,62|13): port sizes differ in port connection(1/2) for the instance(tbench.singlecycle.lsu_block.input_buff) .
	Building instance overlay tables: .
	   $readmemh("../02_test/dump/mem.dump", mem);
	                                           |
xmelab: *W,MEMODR (../00_src/imem.sv,15|44): $readmem default memory order incompatible with IEEE1364.
................... Done
	Generating native compiled code:
		worklib.imem:sv <0x52ad60e5>
			streams:   2, words:   550
	Building instance specific data structures.
xmelab: *W,CSINFI (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/singlecycle.sv,138|25): implicit wire has no fanin (tbench.singlecycle.i_io_btn).
xmelab: *W,CSINFI (/earth/mars/mars04/workspace/ca115/singlecycle-test/00_src/LSU/00_src/LSU.sv,48|19): implicit wire has no fanin (tbench.singlecycle.lsu_block.o_ACK).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 274      40
		Registers:               270     135
		Scalar wires:            590       -
		Expanded wires:          422      37
		Vectored wires:          422       -
		Always blocks:           133      22
		Initial blocks:            5       5
		Cont. assignments:       243      92
		Pseudo assignments:      256       -
		Compilation units:         1       1
		Process Clocks:           57      36
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.tbench:sv
Loading snapshot worklib.tbench:sv .................... Done
xcelium> source /tools/cadence/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> run
TEST for SINGLECYCLE
[     1600]:: 1::ADD...............FAILED_add
[    12400]:: 2::SUB...............PASSED_add
[    12400]:: 2::SUB...............FAILED_sub
[    24000]:: 3::XOR...............PASSED_sub
[    24000]:: 3::XOR...............FAILED
[    34600]:: 4::OR................PASSED
[    34600]:: 4::OR................FAILED
[    45400]:: 5::AND...............PASSED
[    45400]:: 5::AND...............FAILED
[    56200]:: 6::SLL...............PASSED
[    56200]:: 6::SLL...............FAILED
[    65400]:: 7::SRL...............PASSED
[    65400]:: 7::SRL...............FAILED
[    69600]:: 8::SRA...............FAILED
[    79800]:: 9::SLT...............PASSED
[    79800]:: 9::SLT...............FAILED
[    89200]::10::SLTU..............PASSED
[    89200]::10::SLTU..............FAILED
[    98600]::11::ADDI..............PASSED
[    98600]::11::ADDI..............FAILED
[   105000]::12::XORI..............PASSED
[   105000]::12::XORI..............FAILED
[   111400]::13::ORI...............PASSED
[   111400]::13::ORI...............FAILED
[   117600]::14::ANDI..............PASSED
[   117600]::14::ANDI..............FAILED
[   123400]::15::SLLI..............PASSED
[   123400]::15::SLLI..............FAILED
[   129800]::16::SRLI..............PASSED
[   129800]::16::SRLI..............FAILED
[   133600]::17::SRAI..............FAILED
[   141000]::18::SLTI..............PASSED
[   141000]::18::SLTI..............FAILED
[   146200]::19::SLTIU.............PASSED
[   146200]::19::SLTIU.............FAILED
[   151400]::20::LUI...............PASSED
[   151400]::20::LUI...............FAILED
[   156000]::21::AUIPC.............PASSED
[   156000]::21::AUIPC.............FAILED
[   159000]::22::LW................PASSED
[   159000]::22::LW................FAILED
[   164400]::23::LH................FAILED
[   166600]::24::LB................FAILED
[   168600]::25::LHU...............FAILED
[   170800]::26::LBU...............FAILED
[   172800]::27::SW................FAILED
[   175600]::28::SH................FAILED
[   179000]::29::SB................FAILED
[   182200]::30::misaligned........FAILED
[   185600]::31::BEQ...............FAILED
[   187800]::32::BNE...............PASSED
[   187800]::32::BNE...............FAILED
[   190000]::33::BLT...............PASSED
[   190000]::33::BLT...............FAILED
[   194000]::34::BGE...............PASSED
[   194000]::34::BGE...............FAILED
[   198000]::35::BLTU..............PASSED
[   198000]::35::BLTU..............FAILED
[   202000]::36::BGEU..............PASSED
[   202000]::36::BGEU..............FAILED
[   206000]::37::JAL...............PASSED
[   206000]::37::JAL...............FAILED
[   209000]::38::JALR..............PASSED
[   209000]::38::JALR..............FAILED
[   212000]::39::illegal_insn......PASSED
[   212000]::39::illegal_insn......FAILED

Timeout...

DUT is considered	P A S S E D

Simulation complete via $finish(1) at time 50 US + 0
../01_bench/tlib.svh:22             $finish;
xcelium> exit
TOOL:	xrun(64)	23.09-s003: Exiting on Dec 05, 2024 at 10:14:12 +07  (total: 00:00:03)
