
*** Running vivado
    with args -log pl_eth_10g_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pl_eth_10g_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug  7 11:07:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source pl_eth_10g_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elya/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top pl_eth_10g_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2462.914 ; gain = 0.000 ; free physical = 36195 ; free virtual = 43856
INFO: [Netlist 29-17] Analyzing 2597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0_board.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0_board.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc:50]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/pl_eth_10g_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/pl_eth_10g_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/ip_0/synth/pl_eth_10g_xxv_ethernet_0_0_gt.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/ip_0/synth/pl_eth_10g_xxv_ethernet_0_0_gt.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0_board.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0_board.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0_board.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0_board.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_cpu'. The XDC file /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/ila_cpu/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_cpu'. The XDC file /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_0/inst/WPSD0/genblk1[3].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_0/inst/WPSD0/genblk1[3].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/basic_constr.xdc] for cell 'pl_eth_10g_i/welch_preprocess_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/src/basic_constr.xdc] for cell 'pl_eth_10g_i/welch_preprocess_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/bbf4/basic_constr.xdc] for cell 'pl_eth_10g_i/welch_preprocess_0/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/bbf4/basic_constr.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'cpu_clk' already exists, overwriting the previous clock with the same name. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/bbf4/basic_constr.xdc:3]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_0_0/bbf4/basic_constr.xdc] for cell 'pl_eth_10g_i/welch_preprocess_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'gt_rx_gt_port_0_p'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gt_rx_gt_port_0_n'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gt_tx_gt_port_0_p'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gt_tx_gt_port_0_n'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc]
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:16]
all_fanout: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3819.008 ; gain = 1047.129 ; free physical = 33730 ; free virtual = 41407
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'LUTAR-1' object list specifies likely unusable hierarchical instance 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:70]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'LUTAR-1' object list specifies likely unusable hierarchical instance 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:30]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:70]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:54]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0_clocks.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0_clocks.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
INFO: [Project 1-1714] 74 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 161 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3819.008 ; gain = 0.000 ; free physical = 33775 ; free virtual = 41457
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 436 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 208 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 

16 Infos, 110 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:22 . Memory (MB): peak = 3819.008 ; gain = 2326.250 ; free physical = 33760 ; free virtual = 41441
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3819.008 ; gain = 0.000 ; free physical = 33755 ; free virtual = 41437

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 299a742b9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3819.008 ; gain = 0.000 ; free physical = 33745 ; free virtual = 41425

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 5baabfffc61756e2.
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4090.805 ; gain = 0.000 ; free physical = 33486 ; free virtual = 41164
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4090.805 ; gain = 0.000 ; free physical = 33481 ; free virtual = 41180
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1f379ddbb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4090.805 ; gain = 20.812 ; free physical = 33473 ; free virtual = 41178
Phase 1.1 Core Generation And Design Setup | Checksum: 1f379ddbb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4090.805 ; gain = 20.812 ; free physical = 33473 ; free virtual = 41178

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f379ddbb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4090.805 ; gain = 20.812 ; free physical = 33473 ; free virtual = 41178
Phase 1 Initialization | Checksum: 1f379ddbb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4090.805 ; gain = 20.812 ; free physical = 33473 ; free virtual = 41178

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f379ddbb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4090.805 ; gain = 20.812 ; free physical = 33475 ; free virtual = 41169

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f379ddbb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4122.805 ; gain = 52.812 ; free physical = 33425 ; free virtual = 41154
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f379ddbb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4122.805 ; gain = 52.812 ; free physical = 33423 ; free virtual = 41153

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 40 inverters resulting in an inversion of 146 pins
INFO: [Opt 31-138] Pushed 192 inverter(s) to 3621 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d4616899

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 4122.805 ; gain = 52.812 ; free physical = 33473 ; free virtual = 41156
Retarget | Checksum: 1d4616899
INFO: [Opt 31-389] Phase Retarget created 933 cells and removed 1832 cells
INFO: [Opt 31-1021] In phase Retarget, 186 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c73f0f60

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 4122.805 ; gain = 52.812 ; free physical = 33492 ; free virtual = 41174
Constant propagation | Checksum: 1c73f0f60
INFO: [Opt 31-389] Phase Constant propagation created 584 cells and removed 1907 cells
INFO: [Opt 31-1021] In phase Constant propagation, 185 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4122.805 ; gain = 0.000 ; free physical = 33496 ; free virtual = 41177
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4122.805 ; gain = 0.000 ; free physical = 33504 ; free virtual = 41183
Phase 5 Sweep | Checksum: 1addb3de2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 4122.805 ; gain = 52.812 ; free physical = 33444 ; free virtual = 41179
Sweep | Checksum: 1addb3de2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1301 cells
INFO: [Opt 31-1021] In phase Sweep, 1732 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1addb3de2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 4154.820 ; gain = 84.828 ; free physical = 33463 ; free virtual = 41171
BUFG optimization | Checksum: 1addb3de2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1addb3de2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 4154.820 ; gain = 84.828 ; free physical = 33461 ; free virtual = 41174
Shift Register Optimization | Checksum: 1addb3de2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1addb3de2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 4154.820 ; gain = 84.828 ; free physical = 33489 ; free virtual = 41171
Post Processing Netlist | Checksum: 1addb3de2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 204 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12df26eff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 4154.820 ; gain = 84.828 ; free physical = 33487 ; free virtual = 41166

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4154.820 ; gain = 0.000 ; free physical = 33486 ; free virtual = 41167
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12df26eff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 4154.820 ; gain = 84.828 ; free physical = 33486 ; free virtual = 41167
Phase 9 Finalization | Checksum: 12df26eff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 4154.820 ; gain = 84.828 ; free physical = 33486 ; free virtual = 41167
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             933  |            1832  |                                            186  |
|  Constant propagation         |             584  |            1907  |                                            185  |
|  Sweep                        |               0  |            1301  |                                           1732  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            204  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12df26eff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 4154.820 ; gain = 84.828 ; free physical = 33491 ; free virtual = 41172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 266 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 152 WE to EN ports
Number of BRAM Ports augmented: 198 newly gated: 164 Total Ports: 532
Ending PowerOpt Patch Enables Task | Checksum: 145bf48ef

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31693 ; free virtual = 39395
Ending Power Optimization Task | Checksum: 145bf48ef

Time (s): cpu = 00:01:34 ; elapsed = 00:00:35 . Memory (MB): peak = 6030.047 ; gain = 1875.227 ; free physical = 31704 ; free virtual = 39406

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1f6989691

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31675 ; free virtual = 39373
Ending Final Cleanup Task | Checksum: 1f6989691

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31675 ; free virtual = 39373

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31675 ; free virtual = 39373
Ending Netlist Obfuscation Task | Checksum: 1f6989691

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31674 ; free virtual = 39373
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 110 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:04 ; elapsed = 00:01:19 . Memory (MB): peak = 6030.047 ; gain = 2211.039 ; free physical = 31674 ; free virtual = 39373
INFO: [Vivado 12-24828] Executing command : report_drc -file pl_eth_10g_wrapper_drc_opted.rpt -pb pl_eth_10g_wrapper_drc_opted.pb -rpx pl_eth_10g_wrapper_drc_opted.rpx
Command: report_drc -file pl_eth_10g_wrapper_drc_opted.rpt -pb pl_eth_10g_wrapper_drc_opted.pb -rpx pl_eth_10g_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31713 ; free virtual = 39404
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31713 ; free virtual = 39404
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31710 ; free virtual = 39401
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31707 ; free virtual = 39398
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31707 ; free virtual = 39398
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31702 ; free virtual = 39394
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31702 ; free virtual = 39394
INFO: [Common 17-1381] The checkpoint '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 6030.047 ; gain = 0.000 ; free physical = 31584 ; free virtual = 39292

*** Halting run - EA reset detected ***



    while executing
"start_step place_design"
    (file "pl_eth_10g_wrapper.tcl" line 191)
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 11:11:03 2025...

*** Running vivado
    with args -log pl_eth_10g_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pl_eth_10g_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug  7 11:26:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source pl_eth_10g_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elya/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top pl_eth_10g_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2465.688 ; gain = 0.000 ; free physical = 34015 ; free virtual = 41651
INFO: [Netlist 29-17] Analyzing 2673 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0_board.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0_board.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc:50]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_rst_ps8_0_99M_0/pl_eth_10g_rst_ps8_0_99M_0.xdc] for cell 'pl_eth_10g_i/zups/rst_ps8_0_99M/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/pl_eth_10g_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_zynq_ultra_ps_e_0_0/pl_eth_10g_zynq_ultra_ps_e_0_0.xdc] for cell 'pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/ip_0/synth/pl_eth_10g_xxv_ethernet_0_0_gt.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/ip_0/synth/pl_eth_10g_xxv_ethernet_0_0_gt.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0_board.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0_board.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_xxv_ethernet_0_0/synth/pl_eth_10g_xxv_ethernet_0_0.xdc] for cell 'pl_eth_10g_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0_board.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0_board.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_gpio_0_0/pl_eth_10g_axi_gpio_0_0.xdc] for cell 'pl_eth_10g_i/axi_gpio_0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/ila_0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].FIFO0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/wpc_align_fifo/wpc_align_fifo.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].FIFO0/U0'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila_impl.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_welch_preprocess_1_0/src/ila_cpu/ila_v6_2/constraints/ila.xdc] for cell 'pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'gt_rx_gt_port_0_p'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gt_rx_gt_port_0_n'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gt_tx_gt_port_0_p'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gt_tx_gt_port_0_n'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/constraints/constraints.xdc]
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_0/pl_eth_10g_axi_pl_ps_imp_auto_us_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_1/pl_eth_10g_axi_pl_ps_imp_auto_us_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:16]
all_fanout: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3825.078 ; gain = 1049.395 ; free physical = 32892 ; free virtual = 40528
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'LUTAR-1' object list specifies likely unusable hierarchical instance 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc:70]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_0/pl_eth_10g_axi_pl_ps_imp_auto_cc_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:42]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_us_2/pl_eth_10g_axi_pl_ps_imp_auto_us_2_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-2057] Waiver ID 'LUTAR-1' object list specifies likely unusable hierarchical instance 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:35]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:56]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc:70]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_pl_ps_imp_auto_cc_1/pl_eth_10g_axi_pl_ps_imp_auto_cc_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_0/pl_eth_10g_ps_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:54]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_ps_axi_periph_imp_auto_ds_1/pl_eth_10g_ps_axi_periph_imp_auto_ds_1_clocks.xdc] for cell 'pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0_clocks.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.gen/sources_1/bd/pl_eth_10g/ip/pl_eth_10g_axi_dma_0_0/pl_eth_10g_axi_dma_0_0_clocks.xdc] for cell 'pl_eth_10g_i/axi_dma_0/U0'
INFO: [Project 1-1714] 75 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 165 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3825.078 ; gain = 0.000 ; free physical = 32893 ; free virtual = 40531
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 508 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 240 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 208 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 

16 Infos, 108 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 3825.078 ; gain = 2330.516 ; free physical = 32893 ; free virtual = 40531
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3825.078 ; gain = 0.000 ; free physical = 32861 ; free virtual = 40498

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2b5bdd476

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3825.078 ; gain = 0.000 ; free physical = 32875 ; free virtual = 40513

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4102.875 ; gain = 0.000 ; free physical = 32511 ; free virtual = 40150
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4102.875 ; gain = 0.000 ; free physical = 32606 ; free virtual = 40245
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 26a7ef9e6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:47 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32605 ; free virtual = 40244
Phase 1.1 Core Generation And Design Setup | Checksum: 26a7ef9e6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:47 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32605 ; free virtual = 40244

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26a7ef9e6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:47 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32605 ; free virtual = 40244
Phase 1 Initialization | Checksum: 26a7ef9e6

Time (s): cpu = 00:01:12 ; elapsed = 00:01:47 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32605 ; free virtual = 40244

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 26a7ef9e6

Time (s): cpu = 00:01:18 ; elapsed = 00:01:48 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32602 ; free virtual = 40240

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26a7ef9e6

Time (s): cpu = 00:01:18 ; elapsed = 00:01:49 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32601 ; free virtual = 40239
Phase 2 Timer Update And Timing Data Collection | Checksum: 26a7ef9e6

Time (s): cpu = 00:01:18 ; elapsed = 00:01:49 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32601 ; free virtual = 40239

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 42 inverters resulting in an inversion of 161 pins
INFO: [Opt 31-138] Pushed 195 inverter(s) to 3615 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 29a308e97

Time (s): cpu = 00:01:20 ; elapsed = 00:01:51 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32596 ; free virtual = 40234
Retarget | Checksum: 29a308e97
INFO: [Opt 31-389] Phase Retarget created 943 cells and removed 1832 cells
INFO: [Opt 31-1021] In phase Retarget, 221 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22eeeed2d

Time (s): cpu = 00:01:21 ; elapsed = 00:01:51 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32597 ; free virtual = 40236
Constant propagation | Checksum: 22eeeed2d
INFO: [Opt 31-389] Phase Constant propagation created 584 cells and removed 1939 cells
INFO: [Opt 31-1021] In phase Constant propagation, 190 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4102.875 ; gain = 0.000 ; free physical = 32572 ; free virtual = 40210
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4102.875 ; gain = 0.000 ; free physical = 32494 ; free virtual = 40136
Phase 5 Sweep | Checksum: 2aca2bf85

Time (s): cpu = 00:01:23 ; elapsed = 00:01:53 . Memory (MB): peak = 4102.875 ; gain = 20.812 ; free physical = 32439 ; free virtual = 40080
Sweep | Checksum: 2aca2bf85
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1345 cells
INFO: [Opt 31-1021] In phase Sweep, 2123 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2aca2bf85

Time (s): cpu = 00:01:26 ; elapsed = 00:01:54 . Memory (MB): peak = 4134.891 ; gain = 52.828 ; free physical = 32385 ; free virtual = 40027
BUFG optimization | Checksum: 2aca2bf85
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2aca2bf85

Time (s): cpu = 00:01:26 ; elapsed = 00:01:55 . Memory (MB): peak = 4134.891 ; gain = 52.828 ; free physical = 32384 ; free virtual = 40025
Shift Register Optimization | Checksum: 2aca2bf85
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2aca2bf85

Time (s): cpu = 00:01:26 ; elapsed = 00:01:55 . Memory (MB): peak = 4134.891 ; gain = 52.828 ; free physical = 32379 ; free virtual = 40021
Post Processing Netlist | Checksum: 2aca2bf85
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 207 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 204c8b888

Time (s): cpu = 00:01:28 ; elapsed = 00:01:57 . Memory (MB): peak = 4134.891 ; gain = 52.828 ; free physical = 32386 ; free virtual = 40028

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4134.891 ; gain = 0.000 ; free physical = 32385 ; free virtual = 40027
Phase 9.2 Verifying Netlist Connectivity | Checksum: 204c8b888

Time (s): cpu = 00:01:28 ; elapsed = 00:01:57 . Memory (MB): peak = 4134.891 ; gain = 52.828 ; free physical = 32385 ; free virtual = 40027
Phase 9 Finalization | Checksum: 204c8b888

Time (s): cpu = 00:01:28 ; elapsed = 00:01:57 . Memory (MB): peak = 4134.891 ; gain = 52.828 ; free physical = 32384 ; free virtual = 40026
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             943  |            1832  |                                            221  |
|  Constant propagation         |             584  |            1939  |                                            190  |
|  Sweep                        |               0  |            1345  |                                           2123  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            207  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 204c8b888

Time (s): cpu = 00:01:28 ; elapsed = 00:01:57 . Memory (MB): peak = 4134.891 ; gain = 52.828 ; free physical = 32384 ; free virtual = 40026

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 261 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 144 WE to EN ports
Number of BRAM Ports augmented: 126 newly gated: 156 Total Ports: 522
Ending PowerOpt Patch Enables Task | Checksum: 287dc945c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30909 ; free virtual = 38496
Ending Power Optimization Task | Checksum: 287dc945c

Time (s): cpu = 00:01:34 ; elapsed = 00:00:35 . Memory (MB): peak = 6042.602 ; gain = 1907.711 ; free physical = 30909 ; free virtual = 38496

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2a9384553

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30888 ; free virtual = 38482
Ending Final Cleanup Task | Checksum: 2a9384553

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30888 ; free virtual = 38481

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30888 ; free virtual = 38481
Ending Netlist Obfuscation Task | Checksum: 2a9384553

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30888 ; free virtual = 38481
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 108 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:49 ; elapsed = 00:02:46 . Memory (MB): peak = 6042.602 ; gain = 2217.523 ; free physical = 30886 ; free virtual = 38480
INFO: [Vivado 12-24828] Executing command : report_drc -file pl_eth_10g_wrapper_drc_opted.rpt -pb pl_eth_10g_wrapper_drc_opted.pb -rpx pl_eth_10g_wrapper_drc_opted.rpx
Command: report_drc -file pl_eth_10g_wrapper_drc_opted.rpt -pb pl_eth_10g_wrapper_drc_opted.pb -rpx pl_eth_10g_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30917 ; free virtual = 38504
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30917 ; free virtual = 38504
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30917 ; free virtual = 38504
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30914 ; free virtual = 38501
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30914 ; free virtual = 38501
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30914 ; free virtual = 38501
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30914 ; free virtual = 38501
INFO: [Common 17-1381] The checkpoint '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30863 ; free virtual = 38450
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30866 ; free virtual = 38454
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b19baaaf

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30866 ; free virtual = 38454
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30866 ; free virtual = 38454

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17c2418fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30912 ; free virtual = 38504

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 254760dd5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30892 ; free virtual = 38486

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 254760dd5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30891 ; free virtual = 38486
Phase 1 Placer Initialization | Checksum: 254760dd5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30889 ; free virtual = 38483

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 267cd07bd

Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30873 ; free virtual = 38462

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a31494f8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30877 ; free virtual = 38470

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 25a081947

Time (s): cpu = 00:01:29 ; elapsed = 00:00:37 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30878 ; free virtual = 38470

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 25a081947

Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30440 ; free virtual = 38032

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 217adf0ed

Time (s): cpu = 00:01:47 ; elapsed = 00:00:42 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30440 ; free virtual = 38031

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1d3239c3b

Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30431 ; free virtual = 38022

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1d3239c3b

Time (s): cpu = 00:01:53 ; elapsed = 00:00:45 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30426 ; free virtual = 38018
Phase 2.1.1 Partition Driven Placement | Checksum: 1d3239c3b

Time (s): cpu = 00:01:54 ; elapsed = 00:00:45 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30426 ; free virtual = 38019
Phase 2.1 Floorplanning | Checksum: 1d3239c3b

Time (s): cpu = 00:01:54 ; elapsed = 00:00:45 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30426 ; free virtual = 38019

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d3239c3b

Time (s): cpu = 00:01:54 ; elapsed = 00:00:45 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30428 ; free virtual = 38019

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a62c036d

Time (s): cpu = 00:01:54 ; elapsed = 00:00:45 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30424 ; free virtual = 38019

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2cdf7da27

Time (s): cpu = 00:05:04 ; elapsed = 00:01:50 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30347 ; free virtual = 37944

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 236cf06e8

Time (s): cpu = 00:05:15 ; elapsed = 00:01:53 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30361 ; free virtual = 37958

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 1546 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 2, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 644 nets or LUTs. Breaked 3 LUTs, combined 641 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 36 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 234 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 1 new cell, deleted 2 existing cells and moved 234 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30381 ; free virtual = 37981
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-81] Processed net pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]. Replicated 16 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30379 ; free virtual = 37980
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 15 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-1483] Netlist edit fails for net pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_32_psbram_n and pin pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOUTBDOUT[0]. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-666] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram. No change.
INFO: [Physopt 32-1483] Netlist edit fails for net pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_28_psbram_n and pin pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-666] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-1483] Netlist edit fails for net pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_30_psbram_n and pin pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-666] Processed cell pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 108 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30377 ; free virtual = 37976
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30374 ; free virtual = 37973

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            641  |                   644  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            1  |              2  |                    23  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           16  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          108  |              0  |                    12  |           0  |           1  |  00:00:02  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          128  |            643  |                   680  |           0  |          10  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2459eee7f

Time (s): cpu = 00:05:29 ; elapsed = 00:02:03 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30373 ; free virtual = 37972
Phase 2.5 Global Place Phase2 | Checksum: 213f35f5a

Time (s): cpu = 00:06:16 ; elapsed = 00:02:18 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30422 ; free virtual = 38029
Phase 2 Global Placement | Checksum: 213f35f5a

Time (s): cpu = 00:06:17 ; elapsed = 00:02:19 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30414 ; free virtual = 38021

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1acfc80da

Time (s): cpu = 00:06:40 ; elapsed = 00:02:25 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30492 ; free virtual = 38100

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17e3bb2f5

Time (s): cpu = 00:06:49 ; elapsed = 00:02:30 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30487 ; free virtual = 38094

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 25fbf3891

Time (s): cpu = 00:07:34 ; elapsed = 00:02:42 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30424 ; free virtual = 38033

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 21a7c25e5

Time (s): cpu = 00:07:37 ; elapsed = 00:02:44 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30425 ; free virtual = 38035
Phase 3.3.2 Slice Area Swap | Checksum: 21a7c25e5

Time (s): cpu = 00:07:38 ; elapsed = 00:02:44 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30425 ; free virtual = 38034
Phase 3.3 Small Shape DP | Checksum: 21d1bffc2

Time (s): cpu = 00:07:51 ; elapsed = 00:02:48 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30391 ; free virtual = 37992

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1fae4ea4d

Time (s): cpu = 00:07:54 ; elapsed = 00:02:51 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30390 ; free virtual = 38008

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2812d5116

Time (s): cpu = 00:07:56 ; elapsed = 00:02:52 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30388 ; free virtual = 38004

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 28ad319e1

Time (s): cpu = 00:08:36 ; elapsed = 00:02:59 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30422 ; free virtual = 38017
Phase 3 Detail Placement | Checksum: 28ad319e1

Time (s): cpu = 00:08:37 ; elapsed = 00:02:59 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30418 ; free virtual = 38015

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26ba15b17

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.295 | TNS=-106.711 |
Phase 1 Physical Synthesis Initialization | Checksum: 215de4f58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30454 ; free virtual = 38050
INFO: [Place 46-35] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 5847 loads.
INFO: [Place 46-45] Replicated bufg driver pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-35] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 5847 loads.
INFO: [Place 46-45] Replicated bufg driver pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-35] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 5847 loads.
INFO: [Place 46-45] Replicated bufg driver pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-35] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 5847 loads.
INFO: [Place 46-45] Replicated bufg driver pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-35] Processed net pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/E[0], inserted BUFG to drive 1680 loads.
INFO: [Place 46-35] Processed net pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/E[0], inserted BUFG to drive 1152 loads.
INFO: [Place 46-35] Processed net pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out, inserted BUFG to drive 1080 loads.
INFO: [Place 46-45] Replicated bufg driver pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_replica
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 7, Replicated BUFG Driver: 5, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22bead973

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30442 ; free virtual = 38041
Phase 4.1.1.1 BUFG Insertion | Checksum: 24cbb9a95

Time (s): cpu = 00:09:56 ; elapsed = 00:03:24 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30441 ; free virtual = 38040

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.241. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 297d74bc7

Time (s): cpu = 00:11:04 ; elapsed = 00:04:30 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30273 ; free virtual = 37876

Time (s): cpu = 00:11:04 ; elapsed = 00:04:30 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30273 ; free virtual = 37876
Phase 4.1 Post Commit Optimization | Checksum: 297d74bc7

Time (s): cpu = 00:11:04 ; elapsed = 00:04:30 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30273 ; free virtual = 37876
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30336 ; free virtual = 37902

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22600ff4b

Time (s): cpu = 00:11:33 ; elapsed = 00:04:45 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30332 ; free virtual = 37902

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22600ff4b

Time (s): cpu = 00:11:33 ; elapsed = 00:04:46 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30331 ; free virtual = 37902
Phase 4.3 Placer Reporting | Checksum: 22600ff4b

Time (s): cpu = 00:11:34 ; elapsed = 00:04:46 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30323 ; free virtual = 37900

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30323 ; free virtual = 37900

Time (s): cpu = 00:11:34 ; elapsed = 00:04:46 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30323 ; free virtual = 37900
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 236c77bdc

Time (s): cpu = 00:11:35 ; elapsed = 00:04:46 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30328 ; free virtual = 37897
Ending Placer Task | Checksum: 18395463c

Time (s): cpu = 00:11:35 ; elapsed = 00:04:46 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30328 ; free virtual = 37897
140 Infos, 110 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:44 ; elapsed = 00:04:48 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30309 ; free virtual = 37875
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pl_eth_10g_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.33 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30282 ; free virtual = 37848
INFO: [Vivado 12-24828] Executing command : report_io -file pl_eth_10g_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.49 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30283 ; free virtual = 37850
INFO: [Vivado 12-24828] Executing command : report_utilization -file pl_eth_10g_wrapper_utilization_placed.rpt -pb pl_eth_10g_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30261 ; free virtual = 37827
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30176 ; free virtual = 37743
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30176 ; free virtual = 37743
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.32 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30175 ; free virtual = 37741
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30166 ; free virtual = 37732
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30160 ; free virtual = 37726
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30159 ; free virtual = 37725
INFO: [Common 17-1381] The checkpoint '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30181 ; free virtual = 37756
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30315 ; free virtual = 37887
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 35.20s |  WALL: 8.90s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30315 ; free virtual = 37887

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-285.116 |
Phase 1 Physical Synthesis Initialization | Checksum: 15b444265

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30444 ; free virtual = 38027
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-285.116 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15b444265

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30461 ; free virtual = 38023

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-285.116 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[10].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[10]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-284.874 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[11].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[11]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-284.632 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[8].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[8]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-284.390 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[9].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[9]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-284.148 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[12].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[12]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-283.908 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[13].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[13]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-283.668 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[14].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[14]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-283.428 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[15].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[15]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-283.188 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[16].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[16]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-282.979 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[17].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[17]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-282.770 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[18].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[18]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-282.561 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[19].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[19]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-282.352 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[20].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[20]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-282.148 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[21].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[21]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-281.944 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[22].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[22]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-281.740 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[23].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[23]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.362 | TNS=-281.536 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[24].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[24]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.362 | TNS=-281.402 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[25].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[25]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.362 | TNS=-281.268 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[26].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[26]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.362 | TNS=-281.134 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[27].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[27]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-281.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-281.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30460 ; free virtual = 38020
Phase 3 Critical Path Optimization | Checksum: 1a00aa86a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30460 ; free virtual = 38020

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-281.000 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[28].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[28]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-280.868 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[29].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[29]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-280.736 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[30].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[30]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-280.604 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[31].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[31]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-280.472 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[32].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[32]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-280.351 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[33].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[33]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-280.230 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[34].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[34]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-280.109 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[35].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[35]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.351 | TNS=-279.988 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[72].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[72]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[72]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.351 | TNS=-279.866 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[73].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[73]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[73]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.351 | TNS=-279.744 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[74].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[74]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[74]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.351 | TNS=-279.622 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[75].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[75]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[75]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-279.500 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[36].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[36]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-279.384 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[37].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[37]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-279.268 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[38].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[38]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-279.152 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[39].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_magnitude_sq_reg[39]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/Q[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-279.036 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[76].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[76]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[76]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-278.920 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[77].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[77]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[77]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-278.804 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[78].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[78]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[78]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-278.688 |
INFO: [Physopt 32-663] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[79].  Re-placed instance pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_magnitude_sq_reg[79]
INFO: [Physopt 32-735] Processed net pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/Q[79]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.341 | TNS=-278.572 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.341 | TNS=-278.572 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30483 ; free virtual = 38043
Phase 4 Critical Path Optimization | Checksum: f692d944

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30483 ; free virtual = 38043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30483 ; free virtual = 38043
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30481 ; free virtual = 38041
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.341 | TNS=-278.572 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.047  |          6.544  |            0  |              0  |                    40  |           0  |           2  |  00:00:04  |
|  Total          |          0.047  |          6.544  |            0  |              0  |                    40  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30460 ; free virtual = 38023
Ending Physical Synthesis Task | Checksum: 24bac42b0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30461 ; free virtual = 38022
INFO: [Common 17-83] Releasing license: Implementation
280 Infos, 110 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30476 ; free virtual = 38037
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30478 ; free virtual = 38039
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30357 ; free virtual = 37919
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30357 ; free virtual = 37919
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30378 ; free virtual = 37939
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30377 ; free virtual = 37939
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30377 ; free virtual = 37939
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30377 ; free virtual = 37939
INFO: [Common 17-1381] The checkpoint '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30392 ; free virtual = 37953
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2c679c65 ConstDB: 0 ShapeSum: dd2811af RouteDB: aa6d89ee
Nodegraph reading from file.  Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.57 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30399 ; free virtual = 37961
Post Restoration Checksum: NetGraph: 577c4e02 | NumContArr: fe97acc9 | Constraints: 143f7f68 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22cfc74d0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:08 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30450 ; free virtual = 38014

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22cfc74d0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:08 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30448 ; free virtual = 38014

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22cfc74d0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:08 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30448 ; free virtual = 38014

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 261b86de6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:11 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30435 ; free virtual = 38000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c5452ac0

Time (s): cpu = 00:01:15 ; elapsed = 00:00:21 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30402 ; free virtual = 37974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.215 | TNS=-105.736| WHS=-0.396 | THS=-534.756|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ce2d5519

Time (s): cpu = 00:02:15 ; elapsed = 00:00:33 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30427 ; free virtual = 37996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.215 | TNS=-254.132| WHS=-0.524 | THS=-700.396|

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ddd2b358

Time (s): cpu = 00:02:15 ; elapsed = 00:00:33 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30428 ; free virtual = 37997

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000604945 %
  Global Horizontal Routing Utilization  = 0.000290042 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 97185
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 88060
  Number of Partially Routed Nets     = 9125
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1dcaf0173

Time (s): cpu = 00:02:19 ; elapsed = 00:00:34 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30430 ; free virtual = 38002

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1dcaf0173

Time (s): cpu = 00:02:19 ; elapsed = 00:00:34 . Memory (MB): peak = 6042.602 ; gain = 0.000 ; free physical = 30430 ; free virtual = 38002

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c311d340

Time (s): cpu = 00:03:17 ; elapsed = 00:00:53 . Memory (MB): peak = 6569.629 ; gain = 527.027 ; free physical = 29722 ; free virtual = 37293
Phase 4 Initial Routing | Checksum: 27060e8d2

Time (s): cpu = 00:03:19 ; elapsed = 00:00:54 . Memory (MB): peak = 6569.629 ; gain = 527.027 ; free physical = 29727 ; free virtual = 37298

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 12452
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_7_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 823
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.066 | TNS=-1403.795| WHS=-0.050 | THS=-1.759 |

Phase 5.1 Global Iteration 0 | Checksum: 129f2db77

Time (s): cpu = 00:10:11 ; elapsed = 00:03:19 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25102 ; free virtual = 32682

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.224 | TNS=-1594.295| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2aa721317

Time (s): cpu = 00:11:09 ; elapsed = 00:03:48 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 24988 ; free virtual = 32572

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.248 | TNS=-1574.807| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 23ed973aa

Time (s): cpu = 00:11:31 ; elapsed = 00:04:03 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25025 ; free virtual = 32616
Phase 5 Rip-up And Reroute | Checksum: 23ed973aa

Time (s): cpu = 00:11:31 ; elapsed = 00:04:03 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25025 ; free virtual = 32616

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.222 | TNS=-1591.307| WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.222 | TNS=-1591.307| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1e4f5e05e

Time (s): cpu = 00:11:56 ; elapsed = 00:04:08 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25067 ; free virtual = 32659

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e4f5e05e

Time (s): cpu = 00:11:56 ; elapsed = 00:04:08 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25067 ; free virtual = 32659
Phase 6 Delay and Skew Optimization | Checksum: 1e4f5e05e

Time (s): cpu = 00:11:57 ; elapsed = 00:04:08 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25067 ; free virtual = 32659

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.209 | TNS=-1586.452| WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 28289ccc0

Time (s): cpu = 00:12:15 ; elapsed = 00:04:12 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25054 ; free virtual = 32645
Phase 7 Post Hold Fix | Checksum: 28289ccc0

Time (s): cpu = 00:12:15 ; elapsed = 00:04:12 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25053 ; free virtual = 32645

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.29736 %
  Global Horizontal Routing Utilization  = 4.79649 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.4038%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.5166%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.4615%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.9231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 28289ccc0

Time (s): cpu = 00:12:17 ; elapsed = 00:04:12 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25054 ; free virtual = 32646

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 28289ccc0

Time (s): cpu = 00:12:18 ; elapsed = 00:04:12 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25054 ; free virtual = 32646

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28289ccc0

Time (s): cpu = 00:12:24 ; elapsed = 00:04:16 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25056 ; free virtual = 32647

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 28289ccc0

Time (s): cpu = 00:12:24 ; elapsed = 00:04:16 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25046 ; free virtual = 32645

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 28289ccc0

Time (s): cpu = 00:12:25 ; elapsed = 00:04:16 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25047 ; free virtual = 32646

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.209 | TNS=-1586.452| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 28289ccc0

Time (s): cpu = 00:12:25 ; elapsed = 00:04:16 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25048 ; free virtual = 32646
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.209 | TNS=-1585.686 | WHS=0.010 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 28289ccc0

Time (s): cpu = 00:13:15 ; elapsed = 00:04:29 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25086 ; free virtual = 32684
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.209 | TNS=-1585.686 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/in4[58].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.209 | TNS=-1585.686 | WHS=0.010 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11150.629 ; gain = 0.000 ; free physical = 25080 ; free virtual = 32679
Phase 14.2 Critical Path Optimization | Checksum: 9e3fd0e0

Time (s): cpu = 00:13:25 ; elapsed = 00:04:32 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25080 ; free virtual = 32679
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11150.629 ; gain = 0.000 ; free physical = 25078 ; free virtual = 32677
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.209 | TNS=-1585.686 | WHS=0.010 | THS=0.000 |
Phase 14 Physical Synthesis in Router | Checksum: 9e3fd0e0

Time (s): cpu = 00:13:27 ; elapsed = 00:04:33 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25078 ; free virtual = 32677
Total Elapsed time in route_design: 272.76 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 13a5577f4

Time (s): cpu = 00:13:27 ; elapsed = 00:04:33 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25077 ; free virtual = 32676
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13a5577f4

Time (s): cpu = 00:13:29 ; elapsed = 00:04:33 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25074 ; free virtual = 32674

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
302 Infos, 112 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:29 ; elapsed = 00:04:34 . Memory (MB): peak = 11150.629 ; gain = 5108.027 ; free physical = 25084 ; free virtual = 32682
INFO: [Vivado 12-24828] Executing command : report_drc -file pl_eth_10g_wrapper_drc_routed.rpt -pb pl_eth_10g_wrapper_drc_routed.pb -rpx pl_eth_10g_wrapper_drc_routed.rpx
Command: report_drc -file pl_eth_10g_wrapper_drc_routed.rpt -pb pl_eth_10g_wrapper_drc_routed.pb -rpx pl_eth_10g_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 11150.629 ; gain = 0.000 ; free physical = 25047 ; free virtual = 32647
INFO: [Vivado 12-24828] Executing command : report_methodology -file pl_eth_10g_wrapper_methodology_drc_routed.rpt -pb pl_eth_10g_wrapper_methodology_drc_routed.pb -rpx pl_eth_10g_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pl_eth_10g_wrapper_methodology_drc_routed.rpt -pb pl_eth_10g_wrapper_methodology_drc_routed.pb -rpx pl_eth_10g_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:07 ; elapsed = 00:00:14 . Memory (MB): peak = 11150.629 ; gain = 0.000 ; free physical = 25078 ; free virtual = 32678
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file pl_eth_10g_wrapper_timing_summary_routed.rpt -pb pl_eth_10g_wrapper_timing_summary_routed.pb -rpx pl_eth_10g_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 11150.629 ; gain = 0.000 ; free physical = 25080 ; free virtual = 32680
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pl_eth_10g_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pl_eth_10g_wrapper_bus_skew_routed.rpt -pb pl_eth_10g_wrapper_bus_skew_routed.pb -rpx pl_eth_10g_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file pl_eth_10g_wrapper_route_status.rpt -pb pl_eth_10g_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file pl_eth_10g_wrapper_power_routed.rpt -pb pl_eth_10g_wrapper_power_summary_routed.pb -rpx pl_eth_10g_wrapper_power_routed.rpx
Command: report_power -file pl_eth_10g_wrapper_power_routed.rpt -pb pl_eth_10g_wrapper_power_summary_routed.pb -rpx pl_eth_10g_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
322 Infos, 114 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 11206.656 ; gain = 56.027 ; free physical = 24996 ; free virtual = 32602
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pl_eth_10g_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:02:42 ; elapsed = 00:00:52 . Memory (MB): peak = 11206.656 ; gain = 56.027 ; free physical = 25055 ; free virtual = 32644
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25055 ; free virtual = 32645
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25015 ; free virtual = 32603
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25015 ; free virtual = 32603
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25011 ; free virtual = 32598
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25010 ; free virtual = 32597
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25010 ; free virtual = 32597
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25010 ; free virtual = 32597
INFO: [Common 17-1381] The checkpoint '/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.runs/impl_1/pl_eth_10g_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 11206.656 ; gain = 0.000 ; free physical = 25038 ; free virtual = 32625
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 11:42:00 2025...

*** Running vivado
    with args -log pl_eth_10g_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pl_eth_10g_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug  7 11:42:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source pl_eth_10g_wrapper.tcl -notrace
Command: open_checkpoint pl_eth_10g_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2347.355 ; gain = 0.000 ; free physical = 33503 ; free virtual = 41158
INFO: [Netlist 29-17] Analyzing 2630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2517.586 ; gain = 17.664 ; free physical = 33336 ; free virtual = 40991
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3199.645 ; gain = 0.000 ; free physical = 32741 ; free virtual = 40403
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3199.645 ; gain = 0.000 ; free physical = 32741 ; free virtual = 40403
Read PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3263.918 ; gain = 64.273 ; free physical = 32694 ; free virtual = 40355
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3263.918 ; gain = 0.000 ; free physical = 32694 ; free virtual = 40355
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3771.793 ; gain = 507.875 ; free physical = 32204 ; free virtual = 39865
Read Physdb Files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3771.793 ; gain = 572.148 ; free physical = 32204 ; free virtual = 39865
Restored from archive | CPU: 10.030000 secs | Memory: 537.482986 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3771.793 ; gain = 572.148 ; free physical = 32205 ; free virtual = 39866
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3771.793 ; gain = 0.000 ; free physical = 32202 ; free virtual = 39864
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 517 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 240 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 200 instances
  DSP48E2 => DSP48E2 (inverted pins: OPMODE[2], OPMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 37 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:01:14 . Memory (MB): peak = 3771.793 ; gain = 2291.008 ; free physical = 32202 ; free virtual = 39864
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/tx_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/rx_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <pl_eth_10g_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force pl_eth_10g_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elya/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pl_eth_10g_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 4478.922 ; gain = 707.129 ; free physical = 31579 ; free virtual = 39239
INFO: [Common 17-206] Exiting Vivado at Thu Aug  7 11:43:51 2025...
