Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: ADXL362Ctrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ADXL362Ctrl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ADXL362Ctrl"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ADXL362Ctrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\IEUser\Desktop\PTD_SPI_ISE\PTD_SPI_ISE\ADXL362Ctrl.vhd" into library work
Parsing entity <ADXL362Ctrl>.
Parsing architecture <Behavioral> of entity <adxl362ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ADXL362Ctrl> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\IEUser\Desktop\PTD_SPI_ISE\PTD_SPI_ISE\ADXL362Ctrl.vhd" Line 120: <spi_if> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ADXL362Ctrl>.
    Related source file is "C:\Users\IEUser\Desktop\PTD_SPI_ISE\PTD_SPI_ISE\ADXL362Ctrl.vhd".
        SYSCLK_FREQUENCY_HZ = 100000000
        SCLK_FREQUENCY_HZ = 1000000
        NUM_READS_AVG = 16
        UPDATE_FREQUENCY_HZ = 1000
    Set property "fsm_encoding = USER" for signal <StC_Spi_SendRec>.
    Set property "fsm_encoding = USER" for signal <StC_Spi_Trans>.
    Set property "fsm_encoding = USER" for signal <StC_Adxl_Ctrl>.
    Found 8-bit register for signal <Cmd_Reg<0>>.
    Found 8-bit register for signal <Cmd_Reg<1>>.
    Found 8-bit register for signal <Cmd_Reg<2>>.
    Found 2-bit register for signal <Cmd_Reg_Data_Addr>.
    Found 8-bit register for signal <Data_Reg<0>>.
    Found 8-bit register for signal <Data_Reg<1>>.
    Found 8-bit register for signal <Data_Reg<2>>.
    Found 8-bit register for signal <Data_Reg<3>>.
    Found 8-bit register for signal <Data_Reg<4>>.
    Found 8-bit register for signal <Data_Reg<5>>.
    Found 8-bit register for signal <Data_Reg<6>>.
    Found 8-bit register for signal <Data_Reg<7>>.
    Found 2-bit register for signal <Cnt_Bytes_Sent>.
    Found 3-bit register for signal <Cnt_Bytes_Rec>.
    Found 17-bit register for signal <Sample_Rate_Div>.
    Found 4-bit register for signal <Cnt_Num_Reads>.
    Found 10-bit register for signal <Cnt_SS_Inactive>.
    Found 1-bit register for signal <SPI_RnW>.
    Found 7-bit register for signal <StC_Spi_SendRec>.
    Found 10-bit register for signal <StC_Spi_Trans>.
    Found 12-bit register for signal <StC_Adxl_Ctrl>.
    Found 16-bit register for signal <ACCEL_X_SUM>.
    Found 16-bit register for signal <ACCEL_Y_SUM>.
    Found 16-bit register for signal <ACCEL_Z_SUM>.
    Found 16-bit register for signal <ACCEL_TMP_SUM>.
    Found 12-bit register for signal <ACCEL_X>.
    Found 12-bit register for signal <ACCEL_Y>.
    Found 12-bit register for signal <ACCEL_Z>.
    Found 12-bit register for signal <ACCEL_TMP>.
    Found 1-bit register for signal <Data_Ready>.
    Found 8-bit register for signal <D_Send>.
    Found finite state machine <FSM_0> for signal <StC_Spi_SendRec>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | SYSCLK (rising_edge)                           |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000                                        |
    | Power Up State     | 0000000                                        |
    | Encoding           | USER                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <StC_Spi_Trans>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 12                                             |
    | Clock              | SYSCLK (rising_edge)                           |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Power Up State     | 0000000000                                     |
    | Encoding           | USER                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <StC_Adxl_Ctrl>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 17                                             |
    | Clock              | SYSCLK (rising_edge)                           |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 100100000000                                   |
    | Power Up State     | 100100000000                                   |
    | Encoding           | USER                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <Cmd_Reg_Data_Addr[1]_GND_7_o_add_6_OUT> created at line 452.
    Found 2-bit adder for signal <Cmd_Reg_Data_Addr[1]_GND_7_o_add_30_OUT> created at line 489.
    Found 17-bit adder for signal <Sample_Rate_Div[16]_GND_7_o_add_77_OUT> created at line 588.
    Found 4-bit adder for signal <Cnt_Num_Reads[3]_GND_7_o_add_83_OUT> created at line 606.
    Found 10-bit adder for signal <Cnt_SS_Inactive[9]_GND_7_o_add_90_OUT> created at line 623.
    Found 16-bit adder for signal <ACCEL_X_SUM[15]_Data_Reg[6][7]_add_153_OUT> created at line 791.
    Found 16-bit adder for signal <ACCEL_Y_SUM[15]_Data_Reg[4][7]_add_154_OUT> created at line 792.
    Found 16-bit adder for signal <ACCEL_Z_SUM[15]_Data_Reg[2][7]_add_155_OUT> created at line 793.
    Found 16-bit adder for signal <ACCEL_TMP_SUM[15]_Data_Reg[0][7]_add_156_OUT> created at line 794.
    Found 2-bit subtractor for signal <GND_7_o_GND_7_o_sub_60_OUT<1:0>> created at line 543.
    Found 3-bit subtractor for signal <GND_7_o_GND_7_o_sub_71_OUT<2:0>> created at line 573.
    Found 8x8-bit Read Only RAM for signal <Cmd_Reg_Data_Addr[1]_GND_7_o_wide_mux_5_OUT>
    Found 8x8-bit Read Only RAM for signal <Cmd_Reg_Data_Addr[1]_GND_7_o_wide_mux_7_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <ADXL362Ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x8-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 16-bit adder                                          : 4
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
# Registers                                            : 24
 1-bit register                                        : 2
 10-bit register                                       : 1
 12-bit register                                       : 4
 16-bit register                                       : 8
 17-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
# Multiplexers                                         : 7
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ADXL362Ctrl>.
The following registers are absorbed into accumulator <ACCEL_X_SUM>: 1 register on signal <ACCEL_X_SUM>.
The following registers are absorbed into accumulator <ACCEL_Y_SUM>: 1 register on signal <ACCEL_Y_SUM>.
The following registers are absorbed into accumulator <ACCEL_Z_SUM>: 1 register on signal <ACCEL_Z_SUM>.
The following registers are absorbed into accumulator <ACCEL_TMP_SUM>: 1 register on signal <ACCEL_TMP_SUM>.
The following registers are absorbed into counter <Sample_Rate_Div>: 1 register on signal <Sample_Rate_Div>.
The following registers are absorbed into counter <Cnt_SS_Inactive>: 1 register on signal <Cnt_SS_Inactive>.
The following registers are absorbed into counter <Cnt_Num_Reads>: 1 register on signal <Cnt_Num_Reads>.
The following registers are absorbed into counter <Cmd_Reg_Data_Addr>: 1 register on signal <Cmd_Reg_Data_Addr>.
INFO:Xst:3231 - The small RAM <Mram_Cmd_Reg_Data_Addr[1]_GND_7_o_wide_mux_7_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Cmd_Reg_Data_Addr[1]_GND_7_o_add_6_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Cmd_Reg_Data_Addr[1]_GND_7_o_wide_mux_5_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Cmd_Reg_Data_Addr,"0")> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ADXL362Ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x8-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 3
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 4
 16-bit up accumulator                                 : 4
# Registers                                            : 151
 Flip-Flops                                            : 151
# Multiplexers                                         : 7
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Optimizing FSM <FSM_2> on signal <StC_Adxl_Ctrl[1:12]> with USER encoding.
------------------------------
 State        | Encoding
------------------------------
 100100000000 | 100100000000
 011001000001 | 011001000001
 010000000011 | 010000000011
 011001000010 | 011001000010
 000100000110 | 000100000110
 011001000111 | 011001000111
 011000000101 | 011000000101
 000010101101 | 000010101101
 000001011111 | 000001011111
------------------------------
Optimizing FSM <FSM_1> on signal <StC_Spi_Trans[1:10]> with USER encoding.
--------------------------
 State      | Encoding
--------------------------
 0000000000 | 0000000000
 1111100001 | 1111100001
 0000110011 | 0000110011
 0000000010 | 0000000010
 0000001110 | 0000001110
--------------------------
Optimizing FSM <FSM_0> on signal <StC_Spi_SendRec[1:7]> with USER encoding.
---------------------
 State   | Encoding
---------------------
 0000000 | 0000000
 1000001 | 1000001
 0001011 | 0001011
 0000111 | 0000111
 0001110 | 0001110
 0100100 | 0100100
 0010101 | 0010101
---------------------
WARNING:Xst:1293 - FF/Latch <Cmd_Reg_0_7> has a constant value of 0 in block <ADXL362Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Cmd_Reg_0_0> has a constant value of 0 in block <ADXL362Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cmd_Reg_0_3> has a constant value of 0 in block <ADXL362Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cmd_Reg_0_5> has a constant value of 0 in block <ADXL362Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cmd_Reg_1_7> has a constant value of 0 in block <ADXL362Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Cmd_Reg_2_7> has a constant value of 0 in block <ADXL362Ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_Send_7> has a constant value of 0 in block <ADXL362Ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <StC_Spi_Trans_FSM_FFd10> in Unit <ADXL362Ctrl> is equivalent to the following FF/Latch, which will be removed : <StC_Spi_Trans_FSM_FFd5> 
INFO:Xst:2261 - The FF/Latch <StC_Spi_Trans_FSM_FFd8> in Unit <ADXL362Ctrl> is equivalent to the following FF/Latch, which will be removed : <StC_Spi_Trans_FSM_FFd7> 

Optimizing unit <ADXL362Ctrl> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <SCLK> driven by black box <SPI_If>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <MOSI> driven by black box <SPI_If>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SS> driven by black box <SPI_If>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ADXL362Ctrl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 263
 Flip-Flops                                            : 263

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ADXL362Ctrl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 390
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 85
#      LUT3                        : 14
#      LUT4                        : 20
#      LUT5                        : 27
#      LUT6                        : 37
#      MUXCY                       : 85
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 91
# FlipFlops/Latches                : 263
#      FD                          : 18
#      FDE                         : 64
#      FDR                         : 40
#      FDRE                        : 134
#      FDS                         : 2
#      FDSE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 54
#      IBUF                        : 2
#      OBUF                        : 52
# Others                           : 1
#      SPI_If                      : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             263  out of  126800     0%  
 Number of Slice LUTs:                  211  out of  63400     0%  
    Number used as Logic:               211  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    327
   Number with an unused Flip Flop:      64  out of    327    19%  
   Number with an unused LUT:           116  out of    327    35%  
   Number of fully used LUT-FF pairs:   147  out of    327    44%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    210    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYSCLK                             | BUFGP                  | 263   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.475ns (Maximum Frequency: 404.008MHz)
   Minimum input arrival time before clock: 1.395ns
   Maximum output required time after clock: 0.673ns
   Maximum combinational path delay: 0.421ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYSCLK'
  Clock period: 2.475ns (frequency: 404.008MHz)
  Total number of paths / destination ports: 3221 / 564
-------------------------------------------------------------------------
Delay:               2.475ns (Levels of Logic = 2)
  Source:            Sample_Rate_Div_11 (FF)
  Destination:       Sample_Rate_Div_8 (FF)
  Source Clock:      SYSCLK rising
  Destination Clock: SYSCLK rising

  Data Path: Sample_Rate_Div_11 to Sample_Rate_Div_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.688  Sample_Rate_Div_11 (Sample_Rate_Div_11)
     LUT5:I0->O           13   0.097   0.567  PWR_7_o_Sample_Rate_Div[16]_equal_77_o<16>3 (PWR_7_o_Sample_Rate_Div[16]_equal_77_o<16>2)
     LUT4:I1->O            9   0.097   0.316  Mcount_Sample_Rate_Div_val1 (Mcount_Sample_Rate_Div_val)
     FDR:R                     0.349          Sample_Rate_Div_9
    ----------------------------------------
    Total                      2.475ns (0.904ns logic, 1.571ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYSCLK'
  Total number of paths / destination ports: 246 / 243
-------------------------------------------------------------------------
Offset:              1.395ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       Cnt_SS_Inactive_3 (FF)
  Destination Clock: SYSCLK rising

  Data Path: RESET to Cnt_SS_Inactive_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            90   0.001   0.809  RESET_IBUF (RESET_IBUF)
     LUT6:I0->O            2   0.097   0.383  Mcount_Cnt_SS_Inactive_val1 (Mcount_Cnt_SS_Inactive_val)
     LUT2:I0->O            1   0.097   0.000  Cnt_SS_Inactive_3_rstpot (Cnt_SS_Inactive_3_rstpot)
     FD:D                      0.008          Cnt_SS_Inactive_3
    ----------------------------------------
    Total                      1.395ns (0.203ns logic, 1.192ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSCLK'
  Total number of paths / destination ports: 58 / 58
-------------------------------------------------------------------------
Offset:              0.673ns (Levels of Logic = 0)
  Source:            StC_Spi_SendRec_FSM_FFd4 (FF)
  Destination:       SPI_Interface:Start (PAD)
  Source Clock:      SYSCLK rising

  Data Path: StC_Spi_SendRec_FSM_FFd4 to SPI_Interface:Start
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.361   0.311  StC_Spi_SendRec_FSM_FFd4 (StC_Spi_SendRec_FSM_FFd4)
    SPI_If:Start               0.000          SPI_Interface
    ----------------------------------------
    Total                      0.673ns (0.361ns logic, 0.311ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               0.421ns (Levels of Logic = 1)
  Source:            SYSCLK (PAD)
  Destination:       SPI_Interface:SYSCLK (PAD)

  Data Path: SYSCLK to SPI_Interface:SYSCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          263   0.000   0.421  SYSCLK_BUFGP (SYSCLK_BUFGP)
    SPI_If:SYSCLK              0.000          SPI_Interface
    ----------------------------------------
    Total                      0.421ns (0.000ns logic, 0.421ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SYSCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK         |    2.475|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.63 secs
 
--> 

Total memory usage is 4644272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    4 (   0 filtered)

