// Seed: 2678835831
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    inout logic id_2,
    output logic id_3,
    input wor id_4
    , id_22,
    output supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input logic id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    output uwire id_14,
    input tri id_15,
    input wor id_16,
    output tri0 id_17,
    input wor id_18,
    input tri0 id_19,
    output wire id_20
);
  initial begin : LABEL_0
    id_2 <= id_8;
  end
  wire id_23, id_24, id_25, id_26, id_27;
  module_0 modCall_1 (
      id_26,
      id_27
  );
  always #1 begin : LABEL_0
    id_3 <= id_2;
  end
  always
  fork
  join
  assign id_25 = id_24 & 1;
endmodule
