sim_erasable_memory.v,verilog,xil_defaultlib,../../../../agc.srcs/sources_1/ip/sim_erasable_memory/sim/sim_erasable_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
