
tinyLight.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d74  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000002bc  00802000  00004d74  00004e08  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000006e9  008022bc  008022bc  000050c4  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  000050c4  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000960  00000000  00000000  000050f8  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00016fb0  00000000  00000000  00005a58  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003677  00000000  00000000  0001ca08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000c76d  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000021c0  00000000  00000000  0002c7ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00033f70  00000000  00000000  0002e9ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000910b  00000000  00000000  0006291c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000988  00000000  00000000  0006ba28  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000cc9d  00000000  00000000  0006c3b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c9 c1       	rjmp	.+914    	; 0x394 <__ctors_end>
       2:	00 00       	nop
       4:	e4 c1       	rjmp	.+968    	; 0x3ce <__bad_interrupt>
       6:	00 00       	nop
       8:	e2 c1       	rjmp	.+964    	; 0x3ce <__bad_interrupt>
       a:	00 00       	nop
       c:	e0 c1       	rjmp	.+960    	; 0x3ce <__bad_interrupt>
       e:	00 00       	nop
      10:	de c1       	rjmp	.+956    	; 0x3ce <__bad_interrupt>
      12:	00 00       	nop
      14:	dc c1       	rjmp	.+952    	; 0x3ce <__bad_interrupt>
      16:	00 00       	nop
      18:	55 c7       	rjmp	.+3754   	; 0xec4 <__vector_6>
      1a:	00 00       	nop
      1c:	77 c7       	rjmp	.+3822   	; 0xf0c <__vector_7>
      1e:	00 00       	nop
      20:	99 c7       	rjmp	.+3890   	; 0xf54 <__vector_8>
      22:	00 00       	nop
      24:	bb c7       	rjmp	.+3958   	; 0xf9c <__vector_9>
      26:	00 00       	nop
      28:	0c 94 8d 08 	jmp	0x111a	; 0x111a <__vector_10>
      2c:	0c 94 a6 08 	jmp	0x114c	; 0x114c <__vector_11>
      30:	ce c1       	rjmp	.+924    	; 0x3ce <__bad_interrupt>
      32:	00 00       	nop
      34:	cc c1       	rjmp	.+920    	; 0x3ce <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 1d 09 	jmp	0x123a	; 0x123a <__vector_14>
      3c:	0c 94 46 09 	jmp	0x128c	; 0x128c <__vector_15>
      40:	0c 94 6f 09 	jmp	0x12de	; 0x12de <__vector_16>
      44:	0c 94 98 09 	jmp	0x1330	; 0x1330 <__vector_17>
      48:	0c 94 c1 09 	jmp	0x1382	; 0x1382 <__vector_18>
      4c:	0c 94 ea 09 	jmp	0x13d4	; 0x13d4 <__vector_19>
      50:	0c 94 13 0a 	jmp	0x1426	; 0x1426 <__vector_20>
      54:	0c 94 3c 0a 	jmp	0x1478	; 0x1478 <__vector_21>
      58:	0c 94 65 0a 	jmp	0x14ca	; 0x14ca <__vector_22>
      5c:	0c 94 8e 0a 	jmp	0x151c	; 0x151c <__vector_23>
      60:	b6 c1       	rjmp	.+876    	; 0x3ce <__bad_interrupt>
      62:	00 00       	nop
      64:	b4 c1       	rjmp	.+872    	; 0x3ce <__bad_interrupt>
      66:	00 00       	nop
      68:	b2 c1       	rjmp	.+868    	; 0x3ce <__bad_interrupt>
      6a:	00 00       	nop
      6c:	b0 c1       	rjmp	.+864    	; 0x3ce <__bad_interrupt>
      6e:	00 00       	nop
      70:	ae c1       	rjmp	.+860    	; 0x3ce <__bad_interrupt>
      72:	00 00       	nop
      74:	ac c1       	rjmp	.+856    	; 0x3ce <__bad_interrupt>
      76:	00 00       	nop
      78:	aa c1       	rjmp	.+852    	; 0x3ce <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a8 c1       	rjmp	.+848    	; 0x3ce <__bad_interrupt>
      7e:	00 00       	nop
      80:	a6 c1       	rjmp	.+844    	; 0x3ce <__bad_interrupt>
      82:	00 00       	nop
      84:	a4 c1       	rjmp	.+840    	; 0x3ce <__bad_interrupt>
      86:	00 00       	nop
      88:	a2 c1       	rjmp	.+836    	; 0x3ce <__bad_interrupt>
      8a:	00 00       	nop
      8c:	a0 c1       	rjmp	.+832    	; 0x3ce <__bad_interrupt>
      8e:	00 00       	nop
      90:	9e c1       	rjmp	.+828    	; 0x3ce <__bad_interrupt>
      92:	00 00       	nop
      94:	9c c1       	rjmp	.+824    	; 0x3ce <__bad_interrupt>
      96:	00 00       	nop
      98:	9a c1       	rjmp	.+820    	; 0x3ce <__bad_interrupt>
      9a:	00 00       	nop
      9c:	98 c1       	rjmp	.+816    	; 0x3ce <__bad_interrupt>
      9e:	00 00       	nop
      a0:	96 c1       	rjmp	.+812    	; 0x3ce <__bad_interrupt>
      a2:	00 00       	nop
      a4:	94 c1       	rjmp	.+808    	; 0x3ce <__bad_interrupt>
      a6:	00 00       	nop
      a8:	92 c1       	rjmp	.+804    	; 0x3ce <__bad_interrupt>
      aa:	00 00       	nop
      ac:	90 c1       	rjmp	.+800    	; 0x3ce <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8e c1       	rjmp	.+796    	; 0x3ce <__bad_interrupt>
      b2:	00 00       	nop
      b4:	8c c1       	rjmp	.+792    	; 0x3ce <__bad_interrupt>
      b6:	00 00       	nop
      b8:	8a c1       	rjmp	.+788    	; 0x3ce <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 51 0c 	jmp	0x18a2	; 0x18a2 <__vector_47>
      c0:	0c 94 7a 0c 	jmp	0x18f4	; 0x18f4 <__vector_48>
      c4:	0c 94 a3 0c 	jmp	0x1946	; 0x1946 <__vector_49>
      c8:	0c 94 cc 0c 	jmp	0x1998	; 0x1998 <__vector_50>
      cc:	0c 94 f5 0c 	jmp	0x19ea	; 0x19ea <__vector_51>
      d0:	0c 94 1e 0d 	jmp	0x1a3c	; 0x1a3c <__vector_52>
      d4:	7c c1       	rjmp	.+760    	; 0x3ce <__bad_interrupt>
      d6:	00 00       	nop
      d8:	7a c1       	rjmp	.+756    	; 0x3ce <__bad_interrupt>
      da:	00 00       	nop
      dc:	78 c1       	rjmp	.+752    	; 0x3ce <__bad_interrupt>
      de:	00 00       	nop
      e0:	76 c1       	rjmp	.+748    	; 0x3ce <__bad_interrupt>
      e2:	00 00       	nop
      e4:	74 c1       	rjmp	.+744    	; 0x3ce <__bad_interrupt>
      e6:	00 00       	nop
      e8:	72 c1       	rjmp	.+740    	; 0x3ce <__bad_interrupt>
      ea:	00 00       	nop
      ec:	70 c1       	rjmp	.+736    	; 0x3ce <__bad_interrupt>
      ee:	00 00       	nop
      f0:	6e c1       	rjmp	.+732    	; 0x3ce <__bad_interrupt>
      f2:	00 00       	nop
      f4:	6c c1       	rjmp	.+728    	; 0x3ce <__bad_interrupt>
      f6:	00 00       	nop
      f8:	6a c1       	rjmp	.+724    	; 0x3ce <__bad_interrupt>
      fa:	00 00       	nop
      fc:	68 c1       	rjmp	.+720    	; 0x3ce <__bad_interrupt>
      fe:	00 00       	nop
     100:	0c 94 11 14 	jmp	0x2822	; 0x2822 <__vector_64>
     104:	64 c1       	rjmp	.+712    	; 0x3ce <__bad_interrupt>
     106:	00 00       	nop
     108:	62 c1       	rjmp	.+708    	; 0x3ce <__bad_interrupt>
     10a:	00 00       	nop
     10c:	60 c1       	rjmp	.+704    	; 0x3ce <__bad_interrupt>
     10e:	00 00       	nop
     110:	5e c1       	rjmp	.+700    	; 0x3ce <__bad_interrupt>
     112:	00 00       	nop
     114:	5c c1       	rjmp	.+696    	; 0x3ce <__bad_interrupt>
     116:	00 00       	nop
     118:	5a c1       	rjmp	.+692    	; 0x3ce <__bad_interrupt>
     11a:	00 00       	nop
     11c:	c6 c4       	rjmp	.+2444   	; 0xaaa <__vector_71>
     11e:	00 00       	nop
     120:	f2 c4       	rjmp	.+2532   	; 0xb06 <__vector_72>
     122:	00 00       	nop
     124:	1e c5       	rjmp	.+2620   	; 0xb62 <__vector_73>
     126:	00 00       	nop
     128:	4a c5       	rjmp	.+2708   	; 0xbbe <__vector_74>
     12a:	00 00       	nop
     12c:	50 c1       	rjmp	.+672    	; 0x3ce <__bad_interrupt>
     12e:	00 00       	nop
     130:	4e c1       	rjmp	.+668    	; 0x3ce <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 b7 0a 	jmp	0x156e	; 0x156e <__vector_77>
     138:	0c 94 e0 0a 	jmp	0x15c0	; 0x15c0 <__vector_78>
     13c:	0c 94 09 0b 	jmp	0x1612	; 0x1612 <__vector_79>
     140:	0c 94 32 0b 	jmp	0x1664	; 0x1664 <__vector_80>
     144:	0c 94 5b 0b 	jmp	0x16b6	; 0x16b6 <__vector_81>
     148:	0c 94 84 0b 	jmp	0x1708	; 0x1708 <__vector_82>
     14c:	0c 94 ad 0b 	jmp	0x175a	; 0x175a <__vector_83>
     150:	0c 94 d6 0b 	jmp	0x17ac	; 0x17ac <__vector_84>
     154:	0c 94 ff 0b 	jmp	0x17fe	; 0x17fe <__vector_85>
     158:	0c 94 28 0c 	jmp	0x1850	; 0x1850 <__vector_86>
     15c:	38 c1       	rjmp	.+624    	; 0x3ce <__bad_interrupt>
     15e:	00 00       	nop
     160:	36 c1       	rjmp	.+620    	; 0x3ce <__bad_interrupt>
     162:	00 00       	nop
     164:	34 c1       	rjmp	.+616    	; 0x3ce <__bad_interrupt>
     166:	00 00       	nop
     168:	32 c1       	rjmp	.+612    	; 0x3ce <__bad_interrupt>
     16a:	00 00       	nop
     16c:	30 c1       	rjmp	.+608    	; 0x3ce <__bad_interrupt>
     16e:	00 00       	nop
     170:	2e c1       	rjmp	.+604    	; 0x3ce <__bad_interrupt>
     172:	00 00       	nop
     174:	2c c1       	rjmp	.+600    	; 0x3ce <__bad_interrupt>
     176:	00 00       	nop
     178:	2a c1       	rjmp	.+596    	; 0x3ce <__bad_interrupt>
     17a:	00 00       	nop
     17c:	28 c1       	rjmp	.+592    	; 0x3ce <__bad_interrupt>
     17e:	00 00       	nop
     180:	26 c1       	rjmp	.+588    	; 0x3ce <__bad_interrupt>
     182:	00 00       	nop
     184:	24 c1       	rjmp	.+584    	; 0x3ce <__bad_interrupt>
     186:	00 00       	nop
     188:	22 c1       	rjmp	.+580    	; 0x3ce <__bad_interrupt>
     18a:	00 00       	nop
     18c:	20 c1       	rjmp	.+576    	; 0x3ce <__bad_interrupt>
     18e:	00 00       	nop
     190:	1e c1       	rjmp	.+572    	; 0x3ce <__bad_interrupt>
     192:	00 00       	nop
     194:	1c c1       	rjmp	.+568    	; 0x3ce <__bad_interrupt>
     196:	00 00       	nop
     198:	1a c1       	rjmp	.+564    	; 0x3ce <__bad_interrupt>
     19a:	00 00       	nop
     19c:	18 c1       	rjmp	.+560    	; 0x3ce <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	16 c1       	rjmp	.+556    	; 0x3ce <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	14 c1       	rjmp	.+552    	; 0x3ce <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	12 c1       	rjmp	.+548    	; 0x3ce <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	10 c1       	rjmp	.+544    	; 0x3ce <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0e c1       	rjmp	.+540    	; 0x3ce <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	0c c1       	rjmp	.+536    	; 0x3ce <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	0a c1       	rjmp	.+532    	; 0x3ce <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	08 c1       	rjmp	.+528    	; 0x3ce <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	06 c1       	rjmp	.+524    	; 0x3ce <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	04 c1       	rjmp	.+520    	; 0x3ce <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	02 c1       	rjmp	.+516    	; 0x3ce <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	00 c1       	rjmp	.+512    	; 0x3ce <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	fe c0       	rjmp	.+508    	; 0x3ce <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	fc c0       	rjmp	.+504    	; 0x3ce <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	fa c0       	rjmp	.+500    	; 0x3ce <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	f8 c0       	rjmp	.+496    	; 0x3ce <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	f6 c0       	rjmp	.+492    	; 0x3ce <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	f4 c0       	rjmp	.+488    	; 0x3ce <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	f2 c0       	rjmp	.+484    	; 0x3ce <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	f0 c0       	rjmp	.+480    	; 0x3ce <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	ee c0       	rjmp	.+476    	; 0x3ce <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 65 1b 	jmp	0x36ca	; 0x36ca <__vector_125>
     1f8:	0c 94 19 1c 	jmp	0x3832	; 0x3832 <__vector_126>
     1fc:	f6 14       	cp	r15, r6
     1fe:	fd 14       	cp	r15, r13
     200:	04 15       	cp	r16, r4
     202:	0b 15       	cp	r16, r11
     204:	de 15       	cp	r29, r14
     206:	de 15       	cp	r29, r14
     208:	de 15       	cp	r29, r14
     20a:	de 15       	cp	r29, r14
     20c:	de 15       	cp	r29, r14
     20e:	de 15       	cp	r29, r14
     210:	de 15       	cp	r29, r14
     212:	de 15       	cp	r29, r14
     214:	de 15       	cp	r29, r14
     216:	de 15       	cp	r29, r14
     218:	de 15       	cp	r29, r14
     21a:	de 15       	cp	r29, r14
     21c:	12 15       	cp	r17, r2
     21e:	19 15       	cp	r17, r9
     220:	20 15       	cp	r18, r0
     222:	27 15       	cp	r18, r7
     224:	2e 15       	cp	r18, r14
     226:	35 15       	cp	r19, r5
     228:	de 15       	cp	r29, r14
     22a:	de 15       	cp	r29, r14
     22c:	de 15       	cp	r29, r14
     22e:	de 15       	cp	r29, r14
     230:	de 15       	cp	r29, r14
     232:	de 15       	cp	r29, r14
     234:	de 15       	cp	r29, r14
     236:	de 15       	cp	r29, r14
     238:	de 15       	cp	r29, r14
     23a:	de 15       	cp	r29, r14
     23c:	3c 15       	cp	r19, r12
     23e:	43 15       	cp	r20, r3
     240:	de 15       	cp	r29, r14
     242:	de 15       	cp	r29, r14
     244:	de 15       	cp	r29, r14
     246:	de 15       	cp	r29, r14
     248:	de 15       	cp	r29, r14
     24a:	de 15       	cp	r29, r14
     24c:	de 15       	cp	r29, r14
     24e:	de 15       	cp	r29, r14
     250:	de 15       	cp	r29, r14
     252:	de 15       	cp	r29, r14
     254:	de 15       	cp	r29, r14
     256:	de 15       	cp	r29, r14
     258:	de 15       	cp	r29, r14
     25a:	de 15       	cp	r29, r14
     25c:	4a 15       	cp	r20, r10
     25e:	51 15       	cp	r21, r1
     260:	58 15       	cp	r21, r8
     262:	5f 15       	cp	r21, r15
     264:	66 15       	cp	r22, r6
     266:	83 15       	cp	r24, r3
     268:	86 15       	cp	r24, r6
     26a:	8a 15       	cp	r24, r10
     26c:	8e 15       	cp	r24, r14
     26e:	e4 15       	cp	r30, r4
     270:	e4 15       	cp	r30, r4
     272:	e4 15       	cp	r30, r4
     274:	e4 15       	cp	r30, r4
     276:	e4 15       	cp	r30, r4
     278:	e4 15       	cp	r30, r4
     27a:	e4 15       	cp	r30, r4
     27c:	e4 15       	cp	r30, r4
     27e:	e4 15       	cp	r30, r4
     280:	e4 15       	cp	r30, r4
     282:	e4 15       	cp	r30, r4
     284:	e4 15       	cp	r30, r4
     286:	92 15       	cp	r25, r2
     288:	96 15       	cp	r25, r6
     28a:	9a 15       	cp	r25, r10
     28c:	9e 15       	cp	r25, r14
     28e:	a2 15       	cp	r26, r2
     290:	a6 15       	cp	r26, r6
     292:	e4 15       	cp	r30, r4
     294:	e4 15       	cp	r30, r4
     296:	e4 15       	cp	r30, r4
     298:	e4 15       	cp	r30, r4
     29a:	e4 15       	cp	r30, r4
     29c:	e4 15       	cp	r30, r4
     29e:	e4 15       	cp	r30, r4
     2a0:	e4 15       	cp	r30, r4
     2a2:	e4 15       	cp	r30, r4
     2a4:	e4 15       	cp	r30, r4
     2a6:	aa 15       	cp	r26, r10
     2a8:	ae 15       	cp	r26, r14
     2aa:	e4 15       	cp	r30, r4
     2ac:	e4 15       	cp	r30, r4
     2ae:	e4 15       	cp	r30, r4
     2b0:	e4 15       	cp	r30, r4
     2b2:	e4 15       	cp	r30, r4
     2b4:	e4 15       	cp	r30, r4
     2b6:	e4 15       	cp	r30, r4
     2b8:	e4 15       	cp	r30, r4
     2ba:	e4 15       	cp	r30, r4
     2bc:	e4 15       	cp	r30, r4
     2be:	e4 15       	cp	r30, r4
     2c0:	e4 15       	cp	r30, r4
     2c2:	e4 15       	cp	r30, r4
     2c4:	e4 15       	cp	r30, r4
     2c6:	b2 15       	cp	r27, r2
     2c8:	b6 15       	cp	r27, r6
     2ca:	ba 15       	cp	r27, r10
     2cc:	be 15       	cp	r27, r14
     2ce:	c2 15       	cp	r28, r2
     2d0:	66 17       	cp	r22, r22
     2d2:	54 17       	cp	r21, r20
     2d4:	57 17       	cp	r21, r23
     2d6:	5a 17       	cp	r21, r26
     2d8:	5d 17       	cp	r21, r29
     2da:	60 17       	cp	r22, r16
     2dc:	63 17       	cp	r22, r19

000002de <__trampolines_end>:
     2de:	00 00       	nop
     2e0:	3c 02       	muls	r19, r28
     2e2:	78 04       	cpc	r7, r8
     2e4:	b3 06       	cpc	r11, r19
     2e6:	ee 08       	sbc	r14, r14
     2e8:	28 0b       	sbc	r18, r24
     2ea:	61 0d       	add	r22, r1
     2ec:	9a 0f       	add	r25, r26
     2ee:	d1 11       	cpse	r29, r1
     2f0:	06 14       	cp	r0, r6
     2f2:	3a 16       	cp	r3, r26
     2f4:	6d 18       	sub	r6, r13
     2f6:	9d 1a       	sub	r9, r29
     2f8:	cb 1c       	adc	r12, r11
     2fa:	f8 1e       	adc	r15, r24
     2fc:	21 21       	and	r18, r1
     2fe:	48 23       	and	r20, r24
     300:	6d 25       	eor	r22, r13
     302:	8e 27       	eor	r24, r30
     304:	ad 29       	or	r26, r13
     306:	c8 2b       	or	r28, r24
     308:	df 2d       	mov	r29, r15
     30a:	f4 2f       	mov	r31, r20
     30c:	04 32       	cpi	r16, 0x24	; 36
     30e:	10 34       	cpi	r17, 0x40	; 64
     310:	19 36       	cpi	r17, 0x69	; 105
     312:	1d 38       	cpi	r17, 0x8D	; 141
     314:	1d 3a       	cpi	r17, 0xAD	; 173
     316:	18 3c       	cpi	r17, 0xC8	; 200
     318:	0f 3e       	cpi	r16, 0xEF	; 239
     31a:	01 40       	sbci	r16, 0x01	; 1
     31c:	ed 41       	sbci	r30, 0x1D	; 29
     31e:	d5 43       	sbci	r29, 0x35	; 53
     320:	b7 45       	sbci	r27, 0x57	; 87
     322:	94 47       	sbci	r25, 0x74	; 116
     324:	6c 49       	sbci	r22, 0x9C	; 156
     326:	3d 4b       	sbci	r19, 0xBD	; 189
     328:	09 4d       	sbci	r16, 0xD9	; 217
     32a:	cf 4e       	sbci	r28, 0xEF	; 239
     32c:	8e 50       	subi	r24, 0x0E	; 14
     32e:	48 52       	subi	r20, 0x28	; 40
     330:	fb 53       	subi	r31, 0x3B	; 59
     332:	a7 55       	subi	r26, 0x57	; 87
     334:	4d 57       	subi	r20, 0x7D	; 125
     336:	eb 58       	subi	r30, 0x8B	; 139
     338:	83 5a       	subi	r24, 0xA3	; 163
     33a:	14 5c       	subi	r17, 0xC4	; 196
     33c:	9e 5d       	subi	r25, 0xDE	; 222
     33e:	20 5f       	subi	r18, 0xF0	; 240
     340:	9b 60       	ori	r25, 0x0B	; 11
     342:	0f 62       	ori	r16, 0x2F	; 47
     344:	7a 63       	ori	r23, 0x3A	; 58
     346:	df 64       	ori	r29, 0x4F	; 79
     348:	3b 66       	ori	r19, 0x6B	; 107
     34a:	8f 67       	ori	r24, 0x7F	; 127
     34c:	db 68       	ori	r29, 0x8B	; 139
     34e:	1f 6a       	ori	r17, 0xAF	; 175
     350:	5b 6b       	ori	r21, 0xBB	; 187
     352:	8e 6c       	ori	r24, 0xCE	; 206
     354:	b9 6d       	ori	r27, 0xD9	; 217
     356:	db 6e       	ori	r29, 0xEB	; 235
     358:	f5 6f       	ori	r31, 0xF5	; 245
     35a:	06 71       	andi	r16, 0x16	; 22
     35c:	0e 72       	andi	r16, 0x2E	; 46
     35e:	0d 73       	andi	r16, 0x3D	; 61
     360:	03 74       	andi	r16, 0x43	; 67
     362:	f0 74       	andi	r31, 0x40	; 64
     364:	d4 75       	andi	r29, 0x54	; 84
     366:	af 76       	andi	r26, 0x6F	; 111
     368:	81 77       	andi	r24, 0x71	; 113
     36a:	49 78       	andi	r20, 0x89	; 137
     36c:	08 79       	andi	r16, 0x98	; 152
     36e:	bd 79       	andi	r27, 0x9D	; 157
     370:	69 7a       	andi	r22, 0xA9	; 169
     372:	0c 7b       	andi	r16, 0xBC	; 188
     374:	a5 7b       	andi	r26, 0xB5	; 181
     376:	34 7c       	andi	r19, 0xC4	; 196
     378:	b9 7c       	andi	r27, 0xC9	; 201
     37a:	35 7d       	andi	r19, 0xD5	; 213
     37c:	a7 7d       	andi	r26, 0xD7	; 215
     37e:	0f 7e       	andi	r16, 0xEF	; 239
     380:	6e 7e       	andi	r22, 0xEE	; 238
     382:	c2 7e       	andi	r28, 0xE2	; 226
     384:	0d 7f       	andi	r16, 0xFD	; 253
     386:	4e 7f       	andi	r20, 0xFE	; 254
     388:	85 7f       	andi	r24, 0xF5	; 245
     38a:	b1 7f       	andi	r27, 0xF1	; 241
     38c:	d4 7f       	andi	r29, 0xF4	; 244
     38e:	ed 7f       	andi	r30, 0xFD	; 253
     390:	fc 7f       	andi	r31, 0xFC	; 252
     392:	ff 7f       	andi	r31, 0xFF	; 255

00000394 <__ctors_end>:
     394:	11 24       	eor	r1, r1
     396:	1f be       	out	0x3f, r1	; 63
     398:	cf ef       	ldi	r28, 0xFF	; 255
     39a:	cd bf       	out	0x3d, r28	; 61
     39c:	df e2       	ldi	r29, 0x2F	; 47
     39e:	de bf       	out	0x3e, r29	; 62

000003a0 <__do_copy_data>:
     3a0:	12 e2       	ldi	r17, 0x22	; 34
     3a2:	a0 e0       	ldi	r26, 0x00	; 0
     3a4:	b0 e2       	ldi	r27, 0x20	; 32
     3a6:	e4 e7       	ldi	r30, 0x74	; 116
     3a8:	fd e4       	ldi	r31, 0x4D	; 77
     3aa:	02 c0       	rjmp	.+4      	; 0x3b0 <__do_copy_data+0x10>
     3ac:	05 90       	lpm	r0, Z+
     3ae:	0d 92       	st	X+, r0
     3b0:	ac 3b       	cpi	r26, 0xBC	; 188
     3b2:	b1 07       	cpc	r27, r17
     3b4:	d9 f7       	brne	.-10     	; 0x3ac <__do_copy_data+0xc>

000003b6 <__do_clear_bss>:
     3b6:	29 e2       	ldi	r18, 0x29	; 41
     3b8:	ac eb       	ldi	r26, 0xBC	; 188
     3ba:	b2 e2       	ldi	r27, 0x22	; 34
     3bc:	01 c0       	rjmp	.+2      	; 0x3c0 <.do_clear_bss_start>

000003be <.do_clear_bss_loop>:
     3be:	1d 92       	st	X+, r1

000003c0 <.do_clear_bss_start>:
     3c0:	a5 3a       	cpi	r26, 0xA5	; 165
     3c2:	b2 07       	cpc	r27, r18
     3c4:	e1 f7       	brne	.-8      	; 0x3be <.do_clear_bss_loop>
     3c6:	0e 94 e8 15 	call	0x2bd0	; 0x2bd0 <main>
     3ca:	0c 94 b8 26 	jmp	0x4d70	; 0x4d70 <_exit>

000003ce <__bad_interrupt>:
     3ce:	18 ce       	rjmp	.-976    	; 0x0 <__vectors>

000003d0 <usart_init_spi_pull_up>:
//asf_usart_init_spi modified sck_pin pin configuration
#  define USART_UCPHA_bm 0x02
#  define USART_DORD_bm 0x04

void usart_init_spi_pull_up(USART_t *usart, const usart_spi_options_t *opt)
{
     3d0:	ff 92       	push	r15
     3d2:	0f 93       	push	r16
     3d4:	1f 93       	push	r17
     3d6:	cf 93       	push	r28
     3d8:	df 93       	push	r29
     3da:	ec 01       	movw	r28, r24
     3dc:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     3de:	00 97       	sbiw	r24, 0x00	; 0
     3e0:	09 f4       	brne	.+2      	; 0x3e4 <usart_init_spi_pull_up+0x14>
     3e2:	58 c1       	rjmp	.+688    	; 0x694 <usart_init_spi_pull_up+0x2c4>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     3e4:	80 3c       	cpi	r24, 0xC0	; 192
     3e6:	91 05       	cpc	r25, r1
     3e8:	21 f4       	brne	.+8      	; 0x3f2 <usart_init_spi_pull_up+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     3ea:	60 e1       	ldi	r22, 0x10	; 16
     3ec:	80 e0       	ldi	r24, 0x00	; 0
     3ee:	bd d2       	rcall	.+1402   	; 0x96a <sysclk_enable_module>
     3f0:	51 c1       	rjmp	.+674    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     3f2:	81 15       	cp	r24, r1
     3f4:	24 e0       	ldi	r18, 0x04	; 4
     3f6:	92 07       	cpc	r25, r18
     3f8:	21 f4       	brne	.+8      	; 0x402 <usart_init_spi_pull_up+0x32>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     3fa:	64 e0       	ldi	r22, 0x04	; 4
     3fc:	80 e0       	ldi	r24, 0x00	; 0
     3fe:	b5 d2       	rcall	.+1386   	; 0x96a <sysclk_enable_module>
     400:	49 c1       	rjmp	.+658    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     402:	c0 38       	cpi	r28, 0x80	; 128
     404:	81 e0       	ldi	r24, 0x01	; 1
     406:	d8 07       	cpc	r29, r24
     408:	21 f4       	brne	.+8      	; 0x412 <usart_init_spi_pull_up+0x42>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     40a:	62 e0       	ldi	r22, 0x02	; 2
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	ad d2       	rcall	.+1370   	; 0x96a <sysclk_enable_module>
     410:	41 c1       	rjmp	.+642    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     412:	c1 15       	cp	r28, r1
     414:	e1 e0       	ldi	r30, 0x01	; 1
     416:	de 07       	cpc	r29, r30
     418:	21 f4       	brne	.+8      	; 0x422 <usart_init_spi_pull_up+0x52>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     41a:	61 e0       	ldi	r22, 0x01	; 1
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	a5 d2       	rcall	.+1354   	; 0x96a <sysclk_enable_module>
     420:	39 c1       	rjmp	.+626    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     422:	c0 38       	cpi	r28, 0x80	; 128
     424:	f3 e0       	ldi	r31, 0x03	; 3
     426:	df 07       	cpc	r29, r31
     428:	21 f4       	brne	.+8      	; 0x432 <usart_init_spi_pull_up+0x62>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     42a:	61 e0       	ldi	r22, 0x01	; 1
     42c:	81 e0       	ldi	r24, 0x01	; 1
     42e:	9d d2       	rcall	.+1338   	; 0x96a <sysclk_enable_module>
     430:	31 c1       	rjmp	.+610    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     432:	c1 15       	cp	r28, r1
     434:	22 e0       	ldi	r18, 0x02	; 2
     436:	d2 07       	cpc	r29, r18
     438:	21 f4       	brne	.+8      	; 0x442 <usart_init_spi_pull_up+0x72>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     43a:	62 e0       	ldi	r22, 0x02	; 2
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	95 d2       	rcall	.+1322   	; 0x96a <sysclk_enable_module>
     440:	29 c1       	rjmp	.+594    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     442:	c0 32       	cpi	r28, 0x20	; 32
     444:	83 e0       	ldi	r24, 0x03	; 3
     446:	d8 07       	cpc	r29, r24
     448:	21 f4       	brne	.+8      	; 0x452 <usart_init_spi_pull_up+0x82>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     44a:	64 e0       	ldi	r22, 0x04	; 4
     44c:	82 e0       	ldi	r24, 0x02	; 2
     44e:	8d d2       	rcall	.+1306   	; 0x96a <sysclk_enable_module>
     450:	21 c1       	rjmp	.+578    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     452:	c1 15       	cp	r28, r1
     454:	e8 e0       	ldi	r30, 0x08	; 8
     456:	de 07       	cpc	r29, r30
     458:	21 f4       	brne	.+8      	; 0x462 <usart_init_spi_pull_up+0x92>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     45a:	61 e0       	ldi	r22, 0x01	; 1
     45c:	83 e0       	ldi	r24, 0x03	; 3
     45e:	85 d2       	rcall	.+1290   	; 0x96a <sysclk_enable_module>
     460:	19 c1       	rjmp	.+562    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     462:	c1 15       	cp	r28, r1
     464:	f9 e0       	ldi	r31, 0x09	; 9
     466:	df 07       	cpc	r29, r31
     468:	21 f4       	brne	.+8      	; 0x472 <usart_init_spi_pull_up+0xa2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     46a:	61 e0       	ldi	r22, 0x01	; 1
     46c:	84 e0       	ldi	r24, 0x04	; 4
     46e:	7d d2       	rcall	.+1274   	; 0x96a <sysclk_enable_module>
     470:	11 c1       	rjmp	.+546    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     472:	c1 15       	cp	r28, r1
     474:	2a e0       	ldi	r18, 0x0A	; 10
     476:	d2 07       	cpc	r29, r18
     478:	21 f4       	brne	.+8      	; 0x482 <usart_init_spi_pull_up+0xb2>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     47a:	61 e0       	ldi	r22, 0x01	; 1
     47c:	85 e0       	ldi	r24, 0x05	; 5
     47e:	75 d2       	rcall	.+1258   	; 0x96a <sysclk_enable_module>
     480:	09 c1       	rjmp	.+530    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     482:	c0 34       	cpi	r28, 0x40	; 64
     484:	88 e0       	ldi	r24, 0x08	; 8
     486:	d8 07       	cpc	r29, r24
     488:	21 f4       	brne	.+8      	; 0x492 <usart_init_spi_pull_up+0xc2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     48a:	62 e0       	ldi	r22, 0x02	; 2
     48c:	83 e0       	ldi	r24, 0x03	; 3
     48e:	6d d2       	rcall	.+1242   	; 0x96a <sysclk_enable_module>
     490:	01 c1       	rjmp	.+514    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     492:	c0 34       	cpi	r28, 0x40	; 64
     494:	e9 e0       	ldi	r30, 0x09	; 9
     496:	de 07       	cpc	r29, r30
     498:	21 f4       	brne	.+8      	; 0x4a2 <usart_init_spi_pull_up+0xd2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     49a:	62 e0       	ldi	r22, 0x02	; 2
     49c:	84 e0       	ldi	r24, 0x04	; 4
     49e:	65 d2       	rcall	.+1226   	; 0x96a <sysclk_enable_module>
     4a0:	f9 c0       	rjmp	.+498    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     4a2:	c0 39       	cpi	r28, 0x90	; 144
     4a4:	f8 e0       	ldi	r31, 0x08	; 8
     4a6:	df 07       	cpc	r29, r31
     4a8:	21 f4       	brne	.+8      	; 0x4b2 <usart_init_spi_pull_up+0xe2>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     4aa:	64 e0       	ldi	r22, 0x04	; 4
     4ac:	83 e0       	ldi	r24, 0x03	; 3
     4ae:	5d d2       	rcall	.+1210   	; 0x96a <sysclk_enable_module>
     4b0:	f1 c0       	rjmp	.+482    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     4b2:	c0 39       	cpi	r28, 0x90	; 144
     4b4:	29 e0       	ldi	r18, 0x09	; 9
     4b6:	d2 07       	cpc	r29, r18
     4b8:	21 f4       	brne	.+8      	; 0x4c2 <usart_init_spi_pull_up+0xf2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     4ba:	64 e0       	ldi	r22, 0x04	; 4
     4bc:	84 e0       	ldi	r24, 0x04	; 4
     4be:	55 d2       	rcall	.+1194   	; 0x96a <sysclk_enable_module>
     4c0:	e9 c0       	rjmp	.+466    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     4c2:	c0 39       	cpi	r28, 0x90	; 144
     4c4:	8a e0       	ldi	r24, 0x0A	; 10
     4c6:	d8 07       	cpc	r29, r24
     4c8:	21 f4       	brne	.+8      	; 0x4d2 <usart_init_spi_pull_up+0x102>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     4ca:	64 e0       	ldi	r22, 0x04	; 4
     4cc:	85 e0       	ldi	r24, 0x05	; 5
     4ce:	4d d2       	rcall	.+1178   	; 0x96a <sysclk_enable_module>
     4d0:	e1 c0       	rjmp	.+450    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     4d2:	c0 3c       	cpi	r28, 0xC0	; 192
     4d4:	e8 e0       	ldi	r30, 0x08	; 8
     4d6:	de 07       	cpc	r29, r30
     4d8:	21 f4       	brne	.+8      	; 0x4e2 <usart_init_spi_pull_up+0x112>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     4da:	68 e0       	ldi	r22, 0x08	; 8
     4dc:	83 e0       	ldi	r24, 0x03	; 3
     4de:	45 d2       	rcall	.+1162   	; 0x96a <sysclk_enable_module>
     4e0:	d9 c0       	rjmp	.+434    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     4e2:	c0 3c       	cpi	r28, 0xC0	; 192
     4e4:	f9 e0       	ldi	r31, 0x09	; 9
     4e6:	df 07       	cpc	r29, r31
     4e8:	21 f4       	brne	.+8      	; 0x4f2 <usart_init_spi_pull_up+0x122>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     4ea:	68 e0       	ldi	r22, 0x08	; 8
     4ec:	84 e0       	ldi	r24, 0x04	; 4
     4ee:	3d d2       	rcall	.+1146   	; 0x96a <sysclk_enable_module>
     4f0:	d1 c0       	rjmp	.+418    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     4f2:	c0 3a       	cpi	r28, 0xA0	; 160
     4f4:	28 e0       	ldi	r18, 0x08	; 8
     4f6:	d2 07       	cpc	r29, r18
     4f8:	59 f4       	brne	.+22     	; 0x510 <usart_init_spi_pull_up+0x140>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     4fa:	60 e1       	ldi	r22, 0x10	; 16
     4fc:	83 e0       	ldi	r24, 0x03	; 3
     4fe:	35 d2       	rcall	.+1130   	; 0x96a <sysclk_enable_module>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
     500:	e0 ea       	ldi	r30, 0xA0	; 160
     502:	f8 e0       	ldi	r31, 0x08	; 8
     504:	84 81       	ldd	r24, Z+4	; 0x04
     506:	8f 7e       	andi	r24, 0xEF	; 239
     508:	84 83       	std	Z+4, r24	; 0x04
	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	//invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
	//UNUSED(invert_sck);

	#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
     50a:	80 ea       	ldi	r24, 0xA0	; 160
     50c:	98 e0       	ldi	r25, 0x08	; 8
     50e:	38 c0       	rjmp	.+112    	; 0x580 <usart_init_spi_pull_up+0x1b0>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     510:	c0 3a       	cpi	r28, 0xA0	; 160
     512:	89 e0       	ldi	r24, 0x09	; 9
     514:	d8 07       	cpc	r29, r24
     516:	21 f4       	brne	.+8      	; 0x520 <usart_init_spi_pull_up+0x150>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     518:	60 e1       	ldi	r22, 0x10	; 16
     51a:	84 e0       	ldi	r24, 0x04	; 4
     51c:	26 d2       	rcall	.+1100   	; 0x96a <sysclk_enable_module>
     51e:	ba c0       	rjmp	.+372    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     520:	c0 3a       	cpi	r28, 0xA0	; 160
     522:	ea e0       	ldi	r30, 0x0A	; 10
     524:	de 07       	cpc	r29, r30
     526:	21 f4       	brne	.+8      	; 0x530 <usart_init_spi_pull_up+0x160>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     528:	60 e1       	ldi	r22, 0x10	; 16
     52a:	85 e0       	ldi	r24, 0x05	; 5
     52c:	1e d2       	rcall	.+1084   	; 0x96a <sysclk_enable_module>
     52e:	b2 c0       	rjmp	.+356    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     530:	c0 3b       	cpi	r28, 0xB0	; 176
     532:	f8 e0       	ldi	r31, 0x08	; 8
     534:	df 07       	cpc	r29, r31
     536:	21 f4       	brne	.+8      	; 0x540 <usart_init_spi_pull_up+0x170>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     538:	60 e2       	ldi	r22, 0x20	; 32
     53a:	83 e0       	ldi	r24, 0x03	; 3
     53c:	16 d2       	rcall	.+1068   	; 0x96a <sysclk_enable_module>
     53e:	aa c0       	rjmp	.+340    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     540:	c0 3b       	cpi	r28, 0xB0	; 176
     542:	29 e0       	ldi	r18, 0x09	; 9
     544:	d2 07       	cpc	r29, r18
     546:	21 f4       	brne	.+8      	; 0x550 <usart_init_spi_pull_up+0x180>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     548:	60 e2       	ldi	r22, 0x20	; 32
     54a:	84 e0       	ldi	r24, 0x04	; 4
     54c:	0e d2       	rcall	.+1052   	; 0x96a <sysclk_enable_module>
     54e:	a2 c0       	rjmp	.+324    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     550:	c0 38       	cpi	r28, 0x80	; 128
     552:	84 e0       	ldi	r24, 0x04	; 4
     554:	d8 07       	cpc	r29, r24
     556:	21 f4       	brne	.+8      	; 0x560 <usart_init_spi_pull_up+0x190>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     558:	60 e4       	ldi	r22, 0x40	; 64
     55a:	83 e0       	ldi	r24, 0x03	; 3
     55c:	06 d2       	rcall	.+1036   	; 0x96a <sysclk_enable_module>
     55e:	9a c0       	rjmp	.+308    	; 0x694 <usart_init_spi_pull_up+0x2c4>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     560:	c0 3a       	cpi	r28, 0xA0	; 160
     562:	e4 e0       	ldi	r30, 0x04	; 4
     564:	de 07       	cpc	r29, r30
     566:	21 f4       	brne	.+8      	; 0x570 <usart_init_spi_pull_up+0x1a0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     568:	60 e4       	ldi	r22, 0x40	; 64
     56a:	85 e0       	ldi	r24, 0x05	; 5
     56c:	fe d1       	rcall	.+1020   	; 0x96a <sysclk_enable_module>
     56e:	92 c0       	rjmp	.+292    	; 0x694 <usart_init_spi_pull_up+0x2c4>
     570:	8c 81       	ldd	r24, Y+4	; 0x04
     572:	8f 7e       	andi	r24, 0xEF	; 239
     574:	8c 83       	std	Y+4, r24	; 0x04
     576:	ce 01       	movw	r24, r28
     578:	c0 3a       	cpi	r28, 0xA0	; 160
     57a:	f8 e0       	ldi	r31, 0x08	; 8
     57c:	df 07       	cpc	r29, r31
     57e:	51 f4       	brne	.+20     	; 0x594 <usart_init_spi_pull_up+0x1c4>
		#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
     580:	e0 e4       	ldi	r30, 0x40	; 64
     582:	f6 e0       	ldi	r31, 0x06	; 6
     584:	26 85       	ldd	r18, Z+14	; 0x0e
     586:	24 fd       	sbrc	r18, 4
     588:	8a c0       	rjmp	.+276    	; 0x69e <usart_init_spi_pull_up+0x2ce>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
			} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
     58a:	0f 2e       	mov	r0, r31
     58c:	f1 e1       	ldi	r31, 0x11	; 17
     58e:	ff 2e       	mov	r15, r31
     590:	f0 2d       	mov	r31, r0
     592:	04 c0       	rjmp	.+8      	; 0x59c <usart_init_spi_pull_up+0x1cc>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
		#  endif
	}
	#endif
	#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
     594:	80 3b       	cpi	r24, 0xB0	; 176
     596:	28 e0       	ldi	r18, 0x08	; 8
     598:	92 07       	cpc	r25, r18
     59a:	99 f0       	breq	.+38     	; 0x5c2 <usart_init_spi_pull_up+0x1f2>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
	#endif
	#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
     59c:	80 3a       	cpi	r24, 0xA0	; 160
     59e:	e9 e0       	ldi	r30, 0x09	; 9
     5a0:	9e 07       	cpc	r25, r30
     5a2:	51 f4       	brne	.+20     	; 0x5b8 <usart_init_spi_pull_up+0x1e8>
		#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
     5a4:	e0 e6       	ldi	r30, 0x60	; 96
     5a6:	f6 e0       	ldi	r31, 0x06	; 6
     5a8:	86 85       	ldd	r24, Z+14	; 0x0e
     5aa:	84 fd       	sbrc	r24, 4
     5ac:	7d c0       	rjmp	.+250    	; 0x6a8 <usart_init_spi_pull_up+0x2d8>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
			} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
     5ae:	0f 2e       	mov	r0, r31
     5b0:	f9 e1       	ldi	r31, 0x19	; 25
     5b2:	ff 2e       	mov	r15, r31
     5b4:	f0 2d       	mov	r31, r0
     5b6:	1f c0       	rjmp	.+62     	; 0x5f6 <usart_init_spi_pull_up+0x226>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
		#  endif
	}
	#endif
	#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
     5b8:	80 3b       	cpi	r24, 0xB0	; 176
     5ba:	f9 e0       	ldi	r31, 0x09	; 9
     5bc:	9f 07       	cpc	r25, r31
     5be:	91 f0       	breq	.+36     	; 0x5e4 <usart_init_spi_pull_up+0x214>
     5c0:	04 c0       	rjmp	.+8      	; 0x5ca <usart_init_spi_pull_up+0x1fa>
		#  endif
	}
	#endif
	#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
     5c2:	0f 2e       	mov	r0, r31
     5c4:	f5 e1       	ldi	r31, 0x15	; 21
     5c6:	ff 2e       	mov	r15, r31
     5c8:	f0 2d       	mov	r31, r0
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
	#endif
	#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
     5ca:	80 3a       	cpi	r24, 0xA0	; 160
     5cc:	9a 40       	sbci	r25, 0x0A	; 10
     5ce:	99 f4       	brne	.+38     	; 0x5f6 <usart_init_spi_pull_up+0x226>
		#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
     5d0:	e0 e8       	ldi	r30, 0x80	; 128
     5d2:	f6 e0       	ldi	r31, 0x06	; 6
     5d4:	86 85       	ldd	r24, Z+14	; 0x0e
     5d6:	84 ff       	sbrs	r24, 4
     5d8:	0a c0       	rjmp	.+20     	; 0x5ee <usart_init_spi_pull_up+0x21e>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
     5da:	0f 2e       	mov	r0, r31
     5dc:	f5 e2       	ldi	r31, 0x25	; 37
     5de:	ff 2e       	mov	r15, r31
     5e0:	f0 2d       	mov	r31, r0
     5e2:	09 c0       	rjmp	.+18     	; 0x5f6 <usart_init_spi_pull_up+0x226>
		#  endif
	}
	#endif
	#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
     5e4:	0f 2e       	mov	r0, r31
     5e6:	fd e1       	ldi	r31, 0x1D	; 29
     5e8:	ff 2e       	mov	r15, r31
     5ea:	f0 2d       	mov	r31, r0
     5ec:	04 c0       	rjmp	.+8      	; 0x5f6 <usart_init_spi_pull_up+0x226>
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
		#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
			} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
     5ee:	0f 2e       	mov	r0, r31
     5f0:	f1 e2       	ldi	r31, 0x21	; 33
     5f2:	ff 2e       	mov	r15, r31
     5f4:	f0 2d       	mov	r31, r0
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     5f6:	af 2d       	mov	r26, r15
     5f8:	a6 95       	lsr	r26
     5fa:	a6 95       	lsr	r26
     5fc:	a6 95       	lsr	r26
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     5fe:	80 e2       	ldi	r24, 0x20	; 32
     600:	a8 9f       	mul	r26, r24
     602:	d0 01       	movw	r26, r0
     604:	11 24       	eor	r1, r1
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     606:	ba 5f       	subi	r27, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     608:	2f 2d       	mov	r18, r15
     60a:	27 70       	andi	r18, 0x07	; 7
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	90 e0       	ldi	r25, 0x00	; 0
     610:	02 2e       	mov	r0, r18
     612:	02 c0       	rjmp	.+4      	; 0x618 <usart_init_spi_pull_up+0x248>
     614:	88 0f       	add	r24, r24
     616:	99 1f       	adc	r25, r25
     618:	0a 94       	dec	r0
     61a:	e2 f7       	brpl	.-8      	; 0x614 <usart_init_spi_pull_up+0x244>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
     61c:	11 96       	adiw	r26, 0x01	; 1
     61e:	8c 93       	st	X, r24
     620:	11 97       	sbiw	r26, 0x01	; 1
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
     622:	fd 01       	movw	r30, r26
     624:	70 96       	adiw	r30, 0x10	; 16

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
     626:	e2 0f       	add	r30, r18
     628:	f1 1d       	adc	r31, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     62a:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     62c:	f8 94       	cli
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
     62e:	20 81       	ld	r18, Z
     630:	27 70       	andi	r18, 0x07	; 7
     632:	20 83       	st	Z, r18
	*pin_ctrl |= mode;
     634:	20 81       	ld	r18, Z
     636:	28 6f       	ori	r18, 0xF8	; 248
     638:	20 83       	st	Z, r18
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     63a:	9f bf       	out	0x3f, r25	; 63
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     63c:	15 96       	adiw	r26, 0x05	; 5
     63e:	8c 93       	st	X, r24
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     640:	8d 81       	ldd	r24, Y+5	; 0x05
     642:	80 6c       	ori	r24, 0xC0	; 192
     644:	8d 83       	std	Y+5, r24	; 0x05
	//IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
     646:	f8 01       	movw	r30, r16
     648:	84 81       	ldd	r24, Z+4	; 0x04
     64a:	8d 7f       	andi	r24, 0xFD	; 253
     64c:	81 30       	cpi	r24, 0x01	; 1
     64e:	21 f4       	brne	.+8      	; 0x658 <usart_init_spi_pull_up+0x288>
		usart->CTRLC |= USART_UCPHA_bm;
     650:	8d 81       	ldd	r24, Y+5	; 0x05
     652:	82 60       	ori	r24, 0x02	; 2
     654:	8d 83       	std	Y+5, r24	; 0x05
     656:	03 c0       	rjmp	.+6      	; 0x65e <usart_init_spi_pull_up+0x28e>
		} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
     658:	8d 81       	ldd	r24, Y+5	; 0x05
     65a:	8d 7f       	andi	r24, 0xFD	; 253
     65c:	8d 83       	std	Y+5, r24	; 0x05
	}
	if (opt->data_order) {
     65e:	f8 01       	movw	r30, r16
     660:	85 81       	ldd	r24, Z+5	; 0x05
     662:	88 23       	and	r24, r24
     664:	21 f0       	breq	.+8      	; 0x66e <usart_init_spi_pull_up+0x29e>
		(usart)->CTRLC |= USART_DORD_bm;
     666:	8d 81       	ldd	r24, Y+5	; 0x05
     668:	84 60       	ori	r24, 0x04	; 4
     66a:	8d 83       	std	Y+5, r24	; 0x05
     66c:	03 c0       	rjmp	.+6      	; 0x674 <usart_init_spi_pull_up+0x2a4>
		} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
     66e:	8d 81       	ldd	r24, Y+5	; 0x05
     670:	8b 7f       	andi	r24, 0xFB	; 251
     672:	8d 83       	std	Y+5, r24	; 0x05
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     674:	f8 01       	movw	r30, r16
     676:	40 81       	ld	r20, Z
     678:	51 81       	ldd	r21, Z+1	; 0x01
     67a:	62 81       	ldd	r22, Z+2	; 0x02
     67c:	73 81       	ldd	r23, Z+3	; 0x03
     67e:	00 e0       	ldi	r16, 0x00	; 0
     680:	18 e4       	ldi	r17, 0x48	; 72
     682:	28 ee       	ldi	r18, 0xE8	; 232
     684:	31 e0       	ldi	r19, 0x01	; 1
     686:	ce 01       	movw	r24, r28
     688:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     68c:	8c 81       	ldd	r24, Y+4	; 0x04
     68e:	88 60       	ori	r24, 0x08	; 8
     690:	8c 83       	std	Y+4, r24	; 0x04
     692:	0f c0       	rjmp	.+30     	; 0x6b2 <usart_init_spi_pull_up+0x2e2>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
     694:	8c 81       	ldd	r24, Y+4	; 0x04
     696:	8f 7e       	andi	r24, 0xEF	; 239
     698:	8c 83       	std	Y+4, r24	; 0x04
	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	//invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
	//UNUSED(invert_sck);

	#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
     69a:	ce 01       	movw	r24, r28
     69c:	7b cf       	rjmp	.-266    	; 0x594 <usart_init_spi_pull_up+0x1c4>
		#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
     69e:	0f 2e       	mov	r0, r31
     6a0:	f5 e1       	ldi	r31, 0x15	; 21
     6a2:	ff 2e       	mov	r15, r31
     6a4:	f0 2d       	mov	r31, r0
     6a6:	7a cf       	rjmp	.-268    	; 0x59c <usart_init_spi_pull_up+0x1cc>
	#endif
	#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
		#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
     6a8:	0f 2e       	mov	r0, r31
     6aa:	fd e1       	ldi	r31, 0x1D	; 29
     6ac:	ff 2e       	mov	r15, r31
     6ae:	f0 2d       	mov	r31, r0
     6b0:	a2 cf       	rjmp	.-188    	; 0x5f6 <usart_init_spi_pull_up+0x226>
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	//usart_rx_enable(usart);
     6b2:	df 91       	pop	r29
     6b4:	cf 91       	pop	r28
     6b6:	1f 91       	pop	r17
     6b8:	0f 91       	pop	r16
     6ba:	ff 90       	pop	r15
     6bc:	08 95       	ret

000006be <board_init>:
static void ADC_init(void);
static void sled_init(void);
void usart_init_spi_pull_up(USART_t *usart, const usart_spi_options_t *opt);

void board_init()
{
     6be:	cf 93       	push	r28
     6c0:	df 93       	push	r29
     6c2:	cd b7       	in	r28, 0x3d	; 61
     6c4:	de b7       	in	r29, 0x3e	; 62
     6c6:	2b 97       	sbiw	r28, 0x0b	; 11
     6c8:	cd bf       	out	0x3d, r28	; 61
     6ca:	de bf       	out	0x3e, r29	; 62
	/* Init clocks*/
	sysclk_init();
     6cc:	f2 d0       	rcall	.+484    	; 0x8b2 <sysclk_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
     6ce:	10 92 8f 29 	sts	0x298F, r1
     6d2:	10 92 90 29 	sts	0x2990, r1
     6d6:	10 92 91 29 	sts	0x2991, r1
     6da:	10 92 92 29 	sts	0x2992, r1
     6de:	10 92 93 29 	sts	0x2993, r1
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
     6e2:	81 e0       	ldi	r24, 0x01	; 1
     6e4:	80 93 94 29 	sts	0x2994, r24
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
     6e8:	90 e2       	ldi	r25, 0x20	; 32
     6ea:	e0 e0       	ldi	r30, 0x00	; 0
     6ec:	f6 e0       	ldi	r31, 0x06	; 6
     6ee:	91 83       	std	Z+1, r25	; 0x01
     6f0:	e0 e6       	ldi	r30, 0x60	; 96
     6f2:	f6 e0       	ldi	r31, 0x06	; 6
     6f4:	94 e0       	ldi	r25, 0x04	; 4
     6f6:	91 83       	std	Z+1, r25	; 0x01
     6f8:	92 e0       	ldi	r25, 0x02	; 2
     6fa:	91 83       	std	Z+1, r25	; 0x01
     6fc:	81 83       	std	Z+1, r24	; 0x01

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     6fe:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     700:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
     702:	e2 e7       	ldi	r30, 0x72	; 114
     704:	f6 e0       	ldi	r31, 0x06	; 6
     706:	90 81       	ld	r25, Z
     708:	97 70       	andi	r25, 0x07	; 7
     70a:	90 83       	st	Z, r25
	*pin_ctrl |= mode;
     70c:	90 81       	ld	r25, Z
     70e:	90 64       	ori	r25, 0x40	; 64
     710:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     712:	8f bf       	out	0x3f, r24	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     714:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     716:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
     718:	e1 e7       	ldi	r30, 0x71	; 113
     71a:	f6 e0       	ldi	r31, 0x06	; 6
     71c:	90 81       	ld	r25, Z
     71e:	97 70       	andi	r25, 0x07	; 7
     720:	90 83       	st	Z, r25
	*pin_ctrl |= mode;
     722:	90 81       	ld	r25, Z
     724:	90 64       	ori	r25, 0x40	; 64
     726:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     728:	8f bf       	out	0x3f, r24	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     72a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     72c:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
     72e:	e0 e6       	ldi	r30, 0x60	; 96
     730:	f6 e0       	ldi	r31, 0x06	; 6
     732:	90 89       	ldd	r25, Z+16	; 0x10
     734:	97 70       	andi	r25, 0x07	; 7
     736:	90 8b       	std	Z+16, r25	; 0x10
	*pin_ctrl |= mode;
     738:	90 89       	ldd	r25, Z+16	; 0x10
     73a:	90 64       	ori	r25, 0x40	; 64
     73c:	90 8b       	std	Z+16, r25	; 0x10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     73e:	8f bf       	out	0x3f, r24	; 63
	ioport_set_pin_dir(SLED_B, IOPORT_DIR_OUTPUT);	
	ioport_set_pin_mode(SLED_R, IOPORT_MODE_INVERT_PIN);
	ioport_set_pin_mode(SLED_G, IOPORT_MODE_INVERT_PIN);
	ioport_set_pin_mode(SLED_B, IOPORT_MODE_INVERT_PIN);
	
	tc_enable(&TCD0);
     740:	80 e0       	ldi	r24, 0x00	; 0
     742:	99 e0       	ldi	r25, 0x09	; 9
     744:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     748:	e0 e0       	ldi	r30, 0x00	; 0
     74a:	f9 e0       	ldi	r31, 0x09	; 9
     74c:	81 81       	ldd	r24, Z+1	; 0x01
     74e:	88 7f       	andi	r24, 0xF8	; 248
     750:	83 60       	ori	r24, 0x03	; 3
     752:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     754:	8f ef       	ldi	r24, 0xFF	; 255
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	86 a3       	std	Z+38, r24	; 0x26
     75a:	97 a3       	std	Z+39, r25	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     75c:	20 81       	ld	r18, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     75e:	20 7f       	andi	r18, 0xF0	; 240
     760:	21 60       	ori	r18, 0x01	; 1
     762:	20 83       	st	Z, r18
		enum tc_cc_channel_t channel_index, uint16_t value)
{
	if (tc_is_tc0(void *tc)) {
		switch (channel_index) {
		case TC_CCA:
			((TC0_t *)tc)->CCA = value;
     764:	80 a7       	std	Z+40, r24	; 0x28
     766:	91 a7       	std	Z+41, r25	; 0x29
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCB = value;
     768:	82 a7       	std	Z+42, r24	; 0x2a
     76a:	93 a7       	std	Z+43, r25	; 0x2b
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
		((TC0_t *)tc)->CTRLB |= enablemask;
     76c:	81 81       	ldd	r24, Z+1	; 0x01
     76e:	80 63       	ori	r24, 0x30	; 48
     770:	81 83       	std	Z+1, r24	; 0x01
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
     772:	88 e0       	ldi	r24, 0x08	; 8
     774:	e0 e6       	ldi	r30, 0x60	; 96
     776:	f6 e0       	ldi	r31, 0x06	; 6
     778:	82 83       	std	Z+2, r24	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     77a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     77c:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
     77e:	e3 e7       	ldi	r30, 0x73	; 115
     780:	f6 e0       	ldi	r31, 0x06	; 6
     782:	90 81       	ld	r25, Z
     784:	97 70       	andi	r25, 0x07	; 7
     786:	90 83       	st	Z, r25
	*pin_ctrl |= mode;
     788:	90 81       	ld	r25, Z
     78a:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     78c:	8f bf       	out	0x3f, r24	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     78e:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     790:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= ~PORT_ISC_gm;
     792:	90 81       	ld	r25, Z
     794:	98 7f       	andi	r25, 0xF8	; 248
     796:	90 83       	st	Z, r25
	*pin_ctrl |= (pin_sense & PORT_ISC_gm);
     798:	90 81       	ld	r25, Z
     79a:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     79c:	8f bf       	out	0x3f, r24	; 63
static void Vbus_init(void)
{
	ioport_set_pin_dir(USB_VBUS,IOPORT_DIR_INPUT);
	ioport_set_pin_mode(USB_VBUS,IOPORT_MODE_TOTEM);
	ioport_set_pin_sense_mode(USB_VBUS,IOPORT_SENSE_BOTHEDGES);
	PORTD_INT0MASK = PIN3_bm;
     79e:	88 e0       	ldi	r24, 0x08	; 8
     7a0:	80 93 6a 06 	sts	0x066A, r24
	static usart_spi_options_t USART_SPI_OPTIONS = {
		.spimode	= USART_CMODE_MSPI_gc,
		.baudrate	= 1000000,		//1Mhz Clock
		.data_order	= 0				//SPI Mode 0
	};
	usart_init_spi_pull_up(&USARTC0,&USART_SPI_OPTIONS);
     7a4:	60 e0       	ldi	r22, 0x00	; 0
     7a6:	70 e2       	ldi	r23, 0x20	; 32
     7a8:	80 ea       	ldi	r24, 0xA0	; 160
     7aa:	98 e0       	ldi	r25, 0x08	; 8
     7ac:	11 de       	rcall	.-990    	; 0x3d0 <usart_init_spi_pull_up>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     7ae:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     7b0:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
     7b2:	e3 e5       	ldi	r30, 0x53	; 83
     7b4:	f6 e0       	ldi	r31, 0x06	; 6
     7b6:	90 81       	ld	r25, Z
     7b8:	97 70       	andi	r25, 0x07	; 7
     7ba:	90 83       	st	Z, r25
	*pin_ctrl |= mode;
     7bc:	90 81       	ld	r25, Z
     7be:	98 6f       	ori	r25, 0xF8	; 248
     7c0:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7c2:	8f bf       	out	0x3f, r24	; 63
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
     7c4:	88 e0       	ldi	r24, 0x08	; 8
     7c6:	e0 e4       	ldi	r30, 0x40	; 64
     7c8:	f6 e0       	ldi	r31, 0x06	; 6
     7ca:	81 83       	std	Z+1, r24	; 0x01
static void ADC_init(void)
{
	struct adc_config adc_conf;
	struct adc_channel_config adcch_conf;

	adc_read_configuration(&ADCA, &adc_conf);
     7cc:	be 01       	movw	r22, r28
     7ce:	6f 5f       	subi	r22, 0xFF	; 255
     7d0:	7f 4f       	sbci	r23, 0xFF	; 255
     7d2:	80 e0       	ldi	r24, 0x00	; 0
     7d4:	92 e0       	ldi	r25, 0x02	; 2
     7d6:	63 d2       	rcall	.+1222   	; 0xc9e <adc_read_configuration>
	adcch_read_configuration(&ADCA,ADC_CH0, &adcch_conf);
     7d8:	ae 01       	movw	r20, r28
     7da:	48 5f       	subi	r20, 0xF8	; 248
     7dc:	5f 4f       	sbci	r21, 0xFF	; 255
     7de:	61 e0       	ldi	r22, 0x01	; 1
     7e0:	80 e0       	ldi	r24, 0x00	; 0
     7e2:	92 e0       	ldi	r25, 0x02	; 2
     7e4:	b8 d2       	rcall	.+1392   	; 0xd56 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     7e6:	9a 81       	ldd	r25, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     7e8:	8b 81       	ldd	r24, Y+3	; 0x03
     7ea:	8f 78       	andi	r24, 0x8F	; 143
		break;

#if ADC_NR_OF_CHANNELS > 1
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
     7ec:	20 ec       	ldi	r18, 0xC0	; 192
     7ee:	2c 83       	std	Y+4, r18	; 0x04
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
     7f0:	99 78       	andi	r25, 0x89	; 137
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
		break;

	case ADC_GAIN_LOWIMPEDANCE:
		conf->ctrlb |= ADC_IMPMODE_bm;
     7f2:	98 6f       	ori	r25, 0xF8	; 248
     7f4:	9a 83       	std	Y+2, r25	; 0x02
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     7f6:	96 e0       	ldi	r25, 0x06	; 6
     7f8:	9d 83       	std	Y+5, r25	; 0x05
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
     7fa:	83 60       	ori	r24, 0x03	; 3
     7fc:	8b 83       	std	Y+3, r24	; 0x03
	adc_set_current_limit(&adc_conf,ADC_CURRENT_LIMIT_HIGH);
	adc_set_gain_impedance_mode(&adc_conf,ADC_GAIN_LOWIMPEDANCE);
	adc_set_clock_rate(&adc_conf,125000);
	adc_enable_internal_input(&adc_conf,ADC_INT_TEMPSENSE|ADC_INT_BANDGAP);
	
	adc_write_configuration(&ADCA,&adc_conf);
     7fe:	be 01       	movw	r22, r28
     800:	6f 5f       	subi	r22, 0xFF	; 255
     802:	7f 4f       	sbci	r23, 0xFF	; 255
     804:	80 e0       	ldi	r24, 0x00	; 0
     806:	92 e0       	ldi	r25, 0x02	; 2
     808:	08 d2       	rcall	.+1040   	; 0xc1a <adc_write_configuration>
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     80a:	81 e0       	ldi	r24, 0x01	; 1
     80c:	88 87       	std	Y+8, r24	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     80e:	88 e5       	ldi	r24, 0x58	; 88
     810:	89 87       	std	Y+9, r24	; 0x09
	
	/* led supply voltage */
	adcch_set_input(&adcch_conf,ADCCH_POS_PIN11,ADCCH_NEG_NONE,1);
	adcch_write_configuration(&ADCA,ADC_CH0, &adcch_conf);
     812:	ae 01       	movw	r20, r28
     814:	48 5f       	subi	r20, 0xF8	; 248
     816:	5f 4f       	sbci	r21, 0xFF	; 255
     818:	61 e0       	ldi	r22, 0x01	; 1
     81a:	80 e0       	ldi	r24, 0x00	; 0
     81c:	92 e0       	ldi	r25, 0x02	; 2
     81e:	62 d2       	rcall	.+1220   	; 0xce4 <adcch_write_configuration>
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
     820:	83 e1       	ldi	r24, 0x13	; 19
     822:	88 87       	std	Y+8, r24	; 0x08
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
     824:	83 e3       	ldi	r24, 0x33	; 51
     826:	89 87       	std	Y+9, r24	; 0x09
	
	/* led current */
	adcch_set_input(&adcch_conf,ADCCH_POS_PIN6,ADCCH_NEG_PIN7,16);
	adcch_write_configuration(&ADCA,ADC_CH1,&adcch_conf);
     828:	ae 01       	movw	r20, r28
     82a:	48 5f       	subi	r20, 0xF8	; 248
     82c:	5f 4f       	sbci	r21, 0xFF	; 255
     82e:	62 e0       	ldi	r22, 0x02	; 2
     830:	80 e0       	ldi	r24, 0x00	; 0
     832:	92 e0       	ldi	r25, 0x02	; 2
     834:	57 d2       	rcall	.+1198   	; 0xce4 <adcch_write_configuration>
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
     836:	8f e1       	ldi	r24, 0x1F	; 31
     838:	88 87       	std	Y+8, r24	; 0x08
					adcch_get_gain_setting(gain);
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
     83a:	8d e0       	ldi	r24, 0x0D	; 13
     83c:	89 87       	std	Y+9, r24	; 0x09
	
	/* environment brightness */
	adcch_set_input(&adcch_conf,ADCCH_POS_PIN1,ADCCH_NEG_PAD_GND,0);	//Gain 1/2
	adcch_write_configuration(&ADCA,ADC_CH2,&adcch_conf);
     83e:	ae 01       	movw	r20, r28
     840:	48 5f       	subi	r20, 0xF8	; 248
     842:	5f 4f       	sbci	r21, 0xFF	; 255
     844:	64 e0       	ldi	r22, 0x04	; 4
     846:	80 e0       	ldi	r24, 0x00	; 0
     848:	92 e0       	ldi	r25, 0x02	; 2
     84a:	4c d2       	rcall	.+1176   	; 0xce4 <adcch_write_configuration>
	if (pos >= ADCCH_POS_TEMPSENSE) {
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
     84c:	18 86       	std	Y+8, r1	; 0x08
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
     84e:	19 86       	std	Y+9, r1	; 0x09
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
     850:	8a 85       	ldd	r24, Y+10	; 0x0a
     852:	8c 7f       	andi	r24, 0xFC	; 252
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
     854:	81 60       	ori	r24, 0x01	; 1
     856:	8a 87       	std	Y+10, r24	; 0x0a
	
	/* Internal temp */
	adcch_set_input(&adcch_conf,ADCCH_POS_TEMPSENSE,ADCCH_NEG_NONE,1);
	adcch_enable_interrupt(&adcch_conf);
	adcch_write_configuration(&ADCA,ADC_CH3,&adcch_conf);
     858:	ae 01       	movw	r20, r28
     85a:	48 5f       	subi	r20, 0xF8	; 248
     85c:	5f 4f       	sbci	r21, 0xFF	; 255
     85e:	68 e0       	ldi	r22, 0x08	; 8
     860:	80 e0       	ldi	r24, 0x00	; 0
     862:	92 e0       	ldi	r25, 0x02	; 2
     864:	3f d2       	rcall	.+1150   	; 0xce4 <adcch_write_configuration>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     866:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     868:	f8 94       	cli
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
     86a:	e3 e9       	ldi	r30, 0x93	; 147
     86c:	f6 e0       	ldi	r31, 0x06	; 6
     86e:	90 81       	ld	r25, Z
     870:	97 70       	andi	r25, 0x07	; 7
     872:	90 83       	st	Z, r25
	*pin_ctrl |= mode;
     874:	90 81       	ld	r25, Z
     876:	98 65       	ori	r25, 0x58	; 88
     878:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     87a:	8f bf       	out	0x3f, r24	; 63
	sled_init();	// Init status LED	
	Vbus_init();	// Init VBus detection
	led_init();		// Init LED strip USART as SPI Master
	ADC_init();		// Init ADC controller
	ioport_set_pin_mode(BUTTON,IOPORT_MODE_PULLUP|IOPORT_MODE_INVERT_PIN);	// Init button IO
	rtc_init();		// Init RTC
     87c:	34 d4       	rcall	.+2152   	; 0x10e6 <rtc_init>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
     87e:	87 e0       	ldi	r24, 0x07	; 7
     880:	e0 ea       	ldi	r30, 0xA0	; 160
     882:	f0 e0       	ldi	r31, 0x00	; 0
     884:	82 83       	std	Z+2, r24	; 0x02
	
	/* Init interrupt controller */
	pmic_init();
	
	/* Init SPI latch delay timer */
	tc_enable(&TCD1);
     886:	80 e4       	ldi	r24, 0x40	; 64
     888:	99 e0       	ldi	r25, 0x09	; 9
     88a:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <tc_enable>
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     88e:	e0 e4       	ldi	r30, 0x40	; 64
     890:	f9 e0       	ldi	r31, 0x09	; 9
     892:	86 81       	ldd	r24, Z+6	; 0x06
     894:	8c 7f       	andi	r24, 0xFC	; 252
     896:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     898:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     89a:	82 60       	ori	r24, 0x02	; 2
     89c:	86 83       	std	Z+6, r24	; 0x06
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     89e:	84 ef       	ldi	r24, 0xF4	; 244
     8a0:	91 e0       	ldi	r25, 0x01	; 1
     8a2:	86 a3       	std	Z+38, r24	; 0x26
     8a4:	97 a3       	std	Z+39, r25	; 0x27
	tc_set_overflow_interrupt_level(&TCD1,TC_INT_LVL_MED);
	tc_write_period(&TCD1,500);
	

}
     8a6:	2b 96       	adiw	r28, 0x0b	; 11
     8a8:	cd bf       	out	0x3d, r28	; 61
     8aa:	de bf       	out	0x3e, r29	; 62
     8ac:	df 91       	pop	r29
     8ae:	cf 91       	pop	r28
     8b0:	08 95       	ret

000008b2 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     8b2:	cf 93       	push	r28
     8b4:	df 93       	push	r29
     8b6:	00 d0       	rcall	.+0      	; 0x8b8 <sysclk_init+0x6>
     8b8:	00 d0       	rcall	.+0      	; 0x8ba <sysclk_init+0x8>
     8ba:	cd b7       	in	r28, 0x3d	; 61
     8bc:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     8be:	8f ef       	ldi	r24, 0xFF	; 255
     8c0:	80 93 70 00 	sts	0x0070, r24
     8c4:	80 93 71 00 	sts	0x0071, r24
     8c8:	80 93 72 00 	sts	0x0072, r24
     8cc:	80 93 73 00 	sts	0x0073, r24
     8d0:	80 93 74 00 	sts	0x0074, r24
     8d4:	80 93 75 00 	sts	0x0075, r24
     8d8:	80 93 76 00 	sts	0x0076, r24
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     8dc:	6c e1       	ldi	r22, 0x1C	; 28
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	82 e0       	ldi	r24, 0x02	; 2
     8e2:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
     8e6:	8a 83       	std	Y+2, r24	; 0x02
     8e8:	6d e1       	ldi	r22, 0x1D	; 29
     8ea:	70 e0       	ldi	r23, 0x00	; 0
     8ec:	82 e0       	ldi	r24, 0x02	; 2
     8ee:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
     8f2:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
     8f4:	89 81       	ldd	r24, Y+1	; 0x01
     8f6:	9a 81       	ldd	r25, Y+2	; 0x02
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	21 f4       	brne	.+8      	; 0x904 <sysclk_init+0x52>
		cal = 0x2340;
     8fc:	80 e4       	ldi	r24, 0x40	; 64
     8fe:	93 e2       	ldi	r25, 0x23	; 35
     900:	89 83       	std	Y+1, r24	; 0x01
     902:	9a 83       	std	Y+2, r25	; 0x02
     904:	89 81       	ldd	r24, Y+1	; 0x01
     906:	9a 81       	ldd	r25, Y+2	; 0x02
     908:	8b 83       	std	Y+3, r24	; 0x03
     90a:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
     90c:	e0 e6       	ldi	r30, 0x60	; 96
     90e:	f0 e0       	ldi	r31, 0x00	; 0
     910:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
     912:	8c 81       	ldd	r24, Y+4	; 0x04
     914:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
     916:	e0 e5       	ldi	r30, 0x50	; 80
     918:	f0 e0       	ldi	r31, 0x00	; 0
     91a:	81 81       	ldd	r24, Z+1	; 0x01

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
     91c:	84 fd       	sbrc	r24, 4
     91e:	0b c0       	rjmp	.+22     	; 0x936 <sysclk_init+0x84>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     920:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     922:	f8 94       	cli
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
     924:	90 e1       	ldi	r25, 0x10	; 16
     926:	95 83       	std	Z+5, r25	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
     928:	90 81       	ld	r25, Z
     92a:	90 61       	ori	r25, 0x10	; 16
     92c:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     92e:	8f bf       	out	0x3f, r24	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
     930:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
     932:	84 ff       	sbrs	r24, 4
     934:	fd cf       	rjmp	.-6      	; 0x930 <sysclk_init+0x7e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     936:	64 e0       	ldi	r22, 0x04	; 4
     938:	80 e4       	ldi	r24, 0x40	; 64
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	0e 94 cc 24 	call	0x4998	; 0x4998 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     940:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     942:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     944:	e0 e5       	ldi	r30, 0x50	; 80
     946:	f0 e0       	ldi	r31, 0x00	; 0
     948:	90 81       	ld	r25, Z
     94a:	94 60       	ori	r25, 0x04	; 4
     94c:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     94e:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     950:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     952:	82 ff       	sbrs	r24, 2
     954:	fd cf       	rjmp	.-6      	; 0x950 <sysclk_init+0x9e>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
     956:	8d e0       	ldi	r24, 0x0D	; 13
     958:	e0 e4       	ldi	r30, 0x40	; 64
     95a:	f0 e0       	ldi	r31, 0x00	; 0
     95c:	83 83       	std	Z+3, r24	; 0x03
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     95e:	24 96       	adiw	r28, 0x04	; 4
     960:	cd bf       	out	0x3d, r28	; 61
     962:	de bf       	out	0x3e, r29	; 62
     964:	df 91       	pop	r29
     966:	cf 91       	pop	r28
     968:	08 95       	ret

0000096a <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     96a:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     96c:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     96e:	e8 2f       	mov	r30, r24
     970:	f0 e0       	ldi	r31, 0x00	; 0
     972:	e0 59       	subi	r30, 0x90	; 144
     974:	ff 4f       	sbci	r31, 0xFF	; 255
     976:	60 95       	com	r22
     978:	80 81       	ld	r24, Z
     97a:	68 23       	and	r22, r24
     97c:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     97e:	9f bf       	out	0x3f, r25	; 63
     980:	08 95       	ret

00000982 <sysclk_disable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     982:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
     984:	f8 94       	cli

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     986:	e8 2f       	mov	r30, r24
     988:	f0 e0       	ldi	r31, 0x00	; 0
     98a:	e0 59       	subi	r30, 0x90	; 144
     98c:	ff 4f       	sbci	r31, 0xFF	; 255
     98e:	80 81       	ld	r24, Z
     990:	68 2b       	or	r22, r24
     992:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     994:	9f bf       	out	0x3f, r25	; 63
     996:	08 95       	ret

00000998 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
     998:	86 30       	cpi	r24, 0x06	; 6
     99a:	11 f4       	brne	.+4      	; 0x9a0 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
     99c:	68 e1       	ldi	r22, 0x18	; 24
     99e:	01 c0       	rjmp	.+2      	; 0x9a2 <sysclk_enable_usb+0xa>
	}
	else {
		prescaler = 0;
     9a0:	60 e0       	ldi	r22, 0x00	; 0
     9a2:	e0 e5       	ldi	r30, 0x50	; 80
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
     9a6:	81 81       	ldd	r24, Z+1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
     9a8:	81 fd       	sbrc	r24, 1
     9aa:	24 c0       	rjmp	.+72     	; 0x9f4 <sysclk_enable_usb+0x5c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     9ac:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     9ae:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     9b0:	90 81       	ld	r25, Z
     9b2:	92 60       	ori	r25, 0x02	; 2
     9b4:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9b6:	8f bf       	out	0x3f, r24	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     9b8:	81 81       	ldd	r24, Z+1	; 0x01
     9ba:	81 ff       	sbrs	r24, 1
     9bc:	fd cf       	rjmp	.-6      	; 0x9b8 <sysclk_enable_usb+0x20>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     9be:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     9c0:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
     9c2:	a0 e5       	ldi	r26, 0x50	; 80
     9c4:	b0 e0       	ldi	r27, 0x00	; 0
     9c6:	16 96       	adiw	r26, 0x06	; 6
     9c8:	9c 91       	ld	r25, X
     9ca:	16 97       	sbiw	r26, 0x06	; 6
     9cc:	99 7f       	andi	r25, 0xF9	; 249
     9ce:	16 96       	adiw	r26, 0x06	; 6
     9d0:	9c 93       	st	X, r25
     9d2:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
     9d4:	e0 e6       	ldi	r30, 0x60	; 96
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	90 e8       	ldi	r25, 0x80	; 128
     9da:	95 83       	std	Z+5, r25	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
     9dc:	9b eb       	ldi	r25, 0xBB	; 187
     9de:	96 83       	std	Z+6, r25	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
     9e0:	16 96       	adiw	r26, 0x06	; 6
     9e2:	9c 91       	ld	r25, X
     9e4:	16 97       	sbiw	r26, 0x06	; 6
     9e6:	94 60       	ori	r25, 0x04	; 4
     9e8:	16 96       	adiw	r26, 0x06	; 6
     9ea:	9c 93       	st	X, r25
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     9ec:	90 81       	ld	r25, Z
     9ee:	91 60       	ori	r25, 0x01	; 1
     9f0:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9f2:	8f bf       	out	0x3f, r24	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
     9f4:	63 60       	ori	r22, 0x03	; 3
     9f6:	84 e4       	ldi	r24, 0x44	; 68
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	0e 94 cc 24 	call	0x4998	; 0x4998 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
     9fe:	60 e4       	ldi	r22, 0x40	; 64
     a00:	80 e0       	ldi	r24, 0x00	; 0
     a02:	b3 cf       	rjmp	.-154    	; 0x96a <sysclk_enable_module>
     a04:	08 95       	ret

00000a06 <adc_set_callback>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a06:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     a08:	f8 94       	cli
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     a0a:	81 15       	cp	r24, r1
     a0c:	92 40       	sbci	r25, 0x02	; 2
     a0e:	21 f4       	brne	.+8      	; 0xa18 <adc_set_callback+0x12>
		adca_callback = callback;
     a10:	60 93 95 25 	sts	0x2595, r22
     a14:	70 93 96 25 	sts	0x2596, r23
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a18:	2f bf       	out	0x3f, r18	; 63
     a1a:	08 95       	ret

00000a1c <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     a1c:	81 15       	cp	r24, r1
     a1e:	92 40       	sbci	r25, 0x02	; 2
     a20:	59 f4       	brne	.+22     	; 0xa38 <adc_enable_clock+0x1c>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     a22:	80 91 bc 22 	lds	r24, 0x22BC
     a26:	91 e0       	ldi	r25, 0x01	; 1
     a28:	98 0f       	add	r25, r24
     a2a:	90 93 bc 22 	sts	0x22BC, r25
     a2e:	81 11       	cpse	r24, r1
     a30:	03 c0       	rjmp	.+6      	; 0xa38 <adc_enable_clock+0x1c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     a32:	62 e0       	ldi	r22, 0x02	; 2
     a34:	81 e0       	ldi	r24, 0x01	; 1
     a36:	99 cf       	rjmp	.-206    	; 0x96a <sysclk_enable_module>
     a38:	08 95       	ret

00000a3a <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     a3a:	81 15       	cp	r24, r1
     a3c:	92 40       	sbci	r25, 0x02	; 2
     a3e:	51 f4       	brne	.+20     	; 0xa54 <adc_disable_clock+0x1a>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     a40:	80 91 bc 22 	lds	r24, 0x22BC
     a44:	81 50       	subi	r24, 0x01	; 1
     a46:	80 93 bc 22 	sts	0x22BC, r24
     a4a:	81 11       	cpse	r24, r1
     a4c:	03 c0       	rjmp	.+6      	; 0xa54 <adc_disable_clock+0x1a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     a4e:	62 e0       	ldi	r22, 0x02	; 2
     a50:	81 e0       	ldi	r24, 0x01	; 1
     a52:	97 cf       	rjmp	.-210    	; 0x982 <sysclk_disable_module>
     a54:	08 95       	ret

00000a56 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     a56:	1f 93       	push	r17
     a58:	cf 93       	push	r28
     a5a:	df 93       	push	r29
     a5c:	ec 01       	movw	r28, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a5e:	1f b7       	in	r17, 0x3f	; 63
	cpu_irq_disable();
     a60:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     a62:	dc df       	rcall	.-72     	; 0xa1c <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     a64:	88 81       	ld	r24, Y
     a66:	81 60       	ori	r24, 0x01	; 1
     a68:	88 83       	st	Y, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a6a:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a6c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     a6e:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     a70:	e0 e9       	ldi	r30, 0x90	; 144
     a72:	f9 e2       	ldi	r31, 0x29	; 41
     a74:	90 81       	ld	r25, Z
     a76:	9f 5f       	subi	r25, 0xFF	; 255
     a78:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a7a:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     a7c:	df 91       	pop	r29
     a7e:	cf 91       	pop	r28
     a80:	1f 91       	pop	r17
     a82:	08 95       	ret

00000a84 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
     a84:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a86:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
     a88:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
     a8a:	fc 01       	movw	r30, r24
     a8c:	20 81       	ld	r18, Z
     a8e:	2e 7f       	andi	r18, 0xFE	; 254
     a90:	20 83       	st	Z, r18
	adc_disable_clock(adc);
     a92:	d3 df       	rcall	.-90     	; 0xa3a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a94:	cf bf       	out	0x3f, r28	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     a96:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     a98:	f8 94       	cli
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
     a9a:	e0 e9       	ldi	r30, 0x90	; 144
     a9c:	f9 e2       	ldi	r31, 0x29	; 41
     a9e:	90 81       	ld	r25, Z
     aa0:	91 50       	subi	r25, 0x01	; 1
     aa2:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     aa4:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
     aa6:	cf 91       	pop	r28
     aa8:	08 95       	ret

00000aaa <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     aaa:	1f 92       	push	r1
     aac:	0f 92       	push	r0
     aae:	0f b6       	in	r0, 0x3f	; 63
     ab0:	0f 92       	push	r0
     ab2:	11 24       	eor	r1, r1
     ab4:	2f 93       	push	r18
     ab6:	3f 93       	push	r19
     ab8:	4f 93       	push	r20
     aba:	5f 93       	push	r21
     abc:	6f 93       	push	r22
     abe:	7f 93       	push	r23
     ac0:	8f 93       	push	r24
     ac2:	9f 93       	push	r25
     ac4:	af 93       	push	r26
     ac6:	bf 93       	push	r27
     ac8:	ef 93       	push	r30
     aca:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     acc:	e0 e0       	ldi	r30, 0x00	; 0
     ace:	f2 e0       	ldi	r31, 0x02	; 2
     ad0:	44 a1       	ldd	r20, Z+36	; 0x24
     ad2:	55 a1       	ldd	r21, Z+37	; 0x25
     ad4:	e0 91 95 25 	lds	r30, 0x2595
     ad8:	f0 91 96 25 	lds	r31, 0x2596
     adc:	61 e0       	ldi	r22, 0x01	; 1
     ade:	80 e0       	ldi	r24, 0x00	; 0
     ae0:	92 e0       	ldi	r25, 0x02	; 2
     ae2:	09 95       	icall
}
     ae4:	ff 91       	pop	r31
     ae6:	ef 91       	pop	r30
     ae8:	bf 91       	pop	r27
     aea:	af 91       	pop	r26
     aec:	9f 91       	pop	r25
     aee:	8f 91       	pop	r24
     af0:	7f 91       	pop	r23
     af2:	6f 91       	pop	r22
     af4:	5f 91       	pop	r21
     af6:	4f 91       	pop	r20
     af8:	3f 91       	pop	r19
     afa:	2f 91       	pop	r18
     afc:	0f 90       	pop	r0
     afe:	0f be       	out	0x3f, r0	; 63
     b00:	0f 90       	pop	r0
     b02:	1f 90       	pop	r1
     b04:	18 95       	reti

00000b06 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     b06:	1f 92       	push	r1
     b08:	0f 92       	push	r0
     b0a:	0f b6       	in	r0, 0x3f	; 63
     b0c:	0f 92       	push	r0
     b0e:	11 24       	eor	r1, r1
     b10:	2f 93       	push	r18
     b12:	3f 93       	push	r19
     b14:	4f 93       	push	r20
     b16:	5f 93       	push	r21
     b18:	6f 93       	push	r22
     b1a:	7f 93       	push	r23
     b1c:	8f 93       	push	r24
     b1e:	9f 93       	push	r25
     b20:	af 93       	push	r26
     b22:	bf 93       	push	r27
     b24:	ef 93       	push	r30
     b26:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     b28:	e8 e2       	ldi	r30, 0x28	; 40
     b2a:	f2 e0       	ldi	r31, 0x02	; 2
     b2c:	44 81       	ldd	r20, Z+4	; 0x04
     b2e:	55 81       	ldd	r21, Z+5	; 0x05
     b30:	e0 91 95 25 	lds	r30, 0x2595
     b34:	f0 91 96 25 	lds	r31, 0x2596
     b38:	62 e0       	ldi	r22, 0x02	; 2
     b3a:	80 e0       	ldi	r24, 0x00	; 0
     b3c:	92 e0       	ldi	r25, 0x02	; 2
     b3e:	09 95       	icall
}
     b40:	ff 91       	pop	r31
     b42:	ef 91       	pop	r30
     b44:	bf 91       	pop	r27
     b46:	af 91       	pop	r26
     b48:	9f 91       	pop	r25
     b4a:	8f 91       	pop	r24
     b4c:	7f 91       	pop	r23
     b4e:	6f 91       	pop	r22
     b50:	5f 91       	pop	r21
     b52:	4f 91       	pop	r20
     b54:	3f 91       	pop	r19
     b56:	2f 91       	pop	r18
     b58:	0f 90       	pop	r0
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	0f 90       	pop	r0
     b5e:	1f 90       	pop	r1
     b60:	18 95       	reti

00000b62 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     b62:	1f 92       	push	r1
     b64:	0f 92       	push	r0
     b66:	0f b6       	in	r0, 0x3f	; 63
     b68:	0f 92       	push	r0
     b6a:	11 24       	eor	r1, r1
     b6c:	2f 93       	push	r18
     b6e:	3f 93       	push	r19
     b70:	4f 93       	push	r20
     b72:	5f 93       	push	r21
     b74:	6f 93       	push	r22
     b76:	7f 93       	push	r23
     b78:	8f 93       	push	r24
     b7a:	9f 93       	push	r25
     b7c:	af 93       	push	r26
     b7e:	bf 93       	push	r27
     b80:	ef 93       	push	r30
     b82:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     b84:	e0 e3       	ldi	r30, 0x30	; 48
     b86:	f2 e0       	ldi	r31, 0x02	; 2
     b88:	44 81       	ldd	r20, Z+4	; 0x04
     b8a:	55 81       	ldd	r21, Z+5	; 0x05
     b8c:	e0 91 95 25 	lds	r30, 0x2595
     b90:	f0 91 96 25 	lds	r31, 0x2596
     b94:	64 e0       	ldi	r22, 0x04	; 4
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	92 e0       	ldi	r25, 0x02	; 2
     b9a:	09 95       	icall
}
     b9c:	ff 91       	pop	r31
     b9e:	ef 91       	pop	r30
     ba0:	bf 91       	pop	r27
     ba2:	af 91       	pop	r26
     ba4:	9f 91       	pop	r25
     ba6:	8f 91       	pop	r24
     ba8:	7f 91       	pop	r23
     baa:	6f 91       	pop	r22
     bac:	5f 91       	pop	r21
     bae:	4f 91       	pop	r20
     bb0:	3f 91       	pop	r19
     bb2:	2f 91       	pop	r18
     bb4:	0f 90       	pop	r0
     bb6:	0f be       	out	0x3f, r0	; 63
     bb8:	0f 90       	pop	r0
     bba:	1f 90       	pop	r1
     bbc:	18 95       	reti

00000bbe <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     bbe:	1f 92       	push	r1
     bc0:	0f 92       	push	r0
     bc2:	0f b6       	in	r0, 0x3f	; 63
     bc4:	0f 92       	push	r0
     bc6:	11 24       	eor	r1, r1
     bc8:	2f 93       	push	r18
     bca:	3f 93       	push	r19
     bcc:	4f 93       	push	r20
     bce:	5f 93       	push	r21
     bd0:	6f 93       	push	r22
     bd2:	7f 93       	push	r23
     bd4:	8f 93       	push	r24
     bd6:	9f 93       	push	r25
     bd8:	af 93       	push	r26
     bda:	bf 93       	push	r27
     bdc:	ef 93       	push	r30
     bde:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     be0:	e8 e3       	ldi	r30, 0x38	; 56
     be2:	f2 e0       	ldi	r31, 0x02	; 2
     be4:	44 81       	ldd	r20, Z+4	; 0x04
     be6:	55 81       	ldd	r21, Z+5	; 0x05
     be8:	e0 91 95 25 	lds	r30, 0x2595
     bec:	f0 91 96 25 	lds	r31, 0x2596
     bf0:	68 e0       	ldi	r22, 0x08	; 8
     bf2:	80 e0       	ldi	r24, 0x00	; 0
     bf4:	92 e0       	ldi	r25, 0x02	; 2
     bf6:	09 95       	icall
}
     bf8:	ff 91       	pop	r31
     bfa:	ef 91       	pop	r30
     bfc:	bf 91       	pop	r27
     bfe:	af 91       	pop	r26
     c00:	9f 91       	pop	r25
     c02:	8f 91       	pop	r24
     c04:	7f 91       	pop	r23
     c06:	6f 91       	pop	r22
     c08:	5f 91       	pop	r21
     c0a:	4f 91       	pop	r20
     c0c:	3f 91       	pop	r19
     c0e:	2f 91       	pop	r18
     c10:	0f 90       	pop	r0
     c12:	0f be       	out	0x3f, r0	; 63
     c14:	0f 90       	pop	r0
     c16:	1f 90       	pop	r1
     c18:	18 95       	reti

00000c1a <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     c1a:	df 92       	push	r13
     c1c:	ef 92       	push	r14
     c1e:	ff 92       	push	r15
     c20:	0f 93       	push	r16
     c22:	1f 93       	push	r17
     c24:	cf 93       	push	r28
     c26:	df 93       	push	r29
     c28:	ec 01       	movw	r28, r24
     c2a:	8b 01       	movw	r16, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     c2c:	c1 15       	cp	r28, r1
     c2e:	82 e0       	ldi	r24, 0x02	; 2
     c30:	d8 07       	cpc	r29, r24
     c32:	69 f5       	brne	.+90     	; 0xc8e <adc_write_configuration+0x74>
     c34:	61 e2       	ldi	r22, 0x21	; 33
     c36:	70 e0       	ldi	r23, 0x00	; 0
     c38:	82 e0       	ldi	r24, 0x02	; 2
     c3a:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     c3e:	e8 2e       	mov	r14, r24
     c40:	f1 2c       	mov	r15, r1
     c42:	60 e2       	ldi	r22, 0x20	; 32
     c44:	70 e0       	ldi	r23, 0x00	; 0
     c46:	82 e0       	ldi	r24, 0x02	; 2
     c48:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
		data <<= 8;
     c4c:	fe 2c       	mov	r15, r14
     c4e:	ee 24       	eor	r14, r14
		data |= nvm_read_production_signature_row(ADCACAL0);
     c50:	e8 2a       	or	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     c52:	df b6       	in	r13, 0x3f	; 63
	cpu_irq_disable();
     c54:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     c56:	ce 01       	movw	r24, r28
     c58:	e1 de       	rcall	.-574    	; 0xa1c <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
     c5a:	28 81       	ld	r18, Y

	adc->CTRLA = ADC_FLUSH_bm;
     c5c:	82 e0       	ldi	r24, 0x02	; 2
     c5e:	88 83       	st	Y, r24
	adc->CAL = cal;
     c60:	ec 86       	std	Y+12, r14	; 0x0c
     c62:	fd 86       	std	Y+13, r15	; 0x0d
	adc->CMP = conf->cmp;
     c64:	f8 01       	movw	r30, r16
     c66:	85 81       	ldd	r24, Z+5	; 0x05
     c68:	96 81       	ldd	r25, Z+6	; 0x06
     c6a:	88 8f       	std	Y+24, r24	; 0x18
     c6c:	99 8f       	std	Y+25, r25	; 0x19
	adc->REFCTRL = conf->refctrl;
     c6e:	82 81       	ldd	r24, Z+2	; 0x02
     c70:	8a 83       	std	Y+2, r24	; 0x02
	adc->PRESCALER = conf->prescaler;
     c72:	84 81       	ldd	r24, Z+4	; 0x04
     c74:	8c 83       	std	Y+4, r24	; 0x04
	adc->EVCTRL = conf->evctrl;
     c76:	83 81       	ldd	r24, Z+3	; 0x03
     c78:	8b 83       	std	Y+3, r24	; 0x03
	adc->CTRLB = conf->ctrlb;
     c7a:	81 81       	ldd	r24, Z+1	; 0x01
     c7c:	89 83       	std	Y+1, r24	; 0x01
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
	enable = adc->CTRLA & ADC_ENABLE_bm;
     c7e:	82 2f       	mov	r24, r18
     c80:	81 70       	andi	r24, 0x01	; 1
	adc->REFCTRL = conf->refctrl;
	adc->PRESCALER = conf->prescaler;
	adc->EVCTRL = conf->evctrl;
	adc->CTRLB = conf->ctrlb;

	adc->CTRLA = enable | conf->ctrla;
     c82:	90 81       	ld	r25, Z
     c84:	89 2b       	or	r24, r25
     c86:	88 83       	st	Y, r24

	adc_disable_clock(adc);
     c88:	ce 01       	movw	r24, r28
     c8a:	d7 de       	rcall	.-594    	; 0xa3a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c8c:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     c8e:	df 91       	pop	r29
     c90:	cf 91       	pop	r28
     c92:	1f 91       	pop	r17
     c94:	0f 91       	pop	r16
     c96:	ff 90       	pop	r15
     c98:	ef 90       	pop	r14
     c9a:	df 90       	pop	r13
     c9c:	08 95       	ret

00000c9e <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     c9e:	ff 92       	push	r15
     ca0:	0f 93       	push	r16
     ca2:	1f 93       	push	r17
     ca4:	cf 93       	push	r28
     ca6:	df 93       	push	r29
     ca8:	ec 01       	movw	r28, r24
     caa:	8b 01       	movw	r16, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     cac:	ff b6       	in	r15, 0x3f	; 63
	cpu_irq_disable();
     cae:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     cb0:	b5 de       	rcall	.-662    	; 0xa1c <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     cb2:	88 81       	ld	r24, Y
     cb4:	80 7c       	andi	r24, 0xC0	; 192
     cb6:	f8 01       	movw	r30, r16
     cb8:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     cba:	88 8d       	ldd	r24, Y+24	; 0x18
     cbc:	99 8d       	ldd	r25, Y+25	; 0x19
     cbe:	85 83       	std	Z+5, r24	; 0x05
     cc0:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     cc2:	8a 81       	ldd	r24, Y+2	; 0x02
     cc4:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     cc6:	8c 81       	ldd	r24, Y+4	; 0x04
     cc8:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     cca:	8b 81       	ldd	r24, Y+3	; 0x03
     ccc:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     cce:	89 81       	ldd	r24, Y+1	; 0x01
     cd0:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
     cd2:	ce 01       	movw	r24, r28
     cd4:	b2 de       	rcall	.-668    	; 0xa3a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     cd6:	ff be       	out	0x3f, r15	; 63

	cpu_irq_restore(flags);
}
     cd8:	df 91       	pop	r29
     cda:	cf 91       	pop	r28
     cdc:	1f 91       	pop	r17
     cde:	0f 91       	pop	r16
     ce0:	ff 90       	pop	r15
     ce2:	08 95       	ret

00000ce4 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     ce4:	cf 92       	push	r12
     ce6:	df 92       	push	r13
     ce8:	ef 92       	push	r14
     cea:	ff 92       	push	r15
     cec:	0f 93       	push	r16
     cee:	1f 93       	push	r17
     cf0:	cf 93       	push	r28
     cf2:	df 93       	push	r29
     cf4:	7c 01       	movw	r14, r24
     cf6:	d6 2e       	mov	r13, r22
     cf8:	8a 01       	movw	r16, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     cfa:	86 2f       	mov	r24, r22
     cfc:	83 70       	andi	r24, 0x03	; 3
     cfe:	29 f4       	brne	.+10     	; 0xd0a <adcch_write_configuration+0x26>
		index += 2;
		ch_mask >>= 2;
     d00:	96 2f       	mov	r25, r22
     d02:	96 95       	lsr	r25
     d04:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     d06:	82 e0       	ldi	r24, 0x02	; 2
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <adcch_write_configuration+0x2a>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d0a:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
static __always_inline ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     d0c:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     d0e:	90 ff       	sbrs	r25, 0
		index++;
     d10:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     d12:	e7 01       	movw	r28, r14
     d14:	a0 96       	adiw	r28, 0x20	; 32
     d16:	98 e0       	ldi	r25, 0x08	; 8
     d18:	89 9f       	mul	r24, r25
     d1a:	c0 0d       	add	r28, r0
     d1c:	d1 1d       	adc	r29, r1
     d1e:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     d20:	cf b6       	in	r12, 0x3f	; 63
	cpu_irq_disable();
     d22:	f8 94       	cli
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     d24:	c7 01       	movw	r24, r14
     d26:	7a de       	rcall	.-780    	; 0xa1c <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     d28:	f8 01       	movw	r30, r16
     d2a:	80 81       	ld	r24, Z
     d2c:	88 83       	st	Y, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     d2e:	82 81       	ldd	r24, Z+2	; 0x02
     d30:	8a 83       	std	Y+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     d32:	81 81       	ldd	r24, Z+1	; 0x01
     d34:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     d36:	d0 fe       	sbrs	r13, 0
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <adcch_write_configuration+0x5a>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     d3a:	83 81       	ldd	r24, Z+3	; 0x03
     d3c:	8e 83       	std	Y+6, r24	; 0x06
	}
	adc_disable_clock(adc);
     d3e:	c7 01       	movw	r24, r14
     d40:	7c de       	rcall	.-776    	; 0xa3a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d42:	cf be       	out	0x3f, r12	; 63

	cpu_irq_restore(flags);
}
     d44:	df 91       	pop	r29
     d46:	cf 91       	pop	r28
     d48:	1f 91       	pop	r17
     d4a:	0f 91       	pop	r16
     d4c:	ff 90       	pop	r15
     d4e:	ef 90       	pop	r14
     d50:	df 90       	pop	r13
     d52:	cf 90       	pop	r12
     d54:	08 95       	ret

00000d56 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     d56:	cf 92       	push	r12
     d58:	df 92       	push	r13
     d5a:	ef 92       	push	r14
     d5c:	ff 92       	push	r15
     d5e:	0f 93       	push	r16
     d60:	1f 93       	push	r17
     d62:	cf 93       	push	r28
     d64:	df 93       	push	r29
     d66:	7c 01       	movw	r14, r24
     d68:	d6 2e       	mov	r13, r22
     d6a:	ea 01       	movw	r28, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d6c:	86 2f       	mov	r24, r22
     d6e:	83 70       	andi	r24, 0x03	; 3
     d70:	29 f4       	brne	.+10     	; 0xd7c <adcch_read_configuration+0x26>
		index += 2;
		ch_mask >>= 2;
     d72:	96 2f       	mov	r25, r22
     d74:	96 95       	lsr	r25
     d76:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     d78:	82 e0       	ldi	r24, 0x02	; 2
     d7a:	02 c0       	rjmp	.+4      	; 0xd80 <adcch_read_configuration+0x2a>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     d7c:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
static __always_inline ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     d7e:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     d80:	90 ff       	sbrs	r25, 0
		index++;
     d82:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     d84:	87 01       	movw	r16, r14
     d86:	00 5e       	subi	r16, 0xE0	; 224
     d88:	1f 4f       	sbci	r17, 0xFF	; 255
     d8a:	98 e0       	ldi	r25, 0x08	; 8
     d8c:	89 9f       	mul	r24, r25
     d8e:	00 0d       	add	r16, r0
     d90:	11 1d       	adc	r17, r1
     d92:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     d94:	cf b6       	in	r12, 0x3f	; 63
	cpu_irq_disable();
     d96:	f8 94       	cli

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     d98:	c7 01       	movw	r24, r14
     d9a:	40 de       	rcall	.-896    	; 0xa1c <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     d9c:	f8 01       	movw	r30, r16
     d9e:	80 81       	ld	r24, Z
     da0:	88 83       	st	Y, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     da2:	82 81       	ldd	r24, Z+2	; 0x02
     da4:	8a 83       	std	Y+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     da6:	81 81       	ldd	r24, Z+1	; 0x01
     da8:	89 83       	std	Y+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     daa:	d0 fe       	sbrs	r13, 0
     dac:	02 c0       	rjmp	.+4      	; 0xdb2 <adcch_read_configuration+0x5c>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     dae:	86 81       	ldd	r24, Z+6	; 0x06
     db0:	8b 83       	std	Y+3, r24	; 0x03
	}
	adc_disable_clock(adc);
     db2:	c7 01       	movw	r24, r14
     db4:	42 de       	rcall	.-892    	; 0xa3a <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     db6:	cf be       	out	0x3f, r12	; 63

	cpu_irq_restore(flags);
}
     db8:	df 91       	pop	r29
     dba:	cf 91       	pop	r28
     dbc:	1f 91       	pop	r17
     dbe:	0f 91       	pop	r16
     dc0:	ff 90       	pop	r15
     dc2:	ef 90       	pop	r14
     dc4:	df 90       	pop	r13
     dc6:	cf 90       	pop	r12
     dc8:	08 95       	ret

00000dca <dma_interrupt>:
     dca:	cf 93       	push	r28
     dcc:	df 93       	push	r29
     dce:	28 2f       	mov	r18, r24
     dd0:	30 e0       	ldi	r19, 0x00	; 0
     dd2:	f9 01       	movw	r30, r18
     dd4:	71 96       	adiw	r30, 0x11	; 17
     dd6:	e2 95       	swap	r30
     dd8:	f2 95       	swap	r31
     dda:	f0 7f       	andi	r31, 0xF0	; 240
     ddc:	fe 27       	eor	r31, r30
     dde:	e0 7f       	andi	r30, 0xF0	; 240
     de0:	fe 27       	eor	r31, r30
     de2:	a0 e0       	ldi	r26, 0x00	; 0
     de4:	b1 e0       	ldi	r27, 0x01	; 1
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	9c 91       	ld	r25, X
     dea:	14 97       	sbiw	r26, 0x04	; 4
     dec:	13 96       	adiw	r26, 0x03	; 3
     dee:	ac 91       	ld	r26, X
     df0:	a9 01       	movw	r20, r18
     df2:	4c 5f       	subi	r20, 0xFC	; 252
     df4:	5f 4f       	sbci	r21, 0xFF	; 255
     df6:	61 e0       	ldi	r22, 0x01	; 1
     df8:	70 e0       	ldi	r23, 0x00	; 0
     dfa:	eb 01       	movw	r28, r22
     dfc:	04 2e       	mov	r0, r20
     dfe:	02 c0       	rjmp	.+4      	; 0xe04 <dma_interrupt+0x3a>
     e00:	cc 0f       	add	r28, r28
     e02:	dd 1f       	adc	r29, r29
     e04:	0a 94       	dec	r0
     e06:	e2 f7       	brpl	.-8      	; 0xe00 <dma_interrupt+0x36>
     e08:	08 2e       	mov	r0, r24
     e0a:	02 c0       	rjmp	.+4      	; 0xe10 <dma_interrupt+0x46>
     e0c:	66 0f       	add	r22, r22
     e0e:	77 1f       	adc	r23, r23
     e10:	0a 94       	dec	r0
     e12:	e2 f7       	brpl	.-8      	; 0xe0c <dma_interrupt+0x42>
     e14:	6c 2b       	or	r22, r28
     e16:	a6 23       	and	r26, r22
     e18:	b0 e0       	ldi	r27, 0x00	; 0
     e1a:	ed 01       	movw	r28, r26
     e1c:	04 2e       	mov	r0, r20
     e1e:	02 c0       	rjmp	.+4      	; 0xe24 <dma_interrupt+0x5a>
     e20:	d5 95       	asr	r29
     e22:	c7 95       	ror	r28
     e24:	0a 94       	dec	r0
     e26:	e2 f7       	brpl	.-8      	; 0xe20 <dma_interrupt+0x56>
     e28:	c0 fd       	sbrc	r28, 0
     e2a:	1b c0       	rjmp	.+54     	; 0xe62 <dma_interrupt+0x98>
     e2c:	08 2e       	mov	r0, r24
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <dma_interrupt+0x6a>
     e30:	b5 95       	asr	r27
     e32:	a7 95       	ror	r26
     e34:	0a 94       	dec	r0
     e36:	e2 f7       	brpl	.-8      	; 0xe30 <dma_interrupt+0x66>
     e38:	a0 fd       	sbrc	r26, 0
     e3a:	15 c0       	rjmp	.+42     	; 0xe66 <dma_interrupt+0x9c>
     e3c:	69 23       	and	r22, r25
     e3e:	70 e0       	ldi	r23, 0x00	; 0
     e40:	db 01       	movw	r26, r22
     e42:	02 c0       	rjmp	.+4      	; 0xe48 <dma_interrupt+0x7e>
     e44:	b5 95       	asr	r27
     e46:	a7 95       	ror	r26
     e48:	4a 95       	dec	r20
     e4a:	e2 f7       	brpl	.-8      	; 0xe44 <dma_interrupt+0x7a>
     e4c:	a0 fd       	sbrc	r26, 0
     e4e:	0d c0       	rjmp	.+26     	; 0xe6a <dma_interrupt+0xa0>
     e50:	ab 01       	movw	r20, r22
     e52:	02 c0       	rjmp	.+4      	; 0xe58 <dma_interrupt+0x8e>
     e54:	55 95       	asr	r21
     e56:	47 95       	ror	r20
     e58:	8a 95       	dec	r24
     e5a:	e2 f7       	brpl	.-8      	; 0xe54 <dma_interrupt+0x8a>
     e5c:	ca 01       	movw	r24, r20
     e5e:	81 70       	andi	r24, 0x01	; 1
     e60:	05 c0       	rjmp	.+10     	; 0xe6c <dma_interrupt+0xa2>
     e62:	84 e0       	ldi	r24, 0x04	; 4
     e64:	03 c0       	rjmp	.+6      	; 0xe6c <dma_interrupt+0xa2>
     e66:	83 e0       	ldi	r24, 0x03	; 3
     e68:	01 c0       	rjmp	.+2      	; 0xe6c <dma_interrupt+0xa2>
     e6a:	82 e0       	ldi	r24, 0x02	; 2
     e6c:	91 81       	ldd	r25, Z+1	; 0x01
     e6e:	90 63       	ori	r25, 0x30	; 48
     e70:	91 83       	std	Z+1, r25	; 0x01
     e72:	f9 01       	movw	r30, r18
     e74:	ee 0f       	add	r30, r30
     e76:	ff 1f       	adc	r31, r31
     e78:	e9 56       	subi	r30, 0x69	; 105
     e7a:	fa 4d       	sbci	r31, 0xDA	; 218
     e7c:	01 90       	ld	r0, Z+
     e7e:	f0 81       	ld	r31, Z
     e80:	e0 2d       	mov	r30, r0
     e82:	30 97       	sbiw	r30, 0x00	; 0
     e84:	09 f0       	breq	.+2      	; 0xe88 <dma_interrupt+0xbe>
     e86:	09 95       	icall
     e88:	df 91       	pop	r29
     e8a:	cf 91       	pop	r28
     e8c:	08 95       	ret

00000e8e <dma_enable>:
     e8e:	61 e0       	ldi	r22, 0x01	; 1
     e90:	80 e0       	ldi	r24, 0x00	; 0
     e92:	6b dd       	rcall	.-1322   	; 0x96a <sysclk_enable_module>
     e94:	8f b7       	in	r24, 0x3f	; 63
     e96:	f8 94       	cli
     e98:	e0 e9       	ldi	r30, 0x90	; 144
     e9a:	f9 e2       	ldi	r31, 0x29	; 41
     e9c:	90 81       	ld	r25, Z
     e9e:	9f 5f       	subi	r25, 0xFF	; 255
     ea0:	90 83       	st	Z, r25
     ea2:	8f bf       	out	0x3f, r24	; 63
     ea4:	e0 e0       	ldi	r30, 0x00	; 0
     ea6:	f1 e0       	ldi	r31, 0x01	; 1
     ea8:	80 e4       	ldi	r24, 0x40	; 64
     eaa:	80 83       	st	Z, r24
     eac:	80 e8       	ldi	r24, 0x80	; 128
     eae:	80 83       	st	Z, r24
     eb0:	08 95       	ret

00000eb2 <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
     eb2:	e8 2f       	mov	r30, r24
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
     eb6:	ee 0f       	add	r30, r30
     eb8:	ff 1f       	adc	r31, r31
     eba:	e9 56       	subi	r30, 0x69	; 105
     ebc:	fa 4d       	sbci	r31, 0xDA	; 218
     ebe:	60 83       	st	Z, r22
     ec0:	71 83       	std	Z+1, r23	; 0x01
     ec2:	08 95       	ret

00000ec4 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
     ec4:	1f 92       	push	r1
     ec6:	0f 92       	push	r0
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	0f 92       	push	r0
     ecc:	11 24       	eor	r1, r1
     ece:	2f 93       	push	r18
     ed0:	3f 93       	push	r19
     ed2:	4f 93       	push	r20
     ed4:	5f 93       	push	r21
     ed6:	6f 93       	push	r22
     ed8:	7f 93       	push	r23
     eda:	8f 93       	push	r24
     edc:	9f 93       	push	r25
     ede:	af 93       	push	r26
     ee0:	bf 93       	push	r27
     ee2:	ef 93       	push	r30
     ee4:	ff 93       	push	r31
	dma_interrupt(0);
     ee6:	80 e0       	ldi	r24, 0x00	; 0
     ee8:	70 df       	rcall	.-288    	; 0xdca <dma_interrupt>
}
     eea:	ff 91       	pop	r31
     eec:	ef 91       	pop	r30
     eee:	bf 91       	pop	r27
     ef0:	af 91       	pop	r26
     ef2:	9f 91       	pop	r25
     ef4:	8f 91       	pop	r24
     ef6:	7f 91       	pop	r23
     ef8:	6f 91       	pop	r22
     efa:	5f 91       	pop	r21
     efc:	4f 91       	pop	r20
     efe:	3f 91       	pop	r19
     f00:	2f 91       	pop	r18
     f02:	0f 90       	pop	r0
     f04:	0f be       	out	0x3f, r0	; 63
     f06:	0f 90       	pop	r0
     f08:	1f 90       	pop	r1
     f0a:	18 95       	reti

00000f0c <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
     f0c:	1f 92       	push	r1
     f0e:	0f 92       	push	r0
     f10:	0f b6       	in	r0, 0x3f	; 63
     f12:	0f 92       	push	r0
     f14:	11 24       	eor	r1, r1
     f16:	2f 93       	push	r18
     f18:	3f 93       	push	r19
     f1a:	4f 93       	push	r20
     f1c:	5f 93       	push	r21
     f1e:	6f 93       	push	r22
     f20:	7f 93       	push	r23
     f22:	8f 93       	push	r24
     f24:	9f 93       	push	r25
     f26:	af 93       	push	r26
     f28:	bf 93       	push	r27
     f2a:	ef 93       	push	r30
     f2c:	ff 93       	push	r31
	dma_interrupt(1);
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	4c df       	rcall	.-360    	; 0xdca <dma_interrupt>
}
     f32:	ff 91       	pop	r31
     f34:	ef 91       	pop	r30
     f36:	bf 91       	pop	r27
     f38:	af 91       	pop	r26
     f3a:	9f 91       	pop	r25
     f3c:	8f 91       	pop	r24
     f3e:	7f 91       	pop	r23
     f40:	6f 91       	pop	r22
     f42:	5f 91       	pop	r21
     f44:	4f 91       	pop	r20
     f46:	3f 91       	pop	r19
     f48:	2f 91       	pop	r18
     f4a:	0f 90       	pop	r0
     f4c:	0f be       	out	0x3f, r0	; 63
     f4e:	0f 90       	pop	r0
     f50:	1f 90       	pop	r1
     f52:	18 95       	reti

00000f54 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
     f54:	1f 92       	push	r1
     f56:	0f 92       	push	r0
     f58:	0f b6       	in	r0, 0x3f	; 63
     f5a:	0f 92       	push	r0
     f5c:	11 24       	eor	r1, r1
     f5e:	2f 93       	push	r18
     f60:	3f 93       	push	r19
     f62:	4f 93       	push	r20
     f64:	5f 93       	push	r21
     f66:	6f 93       	push	r22
     f68:	7f 93       	push	r23
     f6a:	8f 93       	push	r24
     f6c:	9f 93       	push	r25
     f6e:	af 93       	push	r26
     f70:	bf 93       	push	r27
     f72:	ef 93       	push	r30
     f74:	ff 93       	push	r31
	dma_interrupt(2);
     f76:	82 e0       	ldi	r24, 0x02	; 2
     f78:	28 df       	rcall	.-432    	; 0xdca <dma_interrupt>
}
     f7a:	ff 91       	pop	r31
     f7c:	ef 91       	pop	r30
     f7e:	bf 91       	pop	r27
     f80:	af 91       	pop	r26
     f82:	9f 91       	pop	r25
     f84:	8f 91       	pop	r24
     f86:	7f 91       	pop	r23
     f88:	6f 91       	pop	r22
     f8a:	5f 91       	pop	r21
     f8c:	4f 91       	pop	r20
     f8e:	3f 91       	pop	r19
     f90:	2f 91       	pop	r18
     f92:	0f 90       	pop	r0
     f94:	0f be       	out	0x3f, r0	; 63
     f96:	0f 90       	pop	r0
     f98:	1f 90       	pop	r1
     f9a:	18 95       	reti

00000f9c <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
     f9c:	1f 92       	push	r1
     f9e:	0f 92       	push	r0
     fa0:	0f b6       	in	r0, 0x3f	; 63
     fa2:	0f 92       	push	r0
     fa4:	11 24       	eor	r1, r1
     fa6:	2f 93       	push	r18
     fa8:	3f 93       	push	r19
     faa:	4f 93       	push	r20
     fac:	5f 93       	push	r21
     fae:	6f 93       	push	r22
     fb0:	7f 93       	push	r23
     fb2:	8f 93       	push	r24
     fb4:	9f 93       	push	r25
     fb6:	af 93       	push	r26
     fb8:	bf 93       	push	r27
     fba:	ef 93       	push	r30
     fbc:	ff 93       	push	r31
	dma_interrupt(3);
     fbe:	83 e0       	ldi	r24, 0x03	; 3
     fc0:	04 df       	rcall	.-504    	; 0xdca <dma_interrupt>
}
     fc2:	ff 91       	pop	r31
     fc4:	ef 91       	pop	r30
     fc6:	bf 91       	pop	r27
     fc8:	af 91       	pop	r26
     fca:	9f 91       	pop	r25
     fcc:	8f 91       	pop	r24
     fce:	7f 91       	pop	r23
     fd0:	6f 91       	pop	r22
     fd2:	5f 91       	pop	r21
     fd4:	4f 91       	pop	r20
     fd6:	3f 91       	pop	r19
     fd8:	2f 91       	pop	r18
     fda:	0f 90       	pop	r0
     fdc:	0f be       	out	0x3f, r0	; 63
     fde:	0f 90       	pop	r0
     fe0:	1f 90       	pop	r1
     fe2:	18 95       	reti

00000fe4 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
     fe4:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
     fe6:	e8 2f       	mov	r30, r24
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	71 96       	adiw	r30, 0x11	; 17
     fec:	e2 95       	swap	r30
     fee:	f2 95       	swap	r31
     ff0:	f0 7f       	andi	r31, 0xF0	; 240
     ff2:	fe 27       	eor	r31, r30
     ff4:	e0 7f       	andi	r30, 0xF0	; 240
     ff6:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
     ff8:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
     ffa:	f8 94       	cli
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
     ffc:	19 96       	adiw	r26, 0x09	; 9
     ffe:	8c 91       	ld	r24, X
    1000:	19 97       	sbiw	r26, 0x09	; 9
    1002:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    1004:	1a 96       	adiw	r26, 0x0a	; 10
    1006:	8c 91       	ld	r24, X
    1008:	1a 97       	sbiw	r26, 0x0a	; 10
    100a:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    100c:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    100e:	17 96       	adiw	r26, 0x07	; 7
    1010:	8c 91       	ld	r24, X
    1012:	17 97       	sbiw	r26, 0x07	; 7
    1014:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    1016:	18 96       	adiw	r26, 0x08	; 8
    1018:	8c 91       	ld	r24, X
    101a:	18 97       	sbiw	r26, 0x08	; 8
    101c:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    101e:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    1020:	12 96       	adiw	r26, 0x02	; 2
    1022:	8c 91       	ld	r24, X
    1024:	12 97       	sbiw	r26, 0x02	; 2
    1026:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    1028:	13 96       	adiw	r26, 0x03	; 3
    102a:	8c 91       	ld	r24, X
    102c:	13 97       	sbiw	r26, 0x03	; 3
    102e:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    1030:	14 96       	adiw	r26, 0x04	; 4
    1032:	8d 91       	ld	r24, X+
    1034:	9c 91       	ld	r25, X
    1036:	15 97       	sbiw	r26, 0x05	; 5
    1038:	84 83       	std	Z+4, r24	; 0x04
    103a:	95 83       	std	Z+5, r25	; 0x05
	channel->REPCNT = config->repcnt;
    103c:	16 96       	adiw	r26, 0x06	; 6
    103e:	8c 91       	ld	r24, X
    1040:	16 97       	sbiw	r26, 0x06	; 6
    1042:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    1044:	11 96       	adiw	r26, 0x01	; 1
    1046:	8c 91       	ld	r24, X
    1048:	11 97       	sbiw	r26, 0x01	; 1
    104a:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    104c:	8c 91       	ld	r24, X
    104e:	8f 77       	andi	r24, 0x7F	; 127
    1050:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1052:	2f bf       	out	0x3f, r18	; 63
    1054:	08 95       	ret

00001056 <rtc_get_time>:
 *       sleep.
 * \note Without this errata this function can block for up to 1 RTC
 *       clock source cycle after waking up from sleep.
 */
uint32_t rtc_get_time(void)
{
    1056:	0f 93       	push	r16
    1058:	1f 93       	push	r17
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
    105a:	e0 e0       	ldi	r30, 0x00	; 0
    105c:	f4 e0       	ldi	r31, 0x04	; 4
    105e:	81 81       	ldd	r24, Z+1	; 0x01
{
	irqflags_t flags;
	uint16_t   count_high;
	uint16_t   count_low;

	while (rtc_is_busy());
    1060:	80 fd       	sbrc	r24, 0
    1062:	fd cf       	rjmp	.-6      	; 0x105e <rtc_get_time+0x8>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1064:	2f b7       	in	r18, 0x3f	; 63
	cpu_irq_disable();
    1066:	f8 94       	cli

	flags = cpu_irq_save();
	count_high = rtc_data.counter_high;
    1068:	40 91 9f 25 	lds	r20, 0x259F
    106c:	50 91 a0 25 	lds	r21, 0x25A0
	count_low = RTC.CNT;
    1070:	e0 e0       	ldi	r30, 0x00	; 0
    1072:	f4 e0       	ldi	r31, 0x04	; 4
    1074:	80 85       	ldd	r24, Z+8	; 0x08
    1076:	91 85       	ldd	r25, Z+9	; 0x09
	// Test for possible pending increase of high count value
	if ((count_low == 0) && (RTC.INTFLAGS & RTC_OVFIF_bm))
    1078:	00 97       	sbiw	r24, 0x00	; 0
    107a:	29 f4       	brne	.+10     	; 0x1086 <rtc_get_time+0x30>
    107c:	33 81       	ldd	r19, Z+3	; 0x03
    107e:	30 ff       	sbrs	r19, 0
    1080:	02 c0       	rjmp	.+4      	; 0x1086 <rtc_get_time+0x30>
		count_high++;
    1082:	4f 5f       	subi	r20, 0xFF	; 255
    1084:	5f 4f       	sbci	r21, 0xFF	; 255
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1086:	2f bf       	out	0x3f, r18	; 63
	cpu_irq_restore(flags);

	return ((uint32_t)count_high << 16) | count_low;
    1088:	60 e0       	ldi	r22, 0x00	; 0
    108a:	70 e0       	ldi	r23, 0x00	; 0
    108c:	ba 01       	movw	r22, r20
    108e:	55 27       	eor	r21, r21
    1090:	44 27       	eor	r20, r20
    1092:	a0 e0       	ldi	r26, 0x00	; 0
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	8a 01       	movw	r16, r20
    1098:	9b 01       	movw	r18, r22
    109a:	08 2b       	or	r16, r24
    109c:	19 2b       	or	r17, r25
    109e:	2a 2b       	or	r18, r26
    10a0:	3b 2b       	or	r19, r27
    10a2:	c9 01       	movw	r24, r18
    10a4:	b8 01       	movw	r22, r16
}
    10a6:	1f 91       	pop	r17
    10a8:	0f 91       	pop	r16
    10aa:	08 95       	ret

000010ac <rtc_set_alarm>:
 * \param time Absolute time value. See also \ref rtc_min_alarm_time
 * \pre Needs interrupts disabled if used from several contexts
 */
void rtc_set_alarm(uint32_t time)
{
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
    10ac:	e0 e0       	ldi	r30, 0x00	; 0
    10ae:	f4 e0       	ldi	r31, 0x04	; 4
    10b0:	21 e0       	ldi	r18, 0x01	; 1
    10b2:	22 83       	std	Z+2, r18	; 0x02
	RTC.COMP = time;
    10b4:	64 87       	std	Z+12, r22	; 0x0c
    10b6:	75 87       	std	Z+13, r23	; 0x0d
	rtc_data.alarm_low = time;
    10b8:	60 93 a3 25 	sts	0x25A3, r22
    10bc:	70 93 a4 25 	sts	0x25A4, r23
	rtc_data.alarm_high = time >> 16;
    10c0:	80 93 a1 25 	sts	0x25A1, r24
    10c4:	90 93 a2 25 	sts	0x25A2, r25
 * \brief Check if RTC is busy synchronizing
 */
__always_inline bool rtc_is_busy(void);
__always_inline bool rtc_is_busy(void)
{
	return RTC.STATUS & RTC_SYNCBUSY_bm;
    10c8:	81 81       	ldd	r24, Z+1	; 0x01
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
	RTC.COMP = time;
	rtc_data.alarm_low = time;
	rtc_data.alarm_high = time >> 16;

	while (rtc_is_busy());
    10ca:	80 fd       	sbrc	r24, 0
    10cc:	fd cf       	rjmp	.-6      	; 0x10c8 <rtc_set_alarm+0x1c>

	RTC.INTFLAGS = RTC_COMPIF_bm;
    10ce:	e0 e0       	ldi	r30, 0x00	; 0
    10d0:	f4 e0       	ldi	r31, 0x04	; 4
    10d2:	82 e0       	ldi	r24, 0x02	; 2
    10d4:	83 83       	std	Z+3, r24	; 0x03
	RTC.INTCTRL = (uint8_t)RTC_COMPARE_INT_LEVEL
    10d6:	85 e0       	ldi	r24, 0x05	; 5
    10d8:	82 83       	std	Z+2, r24	; 0x02
    10da:	08 95       	ret

000010dc <rtc_set_callback>:
 *
 * \param callback Callback function pointer
 */
void rtc_set_callback(rtc_callback_t callback)
{
	rtc_data.callback = callback;
    10dc:	80 93 a5 25 	sts	0x25A5, r24
    10e0:	90 93 a6 25 	sts	0x25A6, r25
    10e4:	08 95       	ret

000010e6 <rtc_init>:
 * \note The RTC clock source used by the RTC module should be set up before
 *       calling this function. 
 */
void rtc_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    10e6:	64 e0       	ldi	r22, 0x04	; 4
    10e8:	80 e0       	ldi	r24, 0x00	; 0
    10ea:	3f dc       	rcall	.-1922   	; 0x96a <sysclk_enable_module>
	RTC.PER = 0xffff;
    10ec:	e0 e0       	ldi	r30, 0x00	; 0
    10ee:	f4 e0       	ldi	r31, 0x04	; 4
    10f0:	8f ef       	ldi	r24, 0xFF	; 255
    10f2:	9f ef       	ldi	r25, 0xFF	; 255
    10f4:	82 87       	std	Z+10, r24	; 0x0a
    10f6:	93 87       	std	Z+11, r25	; 0x0b
	RTC.CNT = 0;
    10f8:	10 86       	std	Z+8, r1	; 0x08
    10fa:	11 86       	std	Z+9, r1	; 0x09

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    10fc:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    10fe:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1100:	e2 e9       	ldi	r30, 0x92	; 146
    1102:	f9 e2       	ldi	r31, 0x29	; 41
    1104:	90 81       	ld	r25, Z
    1106:	9f 5f       	subi	r25, 0xFF	; 255
    1108:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    110a:	8f bf       	out	0x3f, r24	; 63
	/* Since overflow interrupt is needed all the time we limit sleep to
	 * power-save.
	 */
	sleepmgr_lock_mode(SLEEPMGR_PSAVE);
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
    110c:	e0 e0       	ldi	r30, 0x00	; 0
    110e:	f4 e0       	ldi	r31, 0x04	; 4
    1110:	81 e0       	ldi	r24, 0x01	; 1
    1112:	82 83       	std	Z+2, r24	; 0x02
	RTC.CTRL = CONFIG_RTC_PRESCALER;
    1114:	84 e0       	ldi	r24, 0x04	; 4
    1116:	80 83       	st	Z, r24
    1118:	08 95       	ret

0000111a <__vector_10>:
/**
 * \internal
 * \brief Overflow interrupt handling high counter
 */
ISR(RTC_OVF_vect)
{
    111a:	1f 92       	push	r1
    111c:	0f 92       	push	r0
    111e:	0f b6       	in	r0, 0x3f	; 63
    1120:	0f 92       	push	r0
    1122:	11 24       	eor	r1, r1
    1124:	8f 93       	push	r24
    1126:	9f 93       	push	r25
    1128:	ef 93       	push	r30
    112a:	ff 93       	push	r31
	rtc_data.counter_high++;
    112c:	ef e9       	ldi	r30, 0x9F	; 159
    112e:	f5 e2       	ldi	r31, 0x25	; 37
    1130:	80 81       	ld	r24, Z
    1132:	91 81       	ldd	r25, Z+1	; 0x01
    1134:	01 96       	adiw	r24, 0x01	; 1
    1136:	80 83       	st	Z, r24
    1138:	91 83       	std	Z+1, r25	; 0x01
}
    113a:	ff 91       	pop	r31
    113c:	ef 91       	pop	r30
    113e:	9f 91       	pop	r25
    1140:	8f 91       	pop	r24
    1142:	0f 90       	pop	r0
    1144:	0f be       	out	0x3f, r0	; 63
    1146:	0f 90       	pop	r0
    1148:	1f 90       	pop	r1
    114a:	18 95       	reti

0000114c <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
    114c:	1f 92       	push	r1
    114e:	0f 92       	push	r0
    1150:	0f b6       	in	r0, 0x3f	; 63
    1152:	0f 92       	push	r0
    1154:	11 24       	eor	r1, r1
    1156:	cf 92       	push	r12
    1158:	df 92       	push	r13
    115a:	ef 92       	push	r14
    115c:	ff 92       	push	r15
    115e:	0f 93       	push	r16
    1160:	1f 93       	push	r17
    1162:	2f 93       	push	r18
    1164:	3f 93       	push	r19
    1166:	4f 93       	push	r20
    1168:	5f 93       	push	r21
    116a:	6f 93       	push	r22
    116c:	7f 93       	push	r23
    116e:	8f 93       	push	r24
    1170:	9f 93       	push	r25
    1172:	af 93       	push	r26
    1174:	bf 93       	push	r27
    1176:	ef 93       	push	r30
    1178:	ff 93       	push	r31
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
    117a:	40 91 9f 25 	lds	r20, 0x259F
    117e:	50 91 a0 25 	lds	r21, 0x25A0
    1182:	80 91 a1 25 	lds	r24, 0x25A1
    1186:	90 91 a2 25 	lds	r25, 0x25A2
    118a:	48 17       	cp	r20, r24
    118c:	59 07       	cpc	r21, r25
    118e:	f0 f1       	brcs	.+124    	; 0x120c <__vector_11+0xc0>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
    1190:	81 e0       	ldi	r24, 0x01	; 1
    1192:	e0 e0       	ldi	r30, 0x00	; 0
    1194:	f4 e0       	ldi	r31, 0x04	; 4
    1196:	82 83       	std	Z+2, r24	; 0x02
		if (rtc_data.callback) {
    1198:	e0 91 a5 25 	lds	r30, 0x25A5
    119c:	f0 91 a6 25 	lds	r31, 0x25A6
    11a0:	30 97       	sbiw	r30, 0x00	; 0
    11a2:	a1 f1       	breq	.+104    	; 0x120c <__vector_11+0xc0>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
    11a4:	a0 e0       	ldi	r26, 0x00	; 0
    11a6:	b4 e0       	ldi	r27, 0x04	; 4
    11a8:	18 96       	adiw	r26, 0x08	; 8
    11aa:	8d 91       	ld	r24, X+
    11ac:	9c 91       	ld	r25, X
    11ae:	19 97       	sbiw	r26, 0x09	; 9
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
    11b0:	60 e0       	ldi	r22, 0x00	; 0
    11b2:	70 e0       	ldi	r23, 0x00	; 0
    11b4:	ba 01       	movw	r22, r20
    11b6:	55 27       	eor	r21, r21
    11b8:	44 27       	eor	r20, r20
					| RTC.CNT;
    11ba:	a0 e0       	ldi	r26, 0x00	; 0
    11bc:	b0 e0       	ldi	r27, 0x00	; 0
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
    11be:	8a 01       	movw	r16, r20
    11c0:	9b 01       	movw	r18, r22
    11c2:	08 2b       	or	r16, r24
    11c4:	19 2b       	or	r17, r25
    11c6:	2a 2b       	or	r18, r26
    11c8:	3b 2b       	or	r19, r27
    11ca:	c9 01       	movw	r24, r18
    11cc:	b8 01       	movw	r22, r16
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
    11ce:	00 91 a1 25 	lds	r16, 0x25A1
    11d2:	10 91 a2 25 	lds	r17, 0x25A2
    11d6:	20 e0       	ldi	r18, 0x00	; 0
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	98 01       	movw	r18, r16
    11dc:	11 27       	eor	r17, r17
    11de:	00 27       	eor	r16, r16
					| rtc_data.alarm_low;
    11e0:	c0 90 a3 25 	lds	r12, 0x25A3
    11e4:	d0 90 a4 25 	lds	r13, 0x25A4
    11e8:	e1 2c       	mov	r14, r1
    11ea:	f1 2c       	mov	r15, r1
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
    11ec:	0c 29       	or	r16, r12
    11ee:	1d 29       	or	r17, r13
    11f0:	2e 29       	or	r18, r14
    11f2:	3f 29       	or	r19, r15
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
    11f4:	06 17       	cp	r16, r22
    11f6:	17 07       	cpc	r17, r23
    11f8:	28 07       	cpc	r18, r24
    11fa:	39 07       	cpc	r19, r25
    11fc:	30 f0       	brcs	.+12     	; 0x120a <__vector_11+0xbe>
				count = alarm + 1;
    11fe:	c9 01       	movw	r24, r18
    1200:	b8 01       	movw	r22, r16
    1202:	6f 5f       	subi	r22, 0xFF	; 255
    1204:	7f 4f       	sbci	r23, 0xFF	; 255
    1206:	8f 4f       	sbci	r24, 0xFF	; 255
    1208:	9f 4f       	sbci	r25, 0xFF	; 255
			rtc_data.callback(count);
    120a:	09 95       	icall
		}
	}
}
    120c:	ff 91       	pop	r31
    120e:	ef 91       	pop	r30
    1210:	bf 91       	pop	r27
    1212:	af 91       	pop	r26
    1214:	9f 91       	pop	r25
    1216:	8f 91       	pop	r24
    1218:	7f 91       	pop	r23
    121a:	6f 91       	pop	r22
    121c:	5f 91       	pop	r21
    121e:	4f 91       	pop	r20
    1220:	3f 91       	pop	r19
    1222:	2f 91       	pop	r18
    1224:	1f 91       	pop	r17
    1226:	0f 91       	pop	r16
    1228:	ff 90       	pop	r15
    122a:	ef 90       	pop	r14
    122c:	df 90       	pop	r13
    122e:	cf 90       	pop	r12
    1230:	0f 90       	pop	r0
    1232:	0f be       	out	0x3f, r0	; 63
    1234:	0f 90       	pop	r0
    1236:	1f 90       	pop	r1
    1238:	18 95       	reti

0000123a <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    123a:	1f 92       	push	r1
    123c:	0f 92       	push	r0
    123e:	0f b6       	in	r0, 0x3f	; 63
    1240:	0f 92       	push	r0
    1242:	11 24       	eor	r1, r1
    1244:	2f 93       	push	r18
    1246:	3f 93       	push	r19
    1248:	4f 93       	push	r20
    124a:	5f 93       	push	r21
    124c:	6f 93       	push	r22
    124e:	7f 93       	push	r23
    1250:	8f 93       	push	r24
    1252:	9f 93       	push	r25
    1254:	af 93       	push	r26
    1256:	bf 93       	push	r27
    1258:	ef 93       	push	r30
    125a:	ff 93       	push	r31
    125c:	e0 91 ef 22 	lds	r30, 0x22EF
    1260:	f0 91 f0 22 	lds	r31, 0x22F0
    1264:	30 97       	sbiw	r30, 0x00	; 0
    1266:	09 f0       	breq	.+2      	; 0x126a <__vector_14+0x30>
    1268:	09 95       	icall
    126a:	ff 91       	pop	r31
    126c:	ef 91       	pop	r30
    126e:	bf 91       	pop	r27
    1270:	af 91       	pop	r26
    1272:	9f 91       	pop	r25
    1274:	8f 91       	pop	r24
    1276:	7f 91       	pop	r23
    1278:	6f 91       	pop	r22
    127a:	5f 91       	pop	r21
    127c:	4f 91       	pop	r20
    127e:	3f 91       	pop	r19
    1280:	2f 91       	pop	r18
    1282:	0f 90       	pop	r0
    1284:	0f be       	out	0x3f, r0	; 63
    1286:	0f 90       	pop	r0
    1288:	1f 90       	pop	r1
    128a:	18 95       	reti

0000128c <__vector_15>:
    128c:	1f 92       	push	r1
    128e:	0f 92       	push	r0
    1290:	0f b6       	in	r0, 0x3f	; 63
    1292:	0f 92       	push	r0
    1294:	11 24       	eor	r1, r1
    1296:	2f 93       	push	r18
    1298:	3f 93       	push	r19
    129a:	4f 93       	push	r20
    129c:	5f 93       	push	r21
    129e:	6f 93       	push	r22
    12a0:	7f 93       	push	r23
    12a2:	8f 93       	push	r24
    12a4:	9f 93       	push	r25
    12a6:	af 93       	push	r26
    12a8:	bf 93       	push	r27
    12aa:	ef 93       	push	r30
    12ac:	ff 93       	push	r31
    12ae:	e0 91 ed 22 	lds	r30, 0x22ED
    12b2:	f0 91 ee 22 	lds	r31, 0x22EE
    12b6:	30 97       	sbiw	r30, 0x00	; 0
    12b8:	09 f0       	breq	.+2      	; 0x12bc <__vector_15+0x30>
    12ba:	09 95       	icall
    12bc:	ff 91       	pop	r31
    12be:	ef 91       	pop	r30
    12c0:	bf 91       	pop	r27
    12c2:	af 91       	pop	r26
    12c4:	9f 91       	pop	r25
    12c6:	8f 91       	pop	r24
    12c8:	7f 91       	pop	r23
    12ca:	6f 91       	pop	r22
    12cc:	5f 91       	pop	r21
    12ce:	4f 91       	pop	r20
    12d0:	3f 91       	pop	r19
    12d2:	2f 91       	pop	r18
    12d4:	0f 90       	pop	r0
    12d6:	0f be       	out	0x3f, r0	; 63
    12d8:	0f 90       	pop	r0
    12da:	1f 90       	pop	r1
    12dc:	18 95       	reti

000012de <__vector_16>:
    12de:	1f 92       	push	r1
    12e0:	0f 92       	push	r0
    12e2:	0f b6       	in	r0, 0x3f	; 63
    12e4:	0f 92       	push	r0
    12e6:	11 24       	eor	r1, r1
    12e8:	2f 93       	push	r18
    12ea:	3f 93       	push	r19
    12ec:	4f 93       	push	r20
    12ee:	5f 93       	push	r21
    12f0:	6f 93       	push	r22
    12f2:	7f 93       	push	r23
    12f4:	8f 93       	push	r24
    12f6:	9f 93       	push	r25
    12f8:	af 93       	push	r26
    12fa:	bf 93       	push	r27
    12fc:	ef 93       	push	r30
    12fe:	ff 93       	push	r31
    1300:	e0 91 eb 22 	lds	r30, 0x22EB
    1304:	f0 91 ec 22 	lds	r31, 0x22EC
    1308:	30 97       	sbiw	r30, 0x00	; 0
    130a:	09 f0       	breq	.+2      	; 0x130e <__vector_16+0x30>
    130c:	09 95       	icall
    130e:	ff 91       	pop	r31
    1310:	ef 91       	pop	r30
    1312:	bf 91       	pop	r27
    1314:	af 91       	pop	r26
    1316:	9f 91       	pop	r25
    1318:	8f 91       	pop	r24
    131a:	7f 91       	pop	r23
    131c:	6f 91       	pop	r22
    131e:	5f 91       	pop	r21
    1320:	4f 91       	pop	r20
    1322:	3f 91       	pop	r19
    1324:	2f 91       	pop	r18
    1326:	0f 90       	pop	r0
    1328:	0f be       	out	0x3f, r0	; 63
    132a:	0f 90       	pop	r0
    132c:	1f 90       	pop	r1
    132e:	18 95       	reti

00001330 <__vector_17>:
    1330:	1f 92       	push	r1
    1332:	0f 92       	push	r0
    1334:	0f b6       	in	r0, 0x3f	; 63
    1336:	0f 92       	push	r0
    1338:	11 24       	eor	r1, r1
    133a:	2f 93       	push	r18
    133c:	3f 93       	push	r19
    133e:	4f 93       	push	r20
    1340:	5f 93       	push	r21
    1342:	6f 93       	push	r22
    1344:	7f 93       	push	r23
    1346:	8f 93       	push	r24
    1348:	9f 93       	push	r25
    134a:	af 93       	push	r26
    134c:	bf 93       	push	r27
    134e:	ef 93       	push	r30
    1350:	ff 93       	push	r31
    1352:	e0 91 e9 22 	lds	r30, 0x22E9
    1356:	f0 91 ea 22 	lds	r31, 0x22EA
    135a:	30 97       	sbiw	r30, 0x00	; 0
    135c:	09 f0       	breq	.+2      	; 0x1360 <__vector_17+0x30>
    135e:	09 95       	icall
    1360:	ff 91       	pop	r31
    1362:	ef 91       	pop	r30
    1364:	bf 91       	pop	r27
    1366:	af 91       	pop	r26
    1368:	9f 91       	pop	r25
    136a:	8f 91       	pop	r24
    136c:	7f 91       	pop	r23
    136e:	6f 91       	pop	r22
    1370:	5f 91       	pop	r21
    1372:	4f 91       	pop	r20
    1374:	3f 91       	pop	r19
    1376:	2f 91       	pop	r18
    1378:	0f 90       	pop	r0
    137a:	0f be       	out	0x3f, r0	; 63
    137c:	0f 90       	pop	r0
    137e:	1f 90       	pop	r1
    1380:	18 95       	reti

00001382 <__vector_18>:
    1382:	1f 92       	push	r1
    1384:	0f 92       	push	r0
    1386:	0f b6       	in	r0, 0x3f	; 63
    1388:	0f 92       	push	r0
    138a:	11 24       	eor	r1, r1
    138c:	2f 93       	push	r18
    138e:	3f 93       	push	r19
    1390:	4f 93       	push	r20
    1392:	5f 93       	push	r21
    1394:	6f 93       	push	r22
    1396:	7f 93       	push	r23
    1398:	8f 93       	push	r24
    139a:	9f 93       	push	r25
    139c:	af 93       	push	r26
    139e:	bf 93       	push	r27
    13a0:	ef 93       	push	r30
    13a2:	ff 93       	push	r31
    13a4:	e0 91 e7 22 	lds	r30, 0x22E7
    13a8:	f0 91 e8 22 	lds	r31, 0x22E8
    13ac:	30 97       	sbiw	r30, 0x00	; 0
    13ae:	09 f0       	breq	.+2      	; 0x13b2 <__vector_18+0x30>
    13b0:	09 95       	icall
    13b2:	ff 91       	pop	r31
    13b4:	ef 91       	pop	r30
    13b6:	bf 91       	pop	r27
    13b8:	af 91       	pop	r26
    13ba:	9f 91       	pop	r25
    13bc:	8f 91       	pop	r24
    13be:	7f 91       	pop	r23
    13c0:	6f 91       	pop	r22
    13c2:	5f 91       	pop	r21
    13c4:	4f 91       	pop	r20
    13c6:	3f 91       	pop	r19
    13c8:	2f 91       	pop	r18
    13ca:	0f 90       	pop	r0
    13cc:	0f be       	out	0x3f, r0	; 63
    13ce:	0f 90       	pop	r0
    13d0:	1f 90       	pop	r1
    13d2:	18 95       	reti

000013d4 <__vector_19>:
    13d4:	1f 92       	push	r1
    13d6:	0f 92       	push	r0
    13d8:	0f b6       	in	r0, 0x3f	; 63
    13da:	0f 92       	push	r0
    13dc:	11 24       	eor	r1, r1
    13de:	2f 93       	push	r18
    13e0:	3f 93       	push	r19
    13e2:	4f 93       	push	r20
    13e4:	5f 93       	push	r21
    13e6:	6f 93       	push	r22
    13e8:	7f 93       	push	r23
    13ea:	8f 93       	push	r24
    13ec:	9f 93       	push	r25
    13ee:	af 93       	push	r26
    13f0:	bf 93       	push	r27
    13f2:	ef 93       	push	r30
    13f4:	ff 93       	push	r31
    13f6:	e0 91 e5 22 	lds	r30, 0x22E5
    13fa:	f0 91 e6 22 	lds	r31, 0x22E6
    13fe:	30 97       	sbiw	r30, 0x00	; 0
    1400:	09 f0       	breq	.+2      	; 0x1404 <__vector_19+0x30>
    1402:	09 95       	icall
    1404:	ff 91       	pop	r31
    1406:	ef 91       	pop	r30
    1408:	bf 91       	pop	r27
    140a:	af 91       	pop	r26
    140c:	9f 91       	pop	r25
    140e:	8f 91       	pop	r24
    1410:	7f 91       	pop	r23
    1412:	6f 91       	pop	r22
    1414:	5f 91       	pop	r21
    1416:	4f 91       	pop	r20
    1418:	3f 91       	pop	r19
    141a:	2f 91       	pop	r18
    141c:	0f 90       	pop	r0
    141e:	0f be       	out	0x3f, r0	; 63
    1420:	0f 90       	pop	r0
    1422:	1f 90       	pop	r1
    1424:	18 95       	reti

00001426 <__vector_20>:
    1426:	1f 92       	push	r1
    1428:	0f 92       	push	r0
    142a:	0f b6       	in	r0, 0x3f	; 63
    142c:	0f 92       	push	r0
    142e:	11 24       	eor	r1, r1
    1430:	2f 93       	push	r18
    1432:	3f 93       	push	r19
    1434:	4f 93       	push	r20
    1436:	5f 93       	push	r21
    1438:	6f 93       	push	r22
    143a:	7f 93       	push	r23
    143c:	8f 93       	push	r24
    143e:	9f 93       	push	r25
    1440:	af 93       	push	r26
    1442:	bf 93       	push	r27
    1444:	ef 93       	push	r30
    1446:	ff 93       	push	r31
    1448:	e0 91 e3 22 	lds	r30, 0x22E3
    144c:	f0 91 e4 22 	lds	r31, 0x22E4
    1450:	30 97       	sbiw	r30, 0x00	; 0
    1452:	09 f0       	breq	.+2      	; 0x1456 <__vector_20+0x30>
    1454:	09 95       	icall
    1456:	ff 91       	pop	r31
    1458:	ef 91       	pop	r30
    145a:	bf 91       	pop	r27
    145c:	af 91       	pop	r26
    145e:	9f 91       	pop	r25
    1460:	8f 91       	pop	r24
    1462:	7f 91       	pop	r23
    1464:	6f 91       	pop	r22
    1466:	5f 91       	pop	r21
    1468:	4f 91       	pop	r20
    146a:	3f 91       	pop	r19
    146c:	2f 91       	pop	r18
    146e:	0f 90       	pop	r0
    1470:	0f be       	out	0x3f, r0	; 63
    1472:	0f 90       	pop	r0
    1474:	1f 90       	pop	r1
    1476:	18 95       	reti

00001478 <__vector_21>:
    1478:	1f 92       	push	r1
    147a:	0f 92       	push	r0
    147c:	0f b6       	in	r0, 0x3f	; 63
    147e:	0f 92       	push	r0
    1480:	11 24       	eor	r1, r1
    1482:	2f 93       	push	r18
    1484:	3f 93       	push	r19
    1486:	4f 93       	push	r20
    1488:	5f 93       	push	r21
    148a:	6f 93       	push	r22
    148c:	7f 93       	push	r23
    148e:	8f 93       	push	r24
    1490:	9f 93       	push	r25
    1492:	af 93       	push	r26
    1494:	bf 93       	push	r27
    1496:	ef 93       	push	r30
    1498:	ff 93       	push	r31
    149a:	e0 91 e1 22 	lds	r30, 0x22E1
    149e:	f0 91 e2 22 	lds	r31, 0x22E2
    14a2:	30 97       	sbiw	r30, 0x00	; 0
    14a4:	09 f0       	breq	.+2      	; 0x14a8 <__vector_21+0x30>
    14a6:	09 95       	icall
    14a8:	ff 91       	pop	r31
    14aa:	ef 91       	pop	r30
    14ac:	bf 91       	pop	r27
    14ae:	af 91       	pop	r26
    14b0:	9f 91       	pop	r25
    14b2:	8f 91       	pop	r24
    14b4:	7f 91       	pop	r23
    14b6:	6f 91       	pop	r22
    14b8:	5f 91       	pop	r21
    14ba:	4f 91       	pop	r20
    14bc:	3f 91       	pop	r19
    14be:	2f 91       	pop	r18
    14c0:	0f 90       	pop	r0
    14c2:	0f be       	out	0x3f, r0	; 63
    14c4:	0f 90       	pop	r0
    14c6:	1f 90       	pop	r1
    14c8:	18 95       	reti

000014ca <__vector_22>:
    14ca:	1f 92       	push	r1
    14cc:	0f 92       	push	r0
    14ce:	0f b6       	in	r0, 0x3f	; 63
    14d0:	0f 92       	push	r0
    14d2:	11 24       	eor	r1, r1
    14d4:	2f 93       	push	r18
    14d6:	3f 93       	push	r19
    14d8:	4f 93       	push	r20
    14da:	5f 93       	push	r21
    14dc:	6f 93       	push	r22
    14de:	7f 93       	push	r23
    14e0:	8f 93       	push	r24
    14e2:	9f 93       	push	r25
    14e4:	af 93       	push	r26
    14e6:	bf 93       	push	r27
    14e8:	ef 93       	push	r30
    14ea:	ff 93       	push	r31
    14ec:	e0 91 df 22 	lds	r30, 0x22DF
    14f0:	f0 91 e0 22 	lds	r31, 0x22E0
    14f4:	30 97       	sbiw	r30, 0x00	; 0
    14f6:	09 f0       	breq	.+2      	; 0x14fa <__vector_22+0x30>
    14f8:	09 95       	icall
    14fa:	ff 91       	pop	r31
    14fc:	ef 91       	pop	r30
    14fe:	bf 91       	pop	r27
    1500:	af 91       	pop	r26
    1502:	9f 91       	pop	r25
    1504:	8f 91       	pop	r24
    1506:	7f 91       	pop	r23
    1508:	6f 91       	pop	r22
    150a:	5f 91       	pop	r21
    150c:	4f 91       	pop	r20
    150e:	3f 91       	pop	r19
    1510:	2f 91       	pop	r18
    1512:	0f 90       	pop	r0
    1514:	0f be       	out	0x3f, r0	; 63
    1516:	0f 90       	pop	r0
    1518:	1f 90       	pop	r1
    151a:	18 95       	reti

0000151c <__vector_23>:
    151c:	1f 92       	push	r1
    151e:	0f 92       	push	r0
    1520:	0f b6       	in	r0, 0x3f	; 63
    1522:	0f 92       	push	r0
    1524:	11 24       	eor	r1, r1
    1526:	2f 93       	push	r18
    1528:	3f 93       	push	r19
    152a:	4f 93       	push	r20
    152c:	5f 93       	push	r21
    152e:	6f 93       	push	r22
    1530:	7f 93       	push	r23
    1532:	8f 93       	push	r24
    1534:	9f 93       	push	r25
    1536:	af 93       	push	r26
    1538:	bf 93       	push	r27
    153a:	ef 93       	push	r30
    153c:	ff 93       	push	r31
    153e:	e0 91 dd 22 	lds	r30, 0x22DD
    1542:	f0 91 de 22 	lds	r31, 0x22DE
    1546:	30 97       	sbiw	r30, 0x00	; 0
    1548:	09 f0       	breq	.+2      	; 0x154c <__vector_23+0x30>
    154a:	09 95       	icall
    154c:	ff 91       	pop	r31
    154e:	ef 91       	pop	r30
    1550:	bf 91       	pop	r27
    1552:	af 91       	pop	r26
    1554:	9f 91       	pop	r25
    1556:	8f 91       	pop	r24
    1558:	7f 91       	pop	r23
    155a:	6f 91       	pop	r22
    155c:	5f 91       	pop	r21
    155e:	4f 91       	pop	r20
    1560:	3f 91       	pop	r19
    1562:	2f 91       	pop	r18
    1564:	0f 90       	pop	r0
    1566:	0f be       	out	0x3f, r0	; 63
    1568:	0f 90       	pop	r0
    156a:	1f 90       	pop	r1
    156c:	18 95       	reti

0000156e <__vector_77>:
    156e:	1f 92       	push	r1
    1570:	0f 92       	push	r0
    1572:	0f b6       	in	r0, 0x3f	; 63
    1574:	0f 92       	push	r0
    1576:	11 24       	eor	r1, r1
    1578:	2f 93       	push	r18
    157a:	3f 93       	push	r19
    157c:	4f 93       	push	r20
    157e:	5f 93       	push	r21
    1580:	6f 93       	push	r22
    1582:	7f 93       	push	r23
    1584:	8f 93       	push	r24
    1586:	9f 93       	push	r25
    1588:	af 93       	push	r26
    158a:	bf 93       	push	r27
    158c:	ef 93       	push	r30
    158e:	ff 93       	push	r31
    1590:	e0 91 db 22 	lds	r30, 0x22DB
    1594:	f0 91 dc 22 	lds	r31, 0x22DC
    1598:	30 97       	sbiw	r30, 0x00	; 0
    159a:	09 f0       	breq	.+2      	; 0x159e <__vector_77+0x30>
    159c:	09 95       	icall
    159e:	ff 91       	pop	r31
    15a0:	ef 91       	pop	r30
    15a2:	bf 91       	pop	r27
    15a4:	af 91       	pop	r26
    15a6:	9f 91       	pop	r25
    15a8:	8f 91       	pop	r24
    15aa:	7f 91       	pop	r23
    15ac:	6f 91       	pop	r22
    15ae:	5f 91       	pop	r21
    15b0:	4f 91       	pop	r20
    15b2:	3f 91       	pop	r19
    15b4:	2f 91       	pop	r18
    15b6:	0f 90       	pop	r0
    15b8:	0f be       	out	0x3f, r0	; 63
    15ba:	0f 90       	pop	r0
    15bc:	1f 90       	pop	r1
    15be:	18 95       	reti

000015c0 <__vector_78>:
    15c0:	1f 92       	push	r1
    15c2:	0f 92       	push	r0
    15c4:	0f b6       	in	r0, 0x3f	; 63
    15c6:	0f 92       	push	r0
    15c8:	11 24       	eor	r1, r1
    15ca:	2f 93       	push	r18
    15cc:	3f 93       	push	r19
    15ce:	4f 93       	push	r20
    15d0:	5f 93       	push	r21
    15d2:	6f 93       	push	r22
    15d4:	7f 93       	push	r23
    15d6:	8f 93       	push	r24
    15d8:	9f 93       	push	r25
    15da:	af 93       	push	r26
    15dc:	bf 93       	push	r27
    15de:	ef 93       	push	r30
    15e0:	ff 93       	push	r31
    15e2:	e0 91 d9 22 	lds	r30, 0x22D9
    15e6:	f0 91 da 22 	lds	r31, 0x22DA
    15ea:	30 97       	sbiw	r30, 0x00	; 0
    15ec:	09 f0       	breq	.+2      	; 0x15f0 <__vector_78+0x30>
    15ee:	09 95       	icall
    15f0:	ff 91       	pop	r31
    15f2:	ef 91       	pop	r30
    15f4:	bf 91       	pop	r27
    15f6:	af 91       	pop	r26
    15f8:	9f 91       	pop	r25
    15fa:	8f 91       	pop	r24
    15fc:	7f 91       	pop	r23
    15fe:	6f 91       	pop	r22
    1600:	5f 91       	pop	r21
    1602:	4f 91       	pop	r20
    1604:	3f 91       	pop	r19
    1606:	2f 91       	pop	r18
    1608:	0f 90       	pop	r0
    160a:	0f be       	out	0x3f, r0	; 63
    160c:	0f 90       	pop	r0
    160e:	1f 90       	pop	r1
    1610:	18 95       	reti

00001612 <__vector_79>:
    1612:	1f 92       	push	r1
    1614:	0f 92       	push	r0
    1616:	0f b6       	in	r0, 0x3f	; 63
    1618:	0f 92       	push	r0
    161a:	11 24       	eor	r1, r1
    161c:	2f 93       	push	r18
    161e:	3f 93       	push	r19
    1620:	4f 93       	push	r20
    1622:	5f 93       	push	r21
    1624:	6f 93       	push	r22
    1626:	7f 93       	push	r23
    1628:	8f 93       	push	r24
    162a:	9f 93       	push	r25
    162c:	af 93       	push	r26
    162e:	bf 93       	push	r27
    1630:	ef 93       	push	r30
    1632:	ff 93       	push	r31
    1634:	e0 91 d7 22 	lds	r30, 0x22D7
    1638:	f0 91 d8 22 	lds	r31, 0x22D8
    163c:	30 97       	sbiw	r30, 0x00	; 0
    163e:	09 f0       	breq	.+2      	; 0x1642 <__vector_79+0x30>
    1640:	09 95       	icall
    1642:	ff 91       	pop	r31
    1644:	ef 91       	pop	r30
    1646:	bf 91       	pop	r27
    1648:	af 91       	pop	r26
    164a:	9f 91       	pop	r25
    164c:	8f 91       	pop	r24
    164e:	7f 91       	pop	r23
    1650:	6f 91       	pop	r22
    1652:	5f 91       	pop	r21
    1654:	4f 91       	pop	r20
    1656:	3f 91       	pop	r19
    1658:	2f 91       	pop	r18
    165a:	0f 90       	pop	r0
    165c:	0f be       	out	0x3f, r0	; 63
    165e:	0f 90       	pop	r0
    1660:	1f 90       	pop	r1
    1662:	18 95       	reti

00001664 <__vector_80>:
    1664:	1f 92       	push	r1
    1666:	0f 92       	push	r0
    1668:	0f b6       	in	r0, 0x3f	; 63
    166a:	0f 92       	push	r0
    166c:	11 24       	eor	r1, r1
    166e:	2f 93       	push	r18
    1670:	3f 93       	push	r19
    1672:	4f 93       	push	r20
    1674:	5f 93       	push	r21
    1676:	6f 93       	push	r22
    1678:	7f 93       	push	r23
    167a:	8f 93       	push	r24
    167c:	9f 93       	push	r25
    167e:	af 93       	push	r26
    1680:	bf 93       	push	r27
    1682:	ef 93       	push	r30
    1684:	ff 93       	push	r31
    1686:	e0 91 d5 22 	lds	r30, 0x22D5
    168a:	f0 91 d6 22 	lds	r31, 0x22D6
    168e:	30 97       	sbiw	r30, 0x00	; 0
    1690:	09 f0       	breq	.+2      	; 0x1694 <__vector_80+0x30>
    1692:	09 95       	icall
    1694:	ff 91       	pop	r31
    1696:	ef 91       	pop	r30
    1698:	bf 91       	pop	r27
    169a:	af 91       	pop	r26
    169c:	9f 91       	pop	r25
    169e:	8f 91       	pop	r24
    16a0:	7f 91       	pop	r23
    16a2:	6f 91       	pop	r22
    16a4:	5f 91       	pop	r21
    16a6:	4f 91       	pop	r20
    16a8:	3f 91       	pop	r19
    16aa:	2f 91       	pop	r18
    16ac:	0f 90       	pop	r0
    16ae:	0f be       	out	0x3f, r0	; 63
    16b0:	0f 90       	pop	r0
    16b2:	1f 90       	pop	r1
    16b4:	18 95       	reti

000016b6 <__vector_81>:
    16b6:	1f 92       	push	r1
    16b8:	0f 92       	push	r0
    16ba:	0f b6       	in	r0, 0x3f	; 63
    16bc:	0f 92       	push	r0
    16be:	11 24       	eor	r1, r1
    16c0:	2f 93       	push	r18
    16c2:	3f 93       	push	r19
    16c4:	4f 93       	push	r20
    16c6:	5f 93       	push	r21
    16c8:	6f 93       	push	r22
    16ca:	7f 93       	push	r23
    16cc:	8f 93       	push	r24
    16ce:	9f 93       	push	r25
    16d0:	af 93       	push	r26
    16d2:	bf 93       	push	r27
    16d4:	ef 93       	push	r30
    16d6:	ff 93       	push	r31
    16d8:	e0 91 d3 22 	lds	r30, 0x22D3
    16dc:	f0 91 d4 22 	lds	r31, 0x22D4
    16e0:	30 97       	sbiw	r30, 0x00	; 0
    16e2:	09 f0       	breq	.+2      	; 0x16e6 <__vector_81+0x30>
    16e4:	09 95       	icall
    16e6:	ff 91       	pop	r31
    16e8:	ef 91       	pop	r30
    16ea:	bf 91       	pop	r27
    16ec:	af 91       	pop	r26
    16ee:	9f 91       	pop	r25
    16f0:	8f 91       	pop	r24
    16f2:	7f 91       	pop	r23
    16f4:	6f 91       	pop	r22
    16f6:	5f 91       	pop	r21
    16f8:	4f 91       	pop	r20
    16fa:	3f 91       	pop	r19
    16fc:	2f 91       	pop	r18
    16fe:	0f 90       	pop	r0
    1700:	0f be       	out	0x3f, r0	; 63
    1702:	0f 90       	pop	r0
    1704:	1f 90       	pop	r1
    1706:	18 95       	reti

00001708 <__vector_82>:
    1708:	1f 92       	push	r1
    170a:	0f 92       	push	r0
    170c:	0f b6       	in	r0, 0x3f	; 63
    170e:	0f 92       	push	r0
    1710:	11 24       	eor	r1, r1
    1712:	2f 93       	push	r18
    1714:	3f 93       	push	r19
    1716:	4f 93       	push	r20
    1718:	5f 93       	push	r21
    171a:	6f 93       	push	r22
    171c:	7f 93       	push	r23
    171e:	8f 93       	push	r24
    1720:	9f 93       	push	r25
    1722:	af 93       	push	r26
    1724:	bf 93       	push	r27
    1726:	ef 93       	push	r30
    1728:	ff 93       	push	r31
    172a:	e0 91 d1 22 	lds	r30, 0x22D1
    172e:	f0 91 d2 22 	lds	r31, 0x22D2
    1732:	30 97       	sbiw	r30, 0x00	; 0
    1734:	09 f0       	breq	.+2      	; 0x1738 <__vector_82+0x30>
    1736:	09 95       	icall
    1738:	ff 91       	pop	r31
    173a:	ef 91       	pop	r30
    173c:	bf 91       	pop	r27
    173e:	af 91       	pop	r26
    1740:	9f 91       	pop	r25
    1742:	8f 91       	pop	r24
    1744:	7f 91       	pop	r23
    1746:	6f 91       	pop	r22
    1748:	5f 91       	pop	r21
    174a:	4f 91       	pop	r20
    174c:	3f 91       	pop	r19
    174e:	2f 91       	pop	r18
    1750:	0f 90       	pop	r0
    1752:	0f be       	out	0x3f, r0	; 63
    1754:	0f 90       	pop	r0
    1756:	1f 90       	pop	r1
    1758:	18 95       	reti

0000175a <__vector_83>:
    175a:	1f 92       	push	r1
    175c:	0f 92       	push	r0
    175e:	0f b6       	in	r0, 0x3f	; 63
    1760:	0f 92       	push	r0
    1762:	11 24       	eor	r1, r1
    1764:	2f 93       	push	r18
    1766:	3f 93       	push	r19
    1768:	4f 93       	push	r20
    176a:	5f 93       	push	r21
    176c:	6f 93       	push	r22
    176e:	7f 93       	push	r23
    1770:	8f 93       	push	r24
    1772:	9f 93       	push	r25
    1774:	af 93       	push	r26
    1776:	bf 93       	push	r27
    1778:	ef 93       	push	r30
    177a:	ff 93       	push	r31
    177c:	e0 91 cf 22 	lds	r30, 0x22CF
    1780:	f0 91 d0 22 	lds	r31, 0x22D0
    1784:	30 97       	sbiw	r30, 0x00	; 0
    1786:	09 f0       	breq	.+2      	; 0x178a <__vector_83+0x30>
    1788:	09 95       	icall
    178a:	ff 91       	pop	r31
    178c:	ef 91       	pop	r30
    178e:	bf 91       	pop	r27
    1790:	af 91       	pop	r26
    1792:	9f 91       	pop	r25
    1794:	8f 91       	pop	r24
    1796:	7f 91       	pop	r23
    1798:	6f 91       	pop	r22
    179a:	5f 91       	pop	r21
    179c:	4f 91       	pop	r20
    179e:	3f 91       	pop	r19
    17a0:	2f 91       	pop	r18
    17a2:	0f 90       	pop	r0
    17a4:	0f be       	out	0x3f, r0	; 63
    17a6:	0f 90       	pop	r0
    17a8:	1f 90       	pop	r1
    17aa:	18 95       	reti

000017ac <__vector_84>:
    17ac:	1f 92       	push	r1
    17ae:	0f 92       	push	r0
    17b0:	0f b6       	in	r0, 0x3f	; 63
    17b2:	0f 92       	push	r0
    17b4:	11 24       	eor	r1, r1
    17b6:	2f 93       	push	r18
    17b8:	3f 93       	push	r19
    17ba:	4f 93       	push	r20
    17bc:	5f 93       	push	r21
    17be:	6f 93       	push	r22
    17c0:	7f 93       	push	r23
    17c2:	8f 93       	push	r24
    17c4:	9f 93       	push	r25
    17c6:	af 93       	push	r26
    17c8:	bf 93       	push	r27
    17ca:	ef 93       	push	r30
    17cc:	ff 93       	push	r31
    17ce:	e0 91 cd 22 	lds	r30, 0x22CD
    17d2:	f0 91 ce 22 	lds	r31, 0x22CE
    17d6:	30 97       	sbiw	r30, 0x00	; 0
    17d8:	09 f0       	breq	.+2      	; 0x17dc <__vector_84+0x30>
    17da:	09 95       	icall
    17dc:	ff 91       	pop	r31
    17de:	ef 91       	pop	r30
    17e0:	bf 91       	pop	r27
    17e2:	af 91       	pop	r26
    17e4:	9f 91       	pop	r25
    17e6:	8f 91       	pop	r24
    17e8:	7f 91       	pop	r23
    17ea:	6f 91       	pop	r22
    17ec:	5f 91       	pop	r21
    17ee:	4f 91       	pop	r20
    17f0:	3f 91       	pop	r19
    17f2:	2f 91       	pop	r18
    17f4:	0f 90       	pop	r0
    17f6:	0f be       	out	0x3f, r0	; 63
    17f8:	0f 90       	pop	r0
    17fa:	1f 90       	pop	r1
    17fc:	18 95       	reti

000017fe <__vector_85>:
    17fe:	1f 92       	push	r1
    1800:	0f 92       	push	r0
    1802:	0f b6       	in	r0, 0x3f	; 63
    1804:	0f 92       	push	r0
    1806:	11 24       	eor	r1, r1
    1808:	2f 93       	push	r18
    180a:	3f 93       	push	r19
    180c:	4f 93       	push	r20
    180e:	5f 93       	push	r21
    1810:	6f 93       	push	r22
    1812:	7f 93       	push	r23
    1814:	8f 93       	push	r24
    1816:	9f 93       	push	r25
    1818:	af 93       	push	r26
    181a:	bf 93       	push	r27
    181c:	ef 93       	push	r30
    181e:	ff 93       	push	r31
    1820:	e0 91 cb 22 	lds	r30, 0x22CB
    1824:	f0 91 cc 22 	lds	r31, 0x22CC
    1828:	30 97       	sbiw	r30, 0x00	; 0
    182a:	09 f0       	breq	.+2      	; 0x182e <__vector_85+0x30>
    182c:	09 95       	icall
    182e:	ff 91       	pop	r31
    1830:	ef 91       	pop	r30
    1832:	bf 91       	pop	r27
    1834:	af 91       	pop	r26
    1836:	9f 91       	pop	r25
    1838:	8f 91       	pop	r24
    183a:	7f 91       	pop	r23
    183c:	6f 91       	pop	r22
    183e:	5f 91       	pop	r21
    1840:	4f 91       	pop	r20
    1842:	3f 91       	pop	r19
    1844:	2f 91       	pop	r18
    1846:	0f 90       	pop	r0
    1848:	0f be       	out	0x3f, r0	; 63
    184a:	0f 90       	pop	r0
    184c:	1f 90       	pop	r1
    184e:	18 95       	reti

00001850 <__vector_86>:
    1850:	1f 92       	push	r1
    1852:	0f 92       	push	r0
    1854:	0f b6       	in	r0, 0x3f	; 63
    1856:	0f 92       	push	r0
    1858:	11 24       	eor	r1, r1
    185a:	2f 93       	push	r18
    185c:	3f 93       	push	r19
    185e:	4f 93       	push	r20
    1860:	5f 93       	push	r21
    1862:	6f 93       	push	r22
    1864:	7f 93       	push	r23
    1866:	8f 93       	push	r24
    1868:	9f 93       	push	r25
    186a:	af 93       	push	r26
    186c:	bf 93       	push	r27
    186e:	ef 93       	push	r30
    1870:	ff 93       	push	r31
    1872:	e0 91 c9 22 	lds	r30, 0x22C9
    1876:	f0 91 ca 22 	lds	r31, 0x22CA
    187a:	30 97       	sbiw	r30, 0x00	; 0
    187c:	09 f0       	breq	.+2      	; 0x1880 <__vector_86+0x30>
    187e:	09 95       	icall
    1880:	ff 91       	pop	r31
    1882:	ef 91       	pop	r30
    1884:	bf 91       	pop	r27
    1886:	af 91       	pop	r26
    1888:	9f 91       	pop	r25
    188a:	8f 91       	pop	r24
    188c:	7f 91       	pop	r23
    188e:	6f 91       	pop	r22
    1890:	5f 91       	pop	r21
    1892:	4f 91       	pop	r20
    1894:	3f 91       	pop	r19
    1896:	2f 91       	pop	r18
    1898:	0f 90       	pop	r0
    189a:	0f be       	out	0x3f, r0	; 63
    189c:	0f 90       	pop	r0
    189e:	1f 90       	pop	r1
    18a0:	18 95       	reti

000018a2 <__vector_47>:
    18a2:	1f 92       	push	r1
    18a4:	0f 92       	push	r0
    18a6:	0f b6       	in	r0, 0x3f	; 63
    18a8:	0f 92       	push	r0
    18aa:	11 24       	eor	r1, r1
    18ac:	2f 93       	push	r18
    18ae:	3f 93       	push	r19
    18b0:	4f 93       	push	r20
    18b2:	5f 93       	push	r21
    18b4:	6f 93       	push	r22
    18b6:	7f 93       	push	r23
    18b8:	8f 93       	push	r24
    18ba:	9f 93       	push	r25
    18bc:	af 93       	push	r26
    18be:	bf 93       	push	r27
    18c0:	ef 93       	push	r30
    18c2:	ff 93       	push	r31
    18c4:	e0 91 c7 22 	lds	r30, 0x22C7
    18c8:	f0 91 c8 22 	lds	r31, 0x22C8
    18cc:	30 97       	sbiw	r30, 0x00	; 0
    18ce:	09 f0       	breq	.+2      	; 0x18d2 <__vector_47+0x30>
    18d0:	09 95       	icall
    18d2:	ff 91       	pop	r31
    18d4:	ef 91       	pop	r30
    18d6:	bf 91       	pop	r27
    18d8:	af 91       	pop	r26
    18da:	9f 91       	pop	r25
    18dc:	8f 91       	pop	r24
    18de:	7f 91       	pop	r23
    18e0:	6f 91       	pop	r22
    18e2:	5f 91       	pop	r21
    18e4:	4f 91       	pop	r20
    18e6:	3f 91       	pop	r19
    18e8:	2f 91       	pop	r18
    18ea:	0f 90       	pop	r0
    18ec:	0f be       	out	0x3f, r0	; 63
    18ee:	0f 90       	pop	r0
    18f0:	1f 90       	pop	r1
    18f2:	18 95       	reti

000018f4 <__vector_48>:
    18f4:	1f 92       	push	r1
    18f6:	0f 92       	push	r0
    18f8:	0f b6       	in	r0, 0x3f	; 63
    18fa:	0f 92       	push	r0
    18fc:	11 24       	eor	r1, r1
    18fe:	2f 93       	push	r18
    1900:	3f 93       	push	r19
    1902:	4f 93       	push	r20
    1904:	5f 93       	push	r21
    1906:	6f 93       	push	r22
    1908:	7f 93       	push	r23
    190a:	8f 93       	push	r24
    190c:	9f 93       	push	r25
    190e:	af 93       	push	r26
    1910:	bf 93       	push	r27
    1912:	ef 93       	push	r30
    1914:	ff 93       	push	r31
    1916:	e0 91 c5 22 	lds	r30, 0x22C5
    191a:	f0 91 c6 22 	lds	r31, 0x22C6
    191e:	30 97       	sbiw	r30, 0x00	; 0
    1920:	09 f0       	breq	.+2      	; 0x1924 <__vector_48+0x30>
    1922:	09 95       	icall
    1924:	ff 91       	pop	r31
    1926:	ef 91       	pop	r30
    1928:	bf 91       	pop	r27
    192a:	af 91       	pop	r26
    192c:	9f 91       	pop	r25
    192e:	8f 91       	pop	r24
    1930:	7f 91       	pop	r23
    1932:	6f 91       	pop	r22
    1934:	5f 91       	pop	r21
    1936:	4f 91       	pop	r20
    1938:	3f 91       	pop	r19
    193a:	2f 91       	pop	r18
    193c:	0f 90       	pop	r0
    193e:	0f be       	out	0x3f, r0	; 63
    1940:	0f 90       	pop	r0
    1942:	1f 90       	pop	r1
    1944:	18 95       	reti

00001946 <__vector_49>:
    1946:	1f 92       	push	r1
    1948:	0f 92       	push	r0
    194a:	0f b6       	in	r0, 0x3f	; 63
    194c:	0f 92       	push	r0
    194e:	11 24       	eor	r1, r1
    1950:	2f 93       	push	r18
    1952:	3f 93       	push	r19
    1954:	4f 93       	push	r20
    1956:	5f 93       	push	r21
    1958:	6f 93       	push	r22
    195a:	7f 93       	push	r23
    195c:	8f 93       	push	r24
    195e:	9f 93       	push	r25
    1960:	af 93       	push	r26
    1962:	bf 93       	push	r27
    1964:	ef 93       	push	r30
    1966:	ff 93       	push	r31
    1968:	e0 91 c3 22 	lds	r30, 0x22C3
    196c:	f0 91 c4 22 	lds	r31, 0x22C4
    1970:	30 97       	sbiw	r30, 0x00	; 0
    1972:	09 f0       	breq	.+2      	; 0x1976 <__vector_49+0x30>
    1974:	09 95       	icall
    1976:	ff 91       	pop	r31
    1978:	ef 91       	pop	r30
    197a:	bf 91       	pop	r27
    197c:	af 91       	pop	r26
    197e:	9f 91       	pop	r25
    1980:	8f 91       	pop	r24
    1982:	7f 91       	pop	r23
    1984:	6f 91       	pop	r22
    1986:	5f 91       	pop	r21
    1988:	4f 91       	pop	r20
    198a:	3f 91       	pop	r19
    198c:	2f 91       	pop	r18
    198e:	0f 90       	pop	r0
    1990:	0f be       	out	0x3f, r0	; 63
    1992:	0f 90       	pop	r0
    1994:	1f 90       	pop	r1
    1996:	18 95       	reti

00001998 <__vector_50>:
    1998:	1f 92       	push	r1
    199a:	0f 92       	push	r0
    199c:	0f b6       	in	r0, 0x3f	; 63
    199e:	0f 92       	push	r0
    19a0:	11 24       	eor	r1, r1
    19a2:	2f 93       	push	r18
    19a4:	3f 93       	push	r19
    19a6:	4f 93       	push	r20
    19a8:	5f 93       	push	r21
    19aa:	6f 93       	push	r22
    19ac:	7f 93       	push	r23
    19ae:	8f 93       	push	r24
    19b0:	9f 93       	push	r25
    19b2:	af 93       	push	r26
    19b4:	bf 93       	push	r27
    19b6:	ef 93       	push	r30
    19b8:	ff 93       	push	r31
    19ba:	e0 91 c1 22 	lds	r30, 0x22C1
    19be:	f0 91 c2 22 	lds	r31, 0x22C2
    19c2:	30 97       	sbiw	r30, 0x00	; 0
    19c4:	09 f0       	breq	.+2      	; 0x19c8 <__vector_50+0x30>
    19c6:	09 95       	icall
    19c8:	ff 91       	pop	r31
    19ca:	ef 91       	pop	r30
    19cc:	bf 91       	pop	r27
    19ce:	af 91       	pop	r26
    19d0:	9f 91       	pop	r25
    19d2:	8f 91       	pop	r24
    19d4:	7f 91       	pop	r23
    19d6:	6f 91       	pop	r22
    19d8:	5f 91       	pop	r21
    19da:	4f 91       	pop	r20
    19dc:	3f 91       	pop	r19
    19de:	2f 91       	pop	r18
    19e0:	0f 90       	pop	r0
    19e2:	0f be       	out	0x3f, r0	; 63
    19e4:	0f 90       	pop	r0
    19e6:	1f 90       	pop	r1
    19e8:	18 95       	reti

000019ea <__vector_51>:
    19ea:	1f 92       	push	r1
    19ec:	0f 92       	push	r0
    19ee:	0f b6       	in	r0, 0x3f	; 63
    19f0:	0f 92       	push	r0
    19f2:	11 24       	eor	r1, r1
    19f4:	2f 93       	push	r18
    19f6:	3f 93       	push	r19
    19f8:	4f 93       	push	r20
    19fa:	5f 93       	push	r21
    19fc:	6f 93       	push	r22
    19fe:	7f 93       	push	r23
    1a00:	8f 93       	push	r24
    1a02:	9f 93       	push	r25
    1a04:	af 93       	push	r26
    1a06:	bf 93       	push	r27
    1a08:	ef 93       	push	r30
    1a0a:	ff 93       	push	r31
    1a0c:	e0 91 bf 22 	lds	r30, 0x22BF
    1a10:	f0 91 c0 22 	lds	r31, 0x22C0
    1a14:	30 97       	sbiw	r30, 0x00	; 0
    1a16:	09 f0       	breq	.+2      	; 0x1a1a <__vector_51+0x30>
    1a18:	09 95       	icall
    1a1a:	ff 91       	pop	r31
    1a1c:	ef 91       	pop	r30
    1a1e:	bf 91       	pop	r27
    1a20:	af 91       	pop	r26
    1a22:	9f 91       	pop	r25
    1a24:	8f 91       	pop	r24
    1a26:	7f 91       	pop	r23
    1a28:	6f 91       	pop	r22
    1a2a:	5f 91       	pop	r21
    1a2c:	4f 91       	pop	r20
    1a2e:	3f 91       	pop	r19
    1a30:	2f 91       	pop	r18
    1a32:	0f 90       	pop	r0
    1a34:	0f be       	out	0x3f, r0	; 63
    1a36:	0f 90       	pop	r0
    1a38:	1f 90       	pop	r1
    1a3a:	18 95       	reti

00001a3c <__vector_52>:
    1a3c:	1f 92       	push	r1
    1a3e:	0f 92       	push	r0
    1a40:	0f b6       	in	r0, 0x3f	; 63
    1a42:	0f 92       	push	r0
    1a44:	11 24       	eor	r1, r1
    1a46:	2f 93       	push	r18
    1a48:	3f 93       	push	r19
    1a4a:	4f 93       	push	r20
    1a4c:	5f 93       	push	r21
    1a4e:	6f 93       	push	r22
    1a50:	7f 93       	push	r23
    1a52:	8f 93       	push	r24
    1a54:	9f 93       	push	r25
    1a56:	af 93       	push	r26
    1a58:	bf 93       	push	r27
    1a5a:	ef 93       	push	r30
    1a5c:	ff 93       	push	r31
    1a5e:	e0 91 bd 22 	lds	r30, 0x22BD
    1a62:	f0 91 be 22 	lds	r31, 0x22BE
    1a66:	30 97       	sbiw	r30, 0x00	; 0
    1a68:	09 f0       	breq	.+2      	; 0x1a6c <__vector_52+0x30>
    1a6a:	09 95       	icall
    1a6c:	ff 91       	pop	r31
    1a6e:	ef 91       	pop	r30
    1a70:	bf 91       	pop	r27
    1a72:	af 91       	pop	r26
    1a74:	9f 91       	pop	r25
    1a76:	8f 91       	pop	r24
    1a78:	7f 91       	pop	r23
    1a7a:	6f 91       	pop	r22
    1a7c:	5f 91       	pop	r21
    1a7e:	4f 91       	pop	r20
    1a80:	3f 91       	pop	r19
    1a82:	2f 91       	pop	r18
    1a84:	0f 90       	pop	r0
    1a86:	0f be       	out	0x3f, r0	; 63
    1a88:	0f 90       	pop	r0
    1a8a:	1f 90       	pop	r1
    1a8c:	18 95       	reti

00001a8e <tc_enable>:
    1a8e:	cf 93       	push	r28
    1a90:	cf b7       	in	r28, 0x3f	; 63
    1a92:	f8 94       	cli
    1a94:	28 2f       	mov	r18, r24
    1a96:	39 2f       	mov	r19, r25
    1a98:	21 15       	cp	r18, r1
    1a9a:	88 e0       	ldi	r24, 0x08	; 8
    1a9c:	38 07       	cpc	r19, r24
    1a9e:	49 f4       	brne	.+18     	; 0x1ab2 <tc_enable+0x24>
    1aa0:	61 e0       	ldi	r22, 0x01	; 1
    1aa2:	83 e0       	ldi	r24, 0x03	; 3
    1aa4:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1aa8:	64 e0       	ldi	r22, 0x04	; 4
    1aaa:	83 e0       	ldi	r24, 0x03	; 3
    1aac:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1ab0:	35 c0       	rjmp	.+106    	; 0x1b1c <tc_enable+0x8e>
    1ab2:	20 34       	cpi	r18, 0x40	; 64
    1ab4:	88 e0       	ldi	r24, 0x08	; 8
    1ab6:	38 07       	cpc	r19, r24
    1ab8:	49 f4       	brne	.+18     	; 0x1acc <tc_enable+0x3e>
    1aba:	62 e0       	ldi	r22, 0x02	; 2
    1abc:	83 e0       	ldi	r24, 0x03	; 3
    1abe:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1ac2:	64 e0       	ldi	r22, 0x04	; 4
    1ac4:	83 e0       	ldi	r24, 0x03	; 3
    1ac6:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1aca:	28 c0       	rjmp	.+80     	; 0x1b1c <tc_enable+0x8e>
    1acc:	21 15       	cp	r18, r1
    1ace:	89 e0       	ldi	r24, 0x09	; 9
    1ad0:	38 07       	cpc	r19, r24
    1ad2:	49 f4       	brne	.+18     	; 0x1ae6 <tc_enable+0x58>
    1ad4:	61 e0       	ldi	r22, 0x01	; 1
    1ad6:	84 e0       	ldi	r24, 0x04	; 4
    1ad8:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1adc:	64 e0       	ldi	r22, 0x04	; 4
    1ade:	84 e0       	ldi	r24, 0x04	; 4
    1ae0:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1ae4:	1b c0       	rjmp	.+54     	; 0x1b1c <tc_enable+0x8e>
    1ae6:	20 34       	cpi	r18, 0x40	; 64
    1ae8:	89 e0       	ldi	r24, 0x09	; 9
    1aea:	38 07       	cpc	r19, r24
    1aec:	49 f4       	brne	.+18     	; 0x1b00 <tc_enable+0x72>
    1aee:	62 e0       	ldi	r22, 0x02	; 2
    1af0:	84 e0       	ldi	r24, 0x04	; 4
    1af2:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1af6:	64 e0       	ldi	r22, 0x04	; 4
    1af8:	84 e0       	ldi	r24, 0x04	; 4
    1afa:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1afe:	0e c0       	rjmp	.+28     	; 0x1b1c <tc_enable+0x8e>
    1b00:	21 15       	cp	r18, r1
    1b02:	3a 40       	sbci	r19, 0x0A	; 10
    1b04:	49 f4       	brne	.+18     	; 0x1b18 <tc_enable+0x8a>
    1b06:	61 e0       	ldi	r22, 0x01	; 1
    1b08:	85 e0       	ldi	r24, 0x05	; 5
    1b0a:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1b0e:	64 e0       	ldi	r22, 0x04	; 4
    1b10:	85 e0       	ldi	r24, 0x05	; 5
    1b12:	0e 94 b5 04 	call	0x96a	; 0x96a <sysclk_enable_module>
    1b16:	02 c0       	rjmp	.+4      	; 0x1b1c <tc_enable+0x8e>
    1b18:	cf bf       	out	0x3f, r28	; 63
    1b1a:	09 c0       	rjmp	.+18     	; 0x1b2e <tc_enable+0xa0>
    1b1c:	8f b7       	in	r24, 0x3f	; 63
    1b1e:	f8 94       	cli
    1b20:	e0 e9       	ldi	r30, 0x90	; 144
    1b22:	f9 e2       	ldi	r31, 0x29	; 41
    1b24:	90 81       	ld	r25, Z
    1b26:	9f 5f       	subi	r25, 0xFF	; 255
    1b28:	90 83       	st	Z, r25
    1b2a:	8f bf       	out	0x3f, r24	; 63
    1b2c:	cf bf       	out	0x3f, r28	; 63
    1b2e:	cf 91       	pop	r28
    1b30:	08 95       	ret

00001b32 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1b32:	81 15       	cp	r24, r1
    1b34:	28 e0       	ldi	r18, 0x08	; 8
    1b36:	92 07       	cpc	r25, r18
    1b38:	29 f4       	brne	.+10     	; 0x1b44 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    1b3a:	60 93 ef 22 	sts	0x22EF, r22
    1b3e:	70 93 f0 22 	sts	0x22F0, r23
    1b42:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1b44:	80 34       	cpi	r24, 0x40	; 64
    1b46:	28 e0       	ldi	r18, 0x08	; 8
    1b48:	92 07       	cpc	r25, r18
    1b4a:	29 f4       	brne	.+10     	; 0x1b56 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    1b4c:	60 93 e3 22 	sts	0x22E3, r22
    1b50:	70 93 e4 22 	sts	0x22E4, r23
    1b54:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1b56:	81 15       	cp	r24, r1
    1b58:	29 e0       	ldi	r18, 0x09	; 9
    1b5a:	92 07       	cpc	r25, r18
    1b5c:	29 f4       	brne	.+10     	; 0x1b68 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    1b5e:	60 93 db 22 	sts	0x22DB, r22
    1b62:	70 93 dc 22 	sts	0x22DC, r23
    1b66:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1b68:	80 34       	cpi	r24, 0x40	; 64
    1b6a:	29 e0       	ldi	r18, 0x09	; 9
    1b6c:	92 07       	cpc	r25, r18
    1b6e:	29 f4       	brne	.+10     	; 0x1b7a <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    1b70:	60 93 cf 22 	sts	0x22CF, r22
    1b74:	70 93 d0 22 	sts	0x22D0, r23
    1b78:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1b7a:	81 15       	cp	r24, r1
    1b7c:	9a 40       	sbci	r25, 0x0A	; 10
    1b7e:	21 f4       	brne	.+8      	; 0x1b88 <tc_set_overflow_interrupt_callback+0x56>
		tc_tce0_ovf_callback = callback;
    1b80:	60 93 c7 22 	sts	0x22C7, r22
    1b84:	70 93 c8 22 	sts	0x22C8, r23
    1b88:	08 95       	ret

00001b8a <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1b8a:	cf 92       	push	r12
    1b8c:	df 92       	push	r13
    1b8e:	ef 92       	push	r14
    1b90:	ff 92       	push	r15
    1b92:	0f 93       	push	r16
    1b94:	1f 93       	push	r17
    1b96:	cf 93       	push	r28
    1b98:	df 93       	push	r29
    1b9a:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    1b9c:	68 01       	movw	r12, r16
    1b9e:	79 01       	movw	r14, r18
    1ba0:	f6 94       	lsr	r15
    1ba2:	e7 94       	ror	r14
    1ba4:	d7 94       	ror	r13
    1ba6:	c7 94       	ror	r12
    1ba8:	4c 15       	cp	r20, r12
    1baa:	5d 05       	cpc	r21, r13
    1bac:	6e 05       	cpc	r22, r14
    1bae:	7f 05       	cpc	r23, r15
    1bb0:	78 f4       	brcc	.+30     	; 0x1bd0 <usart_spi_set_baudrate+0x46>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
    1bb2:	6a 01       	movw	r12, r20
    1bb4:	7b 01       	movw	r14, r22
    1bb6:	cc 0c       	add	r12, r12
    1bb8:	dd 1c       	adc	r13, r13
    1bba:	ee 1c       	adc	r14, r14
    1bbc:	ff 1c       	adc	r15, r15
    1bbe:	c9 01       	movw	r24, r18
    1bc0:	b8 01       	movw	r22, r16
    1bc2:	a7 01       	movw	r20, r14
    1bc4:	96 01       	movw	r18, r12
    1bc6:	0e 94 07 25 	call	0x4a0e	; 0x4a0e <__udivmodsi4>
    1bca:	21 50       	subi	r18, 0x01	; 1
    1bcc:	31 09       	sbc	r19, r1
    1bce:	02 c0       	rjmp	.+4      	; 0x1bd4 <usart_spi_set_baudrate+0x4a>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
    1bd0:	20 e0       	ldi	r18, 0x00	; 0
    1bd2:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    1bd4:	83 2f       	mov	r24, r19
    1bd6:	8f 70       	andi	r24, 0x0F	; 15
    1bd8:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    1bda:	2e 83       	std	Y+6, r18	; 0x06
}
    1bdc:	df 91       	pop	r29
    1bde:	cf 91       	pop	r28
    1be0:	1f 91       	pop	r17
    1be2:	0f 91       	pop	r16
    1be4:	ff 90       	pop	r15
    1be6:	ef 90       	pop	r14
    1be8:	df 90       	pop	r13
    1bea:	cf 90       	pop	r12
    1bec:	08 95       	ret

00001bee <linsin_360>:
}

// Cosinus (int8 output)
// phi in [0,360) wobei 1 = 128
int8_t linsin_360 (uint16_t phi)
{
    1bee:	0f 93       	push	r16
    1bf0:	1f 93       	push	r17
	uint8_t neg = 0;
	uint16_t _180_grad = (uint16_t) 180*128;
	// Wir wollen diese Konstante in einem Register
	asm ("" : "+r" (_180_grad));
    1bf2:	20 e0       	ldi	r18, 0x00	; 0
    1bf4:	3a e5       	ldi	r19, 0x5A	; 90
	
	if (phi >= _180_grad)
    1bf6:	82 17       	cp	r24, r18
    1bf8:	93 07       	cpc	r25, r19
    1bfa:	20 f0       	brcs	.+8      	; 0x1c04 <linsin_360+0x16>
	{
		// sin(x) = -sin(x+pi)
		// phi in [0,180)
		phi -= _180_grad;
    1bfc:	82 1b       	sub	r24, r18
    1bfe:	93 0b       	sbc	r25, r19
		neg = 1;
    1c00:	61 e0       	ldi	r22, 0x01	; 1
    1c02:	01 c0       	rjmp	.+2      	; 0x1c06 <linsin_360+0x18>

// Cosinus (int8 output)
// phi in [0,360) wobei 1 = 128
int8_t linsin_360 (uint16_t phi)
{
	uint8_t neg = 0;
    1c04:	60 e0       	ldi	r22, 0x00	; 0
		// phi in [0,180)
		phi -= _180_grad;
		neg = 1;
	}
	
	if (phi > 90*128)
    1c06:	81 30       	cpi	r24, 0x01	; 1
    1c08:	4d e2       	ldi	r20, 0x2D	; 45
    1c0a:	94 07       	cpc	r25, r20
    1c0c:	20 f0       	brcs	.+8      	; 0x1c16 <linsin_360+0x28>
	// sin(x) = sin(pi-x)
	// phi in [0,90]
	phi = _180_grad - phi;
    1c0e:	a9 01       	movw	r20, r18
    1c10:	48 1b       	sub	r20, r24
    1c12:	59 0b       	sbc	r21, r25
    1c14:	ca 01       	movw	r24, r20
	
	phi <<=1;
    1c16:	ac 01       	movw	r20, r24
    1c18:	44 0f       	add	r20, r20
    1c1a:	55 1f       	adc	r21, r21
	// Fr phi = 90 ist das formal nicht 100% korrekt,
	// da ber das Tabellenende hinausgelesen wird.
	// In diesem Falle ist aber phi.lo=0, so da unten
	// dann data1-data0 mit 0 multipliziert wird.
	// Ausserdem gibt's auf AVR keine Segmentation Faults ;-)
	const int16_t * p = & linsin_tab[phi >> 8];
    1c1c:	e5 2f       	mov	r30, r21
    1c1e:	ff 27       	eor	r31, r31
    1c20:	ee 0f       	add	r30, r30
    1c22:	ff 1f       	adc	r31, r31
    1c24:	e2 52       	subi	r30, 0x22	; 34
    1c26:	fd 4f       	sbci	r31, 0xFD	; 253
	uint16_t data0  = pgm_read_word_inc (p);
    1c28:	25 91       	lpm	r18, Z+
    1c2a:	35 91       	lpm	r19, Z+
	uint16_t data1  = pgm_read_word (p);
    1c2c:	85 91       	lpm	r24, Z+
    1c2e:	94 91       	lpm	r25, Z
	
	// sin = data0 + (data1-data0) * phi_lo
	int8_t si = fmac16_8 (data0, data1-data0, phi) >> 8;
    1c30:	8c 01       	movw	r16, r24
    1c32:	02 1b       	sub	r16, r18
    1c34:	13 0b       	sbc	r17, r19
// c = 1.15 signed Q-Format
// a = 1.15 signed Q-Format
// b = 0.8 unsigned Q-Format
static inline int16_t fmac16_8 (int16_t c, int16_t a, uint8_t b)
{
	asm ("; fmac16_8: %B[c]:%A[c] += %B[a]:%A[a] * %[b]"  "\n\t"
    1c36:	14 03       	mulsu	r17, r20
    1c38:	20 0d       	add	r18, r0
    1c3a:	31 1d       	adc	r19, r1
    1c3c:	40 9f       	mul	r20, r16
    1c3e:	21 0d       	add	r18, r1
    1c40:	11 24       	eor	r1, r1
    1c42:	31 1d       	adc	r19, r1
	uint16_t data0  = pgm_read_word_inc (p);
	uint16_t data1  = pgm_read_word (p);
	
	// sin = data0 + (data1-data0) * phi_lo
	int8_t si = fmac16_8 (data0, data1-data0, phi) >> 8;
	return neg ? -si : si;
    1c44:	61 11       	cpse	r22, r1
    1c46:	02 c0       	rjmp	.+4      	; 0x1c4c <linsin_360+0x5e>
    1c48:	83 2f       	mov	r24, r19
    1c4a:	02 c0       	rjmp	.+4      	; 0x1c50 <linsin_360+0x62>
    1c4c:	83 2f       	mov	r24, r19
    1c4e:	81 95       	neg	r24
}
    1c50:	1f 91       	pop	r17
    1c52:	0f 91       	pop	r16
    1c54:	08 95       	ret

00001c56 <ADCA_CH3_int>:
			back_buffer[k]=0;
			back_buffer[k+1]=0;
			back_buffer[k+2]=0;
		}
	}
};
    1c56:	cf 92       	push	r12
    1c58:	df 92       	push	r13
    1c5a:	ef 92       	push	r14
    1c5c:	ff 92       	push	r15
    1c5e:	8f b7       	in	r24, 0x3f	; 63
    1c60:	f8 94       	cli
    1c62:	e0 e0       	ldi	r30, 0x00	; 0
    1c64:	f2 e0       	ldi	r31, 0x02	; 2
    1c66:	24 a1       	ldd	r18, Z+36	; 0x24
    1c68:	35 a1       	ldd	r19, Z+37	; 0x25
    1c6a:	8f bf       	out	0x3f, r24	; 63
    1c6c:	80 91 0c 23 	lds	r24, 0x230C
    1c70:	90 91 0d 23 	lds	r25, 0x230D
    1c74:	a0 91 0e 23 	lds	r26, 0x230E
    1c78:	b0 91 0f 23 	lds	r27, 0x230F
    1c7c:	82 0f       	add	r24, r18
    1c7e:	93 1f       	adc	r25, r19
    1c80:	a1 1d       	adc	r26, r1
    1c82:	b1 1d       	adc	r27, r1
    1c84:	80 93 0c 23 	sts	0x230C, r24
    1c88:	90 93 0d 23 	sts	0x230D, r25
    1c8c:	a0 93 0e 23 	sts	0x230E, r26
    1c90:	b0 93 0f 23 	sts	0x230F, r27
    1c94:	8f b7       	in	r24, 0x3f	; 63
    1c96:	f8 94       	cli
    1c98:	e8 e2       	ldi	r30, 0x28	; 40
    1c9a:	f2 e0       	ldi	r31, 0x02	; 2
    1c9c:	24 81       	ldd	r18, Z+4	; 0x04
    1c9e:	35 81       	ldd	r19, Z+5	; 0x05
    1ca0:	8f bf       	out	0x3f, r24	; 63
    1ca2:	80 91 08 23 	lds	r24, 0x2308
    1ca6:	90 91 09 23 	lds	r25, 0x2309
    1caa:	a0 91 0a 23 	lds	r26, 0x230A
    1cae:	b0 91 0b 23 	lds	r27, 0x230B
    1cb2:	82 0f       	add	r24, r18
    1cb4:	93 1f       	adc	r25, r19
    1cb6:	a1 1d       	adc	r26, r1
    1cb8:	b1 1d       	adc	r27, r1
    1cba:	80 93 08 23 	sts	0x2308, r24
    1cbe:	90 93 09 23 	sts	0x2309, r25
    1cc2:	a0 93 0a 23 	sts	0x230A, r26
    1cc6:	b0 93 0b 23 	sts	0x230B, r27
    1cca:	8f b7       	in	r24, 0x3f	; 63
    1ccc:	f8 94       	cli
    1cce:	e0 e3       	ldi	r30, 0x30	; 48
    1cd0:	f2 e0       	ldi	r31, 0x02	; 2
    1cd2:	24 81       	ldd	r18, Z+4	; 0x04
    1cd4:	35 81       	ldd	r19, Z+5	; 0x05
    1cd6:	8f bf       	out	0x3f, r24	; 63
    1cd8:	80 91 04 23 	lds	r24, 0x2304
    1cdc:	90 91 05 23 	lds	r25, 0x2305
    1ce0:	a0 91 06 23 	lds	r26, 0x2306
    1ce4:	b0 91 07 23 	lds	r27, 0x2307
    1ce8:	82 0f       	add	r24, r18
    1cea:	93 1f       	adc	r25, r19
    1cec:	a1 1d       	adc	r26, r1
    1cee:	b1 1d       	adc	r27, r1
    1cf0:	80 93 04 23 	sts	0x2304, r24
    1cf4:	90 93 05 23 	sts	0x2305, r25
    1cf8:	a0 93 06 23 	sts	0x2306, r26
    1cfc:	b0 93 07 23 	sts	0x2307, r27
    1d00:	2f b7       	in	r18, 0x3f	; 63
    1d02:	f8 94       	cli
    1d04:	e8 e3       	ldi	r30, 0x38	; 56
    1d06:	f2 e0       	ldi	r31, 0x02	; 2
    1d08:	84 81       	ldd	r24, Z+4	; 0x04
    1d0a:	95 81       	ldd	r25, Z+5	; 0x05
    1d0c:	2f bf       	out	0x3f, r18	; 63
    1d0e:	c0 90 00 23 	lds	r12, 0x2300
    1d12:	d0 90 01 23 	lds	r13, 0x2301
    1d16:	e0 90 02 23 	lds	r14, 0x2302
    1d1a:	f0 90 03 23 	lds	r15, 0x2303
    1d1e:	c8 0e       	add	r12, r24
    1d20:	d9 1e       	adc	r13, r25
    1d22:	e1 1c       	adc	r14, r1
    1d24:	f1 1c       	adc	r15, r1
    1d26:	c0 92 00 23 	sts	0x2300, r12
    1d2a:	d0 92 01 23 	sts	0x2301, r13
    1d2e:	e0 92 02 23 	sts	0x2302, r14
    1d32:	f0 92 03 23 	sts	0x2303, r15
    1d36:	80 91 06 20 	lds	r24, 0x2006
    1d3a:	81 50       	subi	r24, 0x01	; 1
    1d3c:	80 93 06 20 	sts	0x2006, r24
    1d40:	81 11       	cpse	r24, r1
    1d42:	bf c0       	rjmp	.+382    	; 0x1ec2 <ADCA_CH3_int+0x26c>
    1d44:	20 91 0c 23 	lds	r18, 0x230C
    1d48:	30 91 0d 23 	lds	r19, 0x230D
    1d4c:	40 91 0e 23 	lds	r20, 0x230E
    1d50:	50 91 0f 23 	lds	r21, 0x230F
    1d54:	12 16       	cp	r1, r18
    1d56:	13 06       	cpc	r1, r19
    1d58:	14 06       	cpc	r1, r20
    1d5a:	15 06       	cpc	r1, r21
    1d5c:	a4 f4       	brge	.+40     	; 0x1d86 <ADCA_CH3_int+0x130>
    1d5e:	a5 ee       	ldi	r26, 0xE5	; 229
    1d60:	bc e0       	ldi	r27, 0x0C	; 12
    1d62:	0e 94 5a 25 	call	0x4ab4	; 0x4ab4 <__muluhisi3>
    1d66:	dc 01       	movw	r26, r24
    1d68:	cb 01       	movw	r24, r22
    1d6a:	07 2e       	mov	r0, r23
    1d6c:	71 e1       	ldi	r23, 0x11	; 17
    1d6e:	b5 95       	asr	r27
    1d70:	a7 95       	ror	r26
    1d72:	97 95       	ror	r25
    1d74:	87 95       	ror	r24
    1d76:	7a 95       	dec	r23
    1d78:	d1 f7       	brne	.-12     	; 0x1d6e <ADCA_CH3_int+0x118>
    1d7a:	70 2d       	mov	r23, r0
    1d7c:	80 93 20 23 	sts	0x2320, r24
    1d80:	90 93 21 23 	sts	0x2321, r25
    1d84:	04 c0       	rjmp	.+8      	; 0x1d8e <ADCA_CH3_int+0x138>
    1d86:	10 92 20 23 	sts	0x2320, r1
    1d8a:	10 92 21 23 	sts	0x2321, r1
    1d8e:	10 92 0c 23 	sts	0x230C, r1
    1d92:	10 92 0d 23 	sts	0x230D, r1
    1d96:	10 92 0e 23 	sts	0x230E, r1
    1d9a:	10 92 0f 23 	sts	0x230F, r1
    1d9e:	20 91 08 23 	lds	r18, 0x2308
    1da2:	30 91 09 23 	lds	r19, 0x2309
    1da6:	40 91 0a 23 	lds	r20, 0x230A
    1daa:	50 91 0b 23 	lds	r21, 0x230B
    1dae:	90 91 7e 29 	lds	r25, 0x297E
    1db2:	81 e0       	ldi	r24, 0x01	; 1
    1db4:	91 11       	cpse	r25, r1
    1db6:	01 c0       	rjmp	.+2      	; 0x1dba <ADCA_CH3_int+0x164>
    1db8:	80 e0       	ldi	r24, 0x00	; 0
    1dba:	88 23       	and	r24, r24
    1dbc:	e9 f0       	breq	.+58     	; 0x1df8 <ADCA_CH3_int+0x1a2>
    1dbe:	81 e0       	ldi	r24, 0x01	; 1
    1dc0:	12 16       	cp	r1, r18
    1dc2:	13 06       	cpc	r1, r19
    1dc4:	14 06       	cpc	r1, r20
    1dc6:	15 06       	cpc	r1, r21
    1dc8:	0c f0       	brlt	.+2      	; 0x1dcc <ADCA_CH3_int+0x176>
    1dca:	80 e0       	ldi	r24, 0x00	; 0
    1dcc:	88 23       	and	r24, r24
    1dce:	a1 f0       	breq	.+40     	; 0x1df8 <ADCA_CH3_int+0x1a2>
    1dd0:	a4 e2       	ldi	r26, 0x24	; 36
    1dd2:	b8 e0       	ldi	r27, 0x08	; 8
    1dd4:	0e 94 5a 25 	call	0x4ab4	; 0x4ab4 <__muluhisi3>
    1dd8:	dc 01       	movw	r26, r24
    1dda:	cb 01       	movw	r24, r22
    1ddc:	07 2e       	mov	r0, r23
    1dde:	71 e1       	ldi	r23, 0x11	; 17
    1de0:	b5 95       	asr	r27
    1de2:	a7 95       	ror	r26
    1de4:	97 95       	ror	r25
    1de6:	87 95       	ror	r24
    1de8:	7a 95       	dec	r23
    1dea:	d1 f7       	brne	.-12     	; 0x1de0 <ADCA_CH3_int+0x18a>
    1dec:	70 2d       	mov	r23, r0
    1dee:	80 93 1e 23 	sts	0x231E, r24
    1df2:	90 93 1f 23 	sts	0x231F, r25
    1df6:	04 c0       	rjmp	.+8      	; 0x1e00 <ADCA_CH3_int+0x1aa>
    1df8:	10 92 1e 23 	sts	0x231E, r1
    1dfc:	10 92 1f 23 	sts	0x231F, r1
    1e00:	10 92 08 23 	sts	0x2308, r1
    1e04:	10 92 09 23 	sts	0x2309, r1
    1e08:	10 92 0a 23 	sts	0x230A, r1
    1e0c:	10 92 0b 23 	sts	0x230B, r1
    1e10:	80 91 04 23 	lds	r24, 0x2304
    1e14:	90 91 05 23 	lds	r25, 0x2305
    1e18:	a0 91 06 23 	lds	r26, 0x2306
    1e1c:	b0 91 07 23 	lds	r27, 0x2307
    1e20:	18 16       	cp	r1, r24
    1e22:	19 06       	cpc	r1, r25
    1e24:	1a 06       	cpc	r1, r26
    1e26:	1b 06       	cpc	r1, r27
    1e28:	6c f4       	brge	.+26     	; 0x1e44 <ADCA_CH3_int+0x1ee>
    1e2a:	68 94       	set
    1e2c:	15 f8       	bld	r1, 5
    1e2e:	b5 95       	asr	r27
    1e30:	a7 95       	ror	r26
    1e32:	97 95       	ror	r25
    1e34:	87 95       	ror	r24
    1e36:	16 94       	lsr	r1
    1e38:	d1 f7       	brne	.-12     	; 0x1e2e <ADCA_CH3_int+0x1d8>
    1e3a:	80 93 22 23 	sts	0x2322, r24
    1e3e:	90 93 23 23 	sts	0x2323, r25
    1e42:	04 c0       	rjmp	.+8      	; 0x1e4c <ADCA_CH3_int+0x1f6>
    1e44:	10 92 22 23 	sts	0x2322, r1
    1e48:	10 92 23 23 	sts	0x2323, r1
    1e4c:	10 92 04 23 	sts	0x2304, r1
    1e50:	10 92 05 23 	sts	0x2305, r1
    1e54:	10 92 06 23 	sts	0x2306, r1
    1e58:	10 92 07 23 	sts	0x2307, r1
    1e5c:	1c 14       	cp	r1, r12
    1e5e:	1d 04       	cpc	r1, r13
    1e60:	1e 04       	cpc	r1, r14
    1e62:	1f 04       	cpc	r1, r15
    1e64:	fc f4       	brge	.+62     	; 0x1ea4 <ADCA_CH3_int+0x24e>
    1e66:	ac ef       	ldi	r26, 0xFC	; 252
    1e68:	bd e0       	ldi	r27, 0x0D	; 13
    1e6a:	a7 01       	movw	r20, r14
    1e6c:	96 01       	movw	r18, r12
    1e6e:	0e 94 5a 25 	call	0x4ab4	; 0x4ab4 <__muluhisi3>
    1e72:	20 91 2b 23 	lds	r18, 0x232B
    1e76:	30 91 2c 23 	lds	r19, 0x232C
    1e7a:	40 e0       	ldi	r20, 0x00	; 0
    1e7c:	50 e0       	ldi	r21, 0x00	; 0
    1e7e:	0e 94 29 25 	call	0x4a52	; 0x4a52 <__divmodsi4>
    1e82:	da 01       	movw	r26, r20
    1e84:	c9 01       	movw	r24, r18
    1e86:	68 94       	set
    1e88:	16 f8       	bld	r1, 6
    1e8a:	b5 95       	asr	r27
    1e8c:	a7 95       	ror	r26
    1e8e:	97 95       	ror	r25
    1e90:	87 95       	ror	r24
    1e92:	16 94       	lsr	r1
    1e94:	d1 f7       	brne	.-12     	; 0x1e8a <ADCA_CH3_int+0x234>
    1e96:	8a 5a       	subi	r24, 0xAA	; 170
    1e98:	9a 40       	sbci	r25, 0x0A	; 10
    1e9a:	80 93 24 23 	sts	0x2324, r24
    1e9e:	90 93 25 23 	sts	0x2325, r25
    1ea2:	04 c0       	rjmp	.+8      	; 0x1eac <ADCA_CH3_int+0x256>
    1ea4:	10 92 24 23 	sts	0x2324, r1
    1ea8:	10 92 25 23 	sts	0x2325, r1
    1eac:	10 92 00 23 	sts	0x2300, r1
    1eb0:	10 92 01 23 	sts	0x2301, r1
    1eb4:	10 92 02 23 	sts	0x2302, r1
    1eb8:	10 92 03 23 	sts	0x2303, r1
    1ebc:	80 e8       	ldi	r24, 0x80	; 128
    1ebe:	80 93 06 20 	sts	0x2006, r24
    1ec2:	ff 90       	pop	r15
    1ec4:	ef 90       	pop	r14
    1ec6:	df 90       	pop	r13
    1ec8:	cf 90       	pop	r12
    1eca:	08 95       	ret

00001ecc <TCD1_OVF_int>:
    1ecc:	10 92 40 09 	sts	0x0940, r1
    1ed0:	80 91 2a 23 	lds	r24, 0x232A
    1ed4:	88 23       	and	r24, r24
    1ed6:	51 f0       	breq	.+20     	; 0x1eec <TCD1_OVF_int+0x20>
    1ed8:	8f b7       	in	r24, 0x3f	; 63
    1eda:	f8 94       	cli
    1edc:	e0 e1       	ldi	r30, 0x10	; 16
    1ede:	f1 e0       	ldi	r31, 0x01	; 1
    1ee0:	90 81       	ld	r25, Z
    1ee2:	90 68       	ori	r25, 0x80	; 128
    1ee4:	90 83       	st	Z, r25
    1ee6:	8f bf       	out	0x3f, r24	; 63
    1ee8:	10 92 2a 23 	sts	0x232A, r1
    1eec:	80 91 2f 23 	lds	r24, 0x232F
    1ef0:	90 91 30 23 	lds	r25, 0x2330
    1ef4:	01 96       	adiw	r24, 0x01	; 1
    1ef6:	80 93 2f 23 	sts	0x232F, r24
    1efa:	90 93 30 23 	sts	0x2330, r25
    1efe:	08 95       	ret

00001f00 <DMA_Led_int>:
    1f00:	8f ef       	ldi	r24, 0xFF	; 255
    1f02:	e0 e0       	ldi	r30, 0x00	; 0
    1f04:	f1 e0       	ldi	r31, 0x01	; 1
    1f06:	83 83       	std	Z+3, r24	; 0x03
    1f08:	80 91 7e 29 	lds	r24, 0x297E
    1f0c:	88 23       	and	r24, r24
    1f0e:	44 f4       	brge	.+16     	; 0x1f20 <DMA_Led_int+0x20>
    1f10:	80 91 7e 29 	lds	r24, 0x297E
    1f14:	84 fd       	sbrc	r24, 4
    1f16:	04 c0       	rjmp	.+8      	; 0x1f20 <DMA_Led_int+0x20>
    1f18:	63 e9       	ldi	r22, 0x93	; 147
    1f1a:	77 e2       	ldi	r23, 0x27	; 39
    1f1c:	80 e0       	ldi	r24, 0x00	; 0
    1f1e:	62 d8       	rcall	.-3900   	; 0xfe4 <dma_channel_write_config>
    1f20:	e0 e4       	ldi	r30, 0x40	; 64
    1f22:	f9 e0       	ldi	r31, 0x09	; 9
    1f24:	88 e0       	ldi	r24, 0x08	; 8
    1f26:	81 87       	std	Z+9, r24	; 0x09
    1f28:	80 81       	ld	r24, Z
    1f2a:	80 7f       	andi	r24, 0xF0	; 240
    1f2c:	85 60       	ori	r24, 0x05	; 5
    1f2e:	80 83       	st	Z, r24
    1f30:	08 95       	ret

00001f32 <callback_init>:
    1f32:	60 e8       	ldi	r22, 0x80	; 128
    1f34:	7f e0       	ldi	r23, 0x0F	; 15
    1f36:	80 e0       	ldi	r24, 0x00	; 0
    1f38:	0e 94 59 07 	call	0xeb2	; 0xeb2 <dma_set_callback>
    1f3c:	66 e6       	ldi	r22, 0x66	; 102
    1f3e:	7f e0       	ldi	r23, 0x0F	; 15
    1f40:	80 e4       	ldi	r24, 0x40	; 64
    1f42:	99 e0       	ldi	r25, 0x09	; 9
    1f44:	f6 dd       	rcall	.-1044   	; 0x1b32 <tc_set_overflow_interrupt_callback>
    1f46:	6b e2       	ldi	r22, 0x2B	; 43
    1f48:	7e e0       	ldi	r23, 0x0E	; 14
    1f4a:	80 e0       	ldi	r24, 0x00	; 0
    1f4c:	92 e0       	ldi	r25, 0x02	; 2
    1f4e:	0e 94 03 05 	call	0xa06	; 0xa06 <adc_set_callback>
    1f52:	81 e2       	ldi	r24, 0x21	; 33
    1f54:	93 e1       	ldi	r25, 0x13	; 19
    1f56:	c2 d8       	rcall	.-3708   	; 0x10dc <rtc_set_callback>
    1f58:	7e d8       	rcall	.-3844   	; 0x1056 <rtc_get_time>
    1f5a:	a8 d8       	rcall	.-3760   	; 0x10ac <rtc_set_alarm>
    1f5c:	78 94       	sei
    1f5e:	08 95       	ret

00001f60 <power_down>:
    1f60:	cf 93       	push	r28
    1f62:	df 93       	push	r29
    1f64:	81 e0       	ldi	r24, 0x01	; 1
    1f66:	80 93 26 23 	sts	0x2326, r24
    1f6a:	80 e0       	ldi	r24, 0x00	; 0
    1f6c:	92 e0       	ldi	r25, 0x02	; 2
    1f6e:	0e 94 42 05 	call	0xa84	; 0xa84 <adc_disable>
    1f72:	64 e0       	ldi	r22, 0x04	; 4
    1f74:	81 e4       	ldi	r24, 0x41	; 65
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	0e 94 cc 24 	call	0x4998	; 0x4998 <ccp_write_io>
    1f7c:	ce e7       	ldi	r28, 0x7E	; 126
    1f7e:	d9 e2       	ldi	r29, 0x29	; 41
    1f80:	8f e8       	ldi	r24, 0x8F	; 143
    1f82:	99 e2       	ldi	r25, 0x29	; 41
    1f84:	20 e9       	ldi	r18, 0x90	; 144
    1f86:	39 e2       	ldi	r19, 0x29	; 41
    1f88:	a8 e4       	ldi	r26, 0x48	; 72
    1f8a:	b0 e0       	ldi	r27, 0x00	; 0
    1f8c:	20 c0       	rjmp	.+64     	; 0x1fce <power_down+0x6e>
    1f8e:	f8 94       	cli
    1f90:	fc 01       	movw	r30, r24
    1f92:	40 81       	ld	r20, Z
    1f94:	41 11       	cpse	r20, r1
    1f96:	07 c0       	rjmp	.+14     	; 0x1fa6 <power_down+0x46>
    1f98:	f9 01       	movw	r30, r18
    1f9a:	4f 5f       	subi	r20, 0xFF	; 255
    1f9c:	51 91       	ld	r21, Z+
    1f9e:	55 23       	and	r21, r21
    1fa0:	e1 f3       	breq	.-8      	; 0x1f9a <power_down+0x3a>
    1fa2:	41 11       	cpse	r20, r1
    1fa4:	02 c0       	rjmp	.+4      	; 0x1faa <power_down+0x4a>
    1fa6:	78 94       	sei
    1fa8:	12 c0       	rjmp	.+36     	; 0x1fce <power_down+0x6e>
    1faa:	5c 91       	ld	r21, X
    1fac:	e4 2f       	mov	r30, r20
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	e9 5f       	subi	r30, 0xF9	; 249
    1fb2:	ff 4d       	sbci	r31, 0xDF	; 223
    1fb4:	45 2f       	mov	r20, r21
    1fb6:	41 7f       	andi	r20, 0xF1	; 241
    1fb8:	50 81       	ld	r21, Z
    1fba:	45 2b       	or	r20, r21
    1fbc:	4c 93       	st	X, r20
    1fbe:	4c 91       	ld	r20, X
    1fc0:	41 60       	ori	r20, 0x01	; 1
    1fc2:	4c 93       	st	X, r20
    1fc4:	78 94       	sei
    1fc6:	88 95       	sleep
    1fc8:	4c 91       	ld	r20, X
    1fca:	4e 7f       	andi	r20, 0xFE	; 254
    1fcc:	4c 93       	st	X, r20
    1fce:	48 81       	ld	r20, Y
    1fd0:	44 23       	and	r20, r20
    1fd2:	e9 f2       	breq	.-70     	; 0x1f8e <power_down+0x2e>
    1fd4:	60 e0       	ldi	r22, 0x00	; 0
    1fd6:	81 e4       	ldi	r24, 0x41	; 65
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	0e 94 cc 24 	call	0x4998	; 0x4998 <ccp_write_io>
    1fde:	80 e0       	ldi	r24, 0x00	; 0
    1fe0:	92 e0       	ldi	r25, 0x02	; 2
    1fe2:	0e 94 2b 05 	call	0xa56	; 0xa56 <adc_enable>
    1fe6:	10 92 26 23 	sts	0x2326, r1
    1fea:	df 91       	pop	r29
    1fec:	cf 91       	pop	r28
    1fee:	08 95       	ret

00001ff0 <status_led_update>:
    1ff0:	80 91 28 23 	lds	r24, 0x2328
    1ff4:	88 23       	and	r24, r24
    1ff6:	e1 f0       	breq	.+56     	; 0x2030 <status_led_update+0x40>
    1ff8:	80 91 88 29 	lds	r24, 0x2988
    1ffc:	2b ea       	ldi	r18, 0xAB	; 171
    1ffe:	82 9f       	mul	r24, r18
    2000:	21 2d       	mov	r18, r1
    2002:	11 24       	eor	r1, r1
    2004:	26 95       	lsr	r18
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	e0 e0       	ldi	r30, 0x00	; 0
    200a:	f9 e0       	ldi	r31, 0x09	; 9
    200c:	20 a7       	std	Z+40, r18	; 0x28
    200e:	31 a7       	std	Z+41, r19	; 0x29
    2010:	86 95       	lsr	r24
    2012:	90 e0       	ldi	r25, 0x00	; 0
    2014:	82 a7       	std	Z+42, r24	; 0x2a
    2016:	93 a7       	std	Z+43, r25	; 0x2b
    2018:	84 a7       	std	Z+44, r24	; 0x2c
    201a:	95 a7       	std	Z+45, r25	; 0x2d
    201c:	81 81       	ldd	r24, Z+1	; 0x01
    201e:	80 61       	ori	r24, 0x10	; 16
    2020:	81 83       	std	Z+1, r24	; 0x01
    2022:	81 81       	ldd	r24, Z+1	; 0x01
    2024:	80 62       	ori	r24, 0x20	; 32
    2026:	81 83       	std	Z+1, r24	; 0x01
    2028:	81 81       	ldd	r24, Z+1	; 0x01
    202a:	80 64       	ori	r24, 0x40	; 64
    202c:	81 83       	std	Z+1, r24	; 0x01
    202e:	08 95       	ret
    2030:	80 91 7e 29 	lds	r24, 0x297E
    2034:	88 23       	and	r24, r24
    2036:	6c f5       	brge	.+90     	; 0x2092 <status_led_update+0xa2>
    2038:	10 92 27 23 	sts	0x2327, r1
    203c:	80 91 88 29 	lds	r24, 0x2988
    2040:	88 23       	and	r24, r24
    2042:	09 f4       	brne	.+2      	; 0x2046 <status_led_update+0x56>
    2044:	52 c0       	rjmp	.+164    	; 0x20ea <status_led_update+0xfa>
    2046:	80 91 7e 29 	lds	r24, 0x297E
    204a:	85 ff       	sbrs	r24, 5
    204c:	11 c0       	rjmp	.+34     	; 0x2070 <status_led_update+0x80>
    204e:	e0 e0       	ldi	r30, 0x00	; 0
    2050:	f9 e0       	ldi	r31, 0x09	; 9
    2052:	81 81       	ldd	r24, Z+1	; 0x01
    2054:	80 61       	ori	r24, 0x10	; 16
    2056:	81 83       	std	Z+1, r24	; 0x01
    2058:	81 81       	ldd	r24, Z+1	; 0x01
    205a:	8f 7d       	andi	r24, 0xDF	; 223
    205c:	81 83       	std	Z+1, r24	; 0x01
    205e:	81 81       	ldd	r24, Z+1	; 0x01
    2060:	8f 7b       	andi	r24, 0xBF	; 191
    2062:	81 83       	std	Z+1, r24	; 0x01
    2064:	80 91 88 29 	lds	r24, 0x2988
    2068:	90 e0       	ldi	r25, 0x00	; 0
    206a:	80 a7       	std	Z+40, r24	; 0x28
    206c:	91 a7       	std	Z+41, r25	; 0x29
    206e:	08 95       	ret
    2070:	e0 e0       	ldi	r30, 0x00	; 0
    2072:	f9 e0       	ldi	r31, 0x09	; 9
    2074:	81 81       	ldd	r24, Z+1	; 0x01
    2076:	8f 7e       	andi	r24, 0xEF	; 239
    2078:	81 83       	std	Z+1, r24	; 0x01
    207a:	81 81       	ldd	r24, Z+1	; 0x01
    207c:	80 62       	ori	r24, 0x20	; 32
    207e:	81 83       	std	Z+1, r24	; 0x01
    2080:	81 81       	ldd	r24, Z+1	; 0x01
    2082:	8f 7b       	andi	r24, 0xBF	; 191
    2084:	81 83       	std	Z+1, r24	; 0x01
    2086:	80 91 88 29 	lds	r24, 0x2988
    208a:	90 e0       	ldi	r25, 0x00	; 0
    208c:	82 a7       	std	Z+42, r24	; 0x2a
    208e:	93 a7       	std	Z+43, r25	; 0x2b
    2090:	08 95       	ret
    2092:	80 91 7e 29 	lds	r24, 0x297E
    2096:	86 ff       	sbrs	r24, 6
    2098:	0c c0       	rjmp	.+24     	; 0x20b2 <status_led_update+0xc2>
    209a:	81 e0       	ldi	r24, 0x01	; 1
    209c:	80 93 27 23 	sts	0x2327, r24
    20a0:	10 92 87 27 	sts	0x2787, r1
    20a4:	8f ef       	ldi	r24, 0xFF	; 255
    20a6:	90 e0       	ldi	r25, 0x00	; 0
    20a8:	e0 e0       	ldi	r30, 0x00	; 0
    20aa:	f9 e0       	ldi	r31, 0x09	; 9
    20ac:	84 a7       	std	Z+44, r24	; 0x2c
    20ae:	95 a7       	std	Z+45, r25	; 0x2d
    20b0:	08 95       	ret
    20b2:	80 91 89 29 	lds	r24, 0x2989
    20b6:	88 23       	and	r24, r24
    20b8:	c1 f0       	breq	.+48     	; 0x20ea <status_led_update+0xfa>
    20ba:	10 92 27 23 	sts	0x2327, r1
    20be:	e0 e0       	ldi	r30, 0x00	; 0
    20c0:	f9 e0       	ldi	r31, 0x09	; 9
    20c2:	81 81       	ldd	r24, Z+1	; 0x01
    20c4:	8f 7e       	andi	r24, 0xEF	; 239
    20c6:	81 83       	std	Z+1, r24	; 0x01
    20c8:	81 81       	ldd	r24, Z+1	; 0x01
    20ca:	80 62       	ori	r24, 0x20	; 32
    20cc:	81 83       	std	Z+1, r24	; 0x01
    20ce:	81 81       	ldd	r24, Z+1	; 0x01
    20d0:	80 64       	ori	r24, 0x40	; 64
    20d2:	81 83       	std	Z+1, r24	; 0x01
    20d4:	80 91 89 29 	lds	r24, 0x2989
    20d8:	28 2f       	mov	r18, r24
    20da:	26 95       	lsr	r18
    20dc:	26 95       	lsr	r18
    20de:	30 e0       	ldi	r19, 0x00	; 0
    20e0:	22 a7       	std	Z+42, r18	; 0x2a
    20e2:	33 a7       	std	Z+43, r19	; 0x2b
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	84 a7       	std	Z+44, r24	; 0x2c
    20e8:	95 a7       	std	Z+45, r25	; 0x2d
    20ea:	08 95       	ret

000020ec <status_led_blink>:
    20ec:	80 91 87 27 	lds	r24, 0x2787
    20f0:	88 23       	and	r24, r24
    20f2:	49 f0       	breq	.+18     	; 0x2106 <status_led_blink+0x1a>
    20f4:	e0 e0       	ldi	r30, 0x00	; 0
    20f6:	f9 e0       	ldi	r31, 0x09	; 9
    20f8:	81 81       	ldd	r24, Z+1	; 0x01
    20fa:	8f 7b       	andi	r24, 0xBF	; 191
    20fc:	81 83       	std	Z+1, r24	; 0x01
    20fe:	81 e0       	ldi	r24, 0x01	; 1
    2100:	80 93 87 27 	sts	0x2787, r24
    2104:	08 95       	ret
    2106:	e0 e0       	ldi	r30, 0x00	; 0
    2108:	f9 e0       	ldi	r31, 0x09	; 9
    210a:	81 81       	ldd	r24, Z+1	; 0x01
    210c:	80 64       	ori	r24, 0x40	; 64
    210e:	81 83       	std	Z+1, r24	; 0x01
    2110:	10 92 87 27 	sts	0x2787, r1
    2114:	08 95       	ret

00002116 <read_settings>:
    2116:	41 e1       	ldi	r20, 0x11	; 17
    2118:	50 e0       	ldi	r21, 0x00	; 0
    211a:	6e e7       	ldi	r22, 0x7E	; 126
    211c:	79 e2       	ldi	r23, 0x29	; 41
    211e:	80 e2       	ldi	r24, 0x20	; 32
    2120:	90 e0       	ldi	r25, 0x00	; 0
    2122:	0c 94 d2 24 	jmp	0x49a4	; 0x49a4 <nvm_eeprom_read_buffer>
    2126:	08 95       	ret

00002128 <gamma_map>:
    2128:	cf 93       	push	r28
    212a:	df 93       	push	r29
    212c:	80 91 8a 29 	lds	r24, 0x298A
    2130:	88 23       	and	r24, r24
    2132:	39 f1       	breq	.+78     	; 0x2182 <gamma_map+0x5a>
    2134:	70 91 ff 22 	lds	r23, 0x22FF
    2138:	90 e0       	ldi	r25, 0x00	; 0
    213a:	ac 01       	movw	r20, r24
    213c:	44 0f       	add	r20, r20
    213e:	55 1f       	adc	r21, r21
    2140:	48 0f       	add	r20, r24
    2142:	59 1f       	adc	r21, r25
    2144:	ae e9       	ldi	r26, 0x9E	; 158
    2146:	b7 e2       	ldi	r27, 0x27	; 39
    2148:	e7 ea       	ldi	r30, 0xA7	; 167
    214a:	f5 e2       	ldi	r31, 0x25	; 37
    214c:	20 e0       	ldi	r18, 0x00	; 0
    214e:	30 e0       	ldi	r19, 0x00	; 0
    2150:	cd 91       	ld	r28, X+
    2152:	d0 e0       	ldi	r29, 0x00	; 0
    2154:	cc 0f       	add	r28, r28
    2156:	dd 1f       	adc	r29, r29
    2158:	c2 55       	subi	r28, 0x52	; 82
    215a:	df 4d       	sbci	r29, 0xDF	; 223
    215c:	88 81       	ld	r24, Y
    215e:	99 81       	ldd	r25, Y+1	; 0x01
    2160:	96 95       	lsr	r25
    2162:	87 95       	ror	r24
    2164:	96 95       	lsr	r25
    2166:	87 95       	ror	r24
    2168:	80 83       	st	Z, r24
    216a:	68 2f       	mov	r22, r24
    216c:	63 70       	andi	r22, 0x03	; 3
    216e:	76 17       	cp	r23, r22
    2170:	10 f4       	brcc	.+4      	; 0x2176 <gamma_map+0x4e>
    2172:	8f 5f       	subi	r24, 0xFF	; 255
    2174:	80 83       	st	Z, r24
    2176:	2f 5f       	subi	r18, 0xFF	; 255
    2178:	3f 4f       	sbci	r19, 0xFF	; 255
    217a:	31 96       	adiw	r30, 0x01	; 1
    217c:	24 17       	cp	r18, r20
    217e:	35 07       	cpc	r19, r21
    2180:	38 f3       	brcs	.-50     	; 0x2150 <gamma_map+0x28>
    2182:	80 91 ff 22 	lds	r24, 0x22FF
    2186:	8f 5f       	subi	r24, 0xFF	; 255
    2188:	84 30       	cpi	r24, 0x04	; 4
    218a:	19 f0       	breq	.+6      	; 0x2192 <gamma_map+0x6a>
    218c:	80 93 ff 22 	sts	0x22FF, r24
    2190:	02 c0       	rjmp	.+4      	; 0x2196 <gamma_map+0x6e>
    2192:	10 92 ff 22 	sts	0x22FF, r1
    2196:	df 91       	pop	r29
    2198:	cf 91       	pop	r28
    219a:	08 95       	ret

0000219c <hsv_to_rgb>:
    219c:	cf 93       	push	r28
    219e:	c8 2f       	mov	r28, r24
    21a0:	fb 01       	movw	r30, r22
    21a2:	49 2f       	mov	r20, r25
    21a4:	50 e0       	ldi	r21, 0x00	; 0
    21a6:	9a 01       	movw	r18, r20
    21a8:	ab ea       	ldi	r26, 0xAB	; 171
    21aa:	ba ea       	ldi	r27, 0xAA	; 170
    21ac:	0e 94 4b 25 	call	0x4a96	; 0x4a96 <__umulhisi3>
    21b0:	96 95       	lsr	r25
    21b2:	87 95       	ror	r24
    21b4:	96 95       	lsr	r25
    21b6:	87 95       	ror	r24
    21b8:	bc 01       	movw	r22, r24
    21ba:	66 0f       	add	r22, r22
    21bc:	77 1f       	adc	r23, r23
    21be:	9b 01       	movw	r18, r22
    21c0:	28 0f       	add	r18, r24
    21c2:	39 1f       	adc	r19, r25
    21c4:	22 0f       	add	r18, r18
    21c6:	33 1f       	adc	r19, r19
    21c8:	42 1b       	sub	r20, r18
    21ca:	53 0b       	sbc	r21, r19
    21cc:	42 30       	cpi	r20, 0x02	; 2
    21ce:	51 05       	cpc	r21, r1
    21d0:	d1 f0       	breq	.+52     	; 0x2206 <hsv_to_rgb+0x6a>
    21d2:	38 f4       	brcc	.+14     	; 0x21e2 <hsv_to_rgb+0x46>
    21d4:	41 15       	cp	r20, r1
    21d6:	51 05       	cpc	r21, r1
    21d8:	59 f0       	breq	.+22     	; 0x21f0 <hsv_to_rgb+0x54>
    21da:	41 30       	cpi	r20, 0x01	; 1
    21dc:	51 05       	cpc	r21, r1
    21de:	69 f0       	breq	.+26     	; 0x21fa <hsv_to_rgb+0x5e>
    21e0:	22 c0       	rjmp	.+68     	; 0x2226 <hsv_to_rgb+0x8a>
    21e2:	43 30       	cpi	r20, 0x03	; 3
    21e4:	51 05       	cpc	r21, r1
    21e6:	a1 f0       	breq	.+40     	; 0x2210 <hsv_to_rgb+0x74>
    21e8:	44 30       	cpi	r20, 0x04	; 4
    21ea:	51 05       	cpc	r21, r1
    21ec:	b9 f0       	breq	.+46     	; 0x221c <hsv_to_rgb+0x80>
    21ee:	1b c0       	rjmp	.+54     	; 0x2226 <hsv_to_rgb+0x8a>
    21f0:	8f ef       	ldi	r24, 0xFF	; 255
    21f2:	80 83       	st	Z, r24
    21f4:	c1 83       	std	Z+1, r28	; 0x01
    21f6:	12 82       	std	Z+2, r1	; 0x02
    21f8:	1b c0       	rjmp	.+54     	; 0x2230 <hsv_to_rgb+0x94>
    21fa:	c0 95       	com	r28
    21fc:	c0 83       	st	Z, r28
    21fe:	8f ef       	ldi	r24, 0xFF	; 255
    2200:	81 83       	std	Z+1, r24	; 0x01
    2202:	12 82       	std	Z+2, r1	; 0x02
    2204:	15 c0       	rjmp	.+42     	; 0x2230 <hsv_to_rgb+0x94>
    2206:	10 82       	st	Z, r1
    2208:	8f ef       	ldi	r24, 0xFF	; 255
    220a:	81 83       	std	Z+1, r24	; 0x01
    220c:	c2 83       	std	Z+2, r28	; 0x02
    220e:	10 c0       	rjmp	.+32     	; 0x2230 <hsv_to_rgb+0x94>
    2210:	10 82       	st	Z, r1
    2212:	c0 95       	com	r28
    2214:	c1 83       	std	Z+1, r28	; 0x01
    2216:	8f ef       	ldi	r24, 0xFF	; 255
    2218:	82 83       	std	Z+2, r24	; 0x02
    221a:	0a c0       	rjmp	.+20     	; 0x2230 <hsv_to_rgb+0x94>
    221c:	c0 83       	st	Z, r28
    221e:	11 82       	std	Z+1, r1	; 0x01
    2220:	8f ef       	ldi	r24, 0xFF	; 255
    2222:	82 83       	std	Z+2, r24	; 0x02
    2224:	05 c0       	rjmp	.+10     	; 0x2230 <hsv_to_rgb+0x94>
    2226:	8f ef       	ldi	r24, 0xFF	; 255
    2228:	80 83       	st	Z, r24
    222a:	11 82       	std	Z+1, r1	; 0x01
    222c:	c0 95       	com	r28
    222e:	c2 83       	std	Z+2, r28	; 0x02
    2230:	cf 91       	pop	r28
    2232:	08 95       	ret

00002234 <Mood_Lamp>:
    2234:	0f 93       	push	r16
    2236:	1f 93       	push	r17
    2238:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    223c:	00 91 fb 22 	lds	r16, 0x22FB
    2240:	10 91 fc 22 	lds	r17, 0x22FC
    2244:	20 91 fd 22 	lds	r18, 0x22FD
    2248:	30 91 fe 22 	lds	r19, 0x22FE
    224c:	60 17       	cp	r22, r16
    224e:	71 07       	cpc	r23, r17
    2250:	82 07       	cpc	r24, r18
    2252:	93 07       	cpc	r25, r19
    2254:	40 f1       	brcs	.+80     	; 0x22a6 <Mood_Lamp+0x72>
    2256:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    225a:	0e 94 f5 25 	call	0x4bea	; 0x4bea <__floatunsisf>
    225e:	2a e0       	ldi	r18, 0x0A	; 10
    2260:	37 ed       	ldi	r19, 0xD7	; 215
    2262:	43 ea       	ldi	r20, 0xA3	; 163
    2264:	51 e4       	ldi	r21, 0x41	; 65
    2266:	0e 94 65 25 	call	0x4aca	; 0x4aca <__addsf3>
    226a:	0e 94 c9 25 	call	0x4b92	; 0x4b92 <__fixunssfsi>
    226e:	60 93 fb 22 	sts	0x22FB, r22
    2272:	70 93 fc 22 	sts	0x22FC, r23
    2276:	80 93 fd 22 	sts	0x22FD, r24
    227a:	90 93 fe 22 	sts	0x22FE, r25
    227e:	6e e9       	ldi	r22, 0x9E	; 158
    2280:	77 e2       	ldi	r23, 0x27	; 39
    2282:	80 91 1c 23 	lds	r24, 0x231C
    2286:	90 91 1d 23 	lds	r25, 0x231D
    228a:	88 df       	rcall	.-240    	; 0x219c <hsv_to_rgb>
    228c:	80 91 1c 23 	lds	r24, 0x231C
    2290:	90 91 1d 23 	lds	r25, 0x231D
    2294:	02 96       	adiw	r24, 0x02	; 2
    2296:	60 e0       	ldi	r22, 0x00	; 0
    2298:	76 e0       	ldi	r23, 0x06	; 6
    229a:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    229e:	80 93 1c 23 	sts	0x231C, r24
    22a2:	90 93 1d 23 	sts	0x231D, r25
    22a6:	1f 91       	pop	r17
    22a8:	0f 91       	pop	r16
    22aa:	08 95       	ret

000022ac <Rainbow>:
    22ac:	ef 92       	push	r14
    22ae:	ff 92       	push	r15
    22b0:	0f 93       	push	r16
    22b2:	1f 93       	push	r17
    22b4:	cf 93       	push	r28
    22b6:	df 93       	push	r29
    22b8:	c8 2f       	mov	r28, r24
    22ba:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    22be:	00 91 f7 22 	lds	r16, 0x22F7
    22c2:	10 91 f8 22 	lds	r17, 0x22F8
    22c6:	20 91 f9 22 	lds	r18, 0x22F9
    22ca:	30 91 fa 22 	lds	r19, 0x22FA
    22ce:	60 17       	cp	r22, r16
    22d0:	71 07       	cpc	r23, r17
    22d2:	82 07       	cpc	r24, r18
    22d4:	93 07       	cpc	r25, r19
    22d6:	c8 f1       	brcs	.+114    	; 0x234a <Rainbow+0x9e>
    22d8:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    22dc:	0e 94 f5 25 	call	0x4bea	; 0x4bea <__floatunsisf>
    22e0:	2a e0       	ldi	r18, 0x0A	; 10
    22e2:	37 ed       	ldi	r19, 0xD7	; 215
    22e4:	43 ea       	ldi	r20, 0xA3	; 163
    22e6:	51 e4       	ldi	r21, 0x41	; 65
    22e8:	0e 94 65 25 	call	0x4aca	; 0x4aca <__addsf3>
    22ec:	0e 94 c9 25 	call	0x4b92	; 0x4b92 <__fixunssfsi>
    22f0:	60 93 f7 22 	sts	0x22F7, r22
    22f4:	70 93 f8 22 	sts	0x22F8, r23
    22f8:	80 93 f9 22 	sts	0x22F9, r24
    22fc:	90 93 fa 22 	sts	0x22FA, r25
    2300:	00 91 1c 23 	lds	r16, 0x231C
    2304:	10 91 1d 23 	lds	r17, 0x231D
    2308:	cc 23       	and	r28, r28
    230a:	91 f0       	breq	.+36     	; 0x2330 <Rainbow+0x84>
    230c:	0f 2e       	mov	r0, r31
    230e:	fe e9       	ldi	r31, 0x9E	; 158
    2310:	ef 2e       	mov	r14, r31
    2312:	f7 e2       	ldi	r31, 0x27	; 39
    2314:	ff 2e       	mov	r15, r31
    2316:	f0 2d       	mov	r31, r0
    2318:	d0 e0       	ldi	r29, 0x00	; 0
    231a:	b7 01       	movw	r22, r14
    231c:	c8 01       	movw	r24, r16
    231e:	3e df       	rcall	.-388    	; 0x219c <hsv_to_rgb>
    2320:	08 5d       	subi	r16, 0xD8	; 216
    2322:	1f 4f       	sbci	r17, 0xFF	; 255
    2324:	df 5f       	subi	r29, 0xFF	; 255
    2326:	83 e0       	ldi	r24, 0x03	; 3
    2328:	e8 0e       	add	r14, r24
    232a:	f1 1c       	adc	r15, r1
    232c:	dc 13       	cpse	r29, r28
    232e:	f5 cf       	rjmp	.-22     	; 0x231a <Rainbow+0x6e>
    2330:	80 91 1c 23 	lds	r24, 0x231C
    2334:	90 91 1d 23 	lds	r25, 0x231D
    2338:	04 96       	adiw	r24, 0x04	; 4
    233a:	60 e0       	ldi	r22, 0x00	; 0
    233c:	76 e0       	ldi	r23, 0x06	; 6
    233e:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    2342:	80 93 1c 23 	sts	0x231C, r24
    2346:	90 93 1d 23 	sts	0x231D, r25
    234a:	df 91       	pop	r29
    234c:	cf 91       	pop	r28
    234e:	1f 91       	pop	r17
    2350:	0f 91       	pop	r16
    2352:	ff 90       	pop	r15
    2354:	ef 90       	pop	r14
    2356:	08 95       	ret

00002358 <Colorswirl>:
    2358:	af 92       	push	r10
    235a:	bf 92       	push	r11
    235c:	cf 92       	push	r12
    235e:	df 92       	push	r13
    2360:	ef 92       	push	r14
    2362:	ff 92       	push	r15
    2364:	0f 93       	push	r16
    2366:	1f 93       	push	r17
    2368:	cf 93       	push	r28
    236a:	df 93       	push	r29
    236c:	00 d0       	rcall	.+0      	; 0x236e <Colorswirl+0x16>
    236e:	1f 92       	push	r1
    2370:	cd b7       	in	r28, 0x3d	; 61
    2372:	de b7       	in	r29, 0x3e	; 62
    2374:	f8 2e       	mov	r15, r24
    2376:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    237a:	00 91 f3 22 	lds	r16, 0x22F3
    237e:	10 91 f4 22 	lds	r17, 0x22F4
    2382:	20 91 f5 22 	lds	r18, 0x22F5
    2386:	30 91 f6 22 	lds	r19, 0x22F6
    238a:	60 17       	cp	r22, r16
    238c:	71 07       	cpc	r23, r17
    238e:	82 07       	cpc	r24, r18
    2390:	93 07       	cpc	r25, r19
    2392:	08 f4       	brcc	.+2      	; 0x2396 <Colorswirl+0x3e>
    2394:	85 c0       	rjmp	.+266    	; 0x24a0 <Colorswirl+0x148>
    2396:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    239a:	0e 94 f5 25 	call	0x4bea	; 0x4bea <__floatunsisf>
    239e:	2a e0       	ldi	r18, 0x0A	; 10
    23a0:	37 ed       	ldi	r19, 0xD7	; 215
    23a2:	43 ea       	ldi	r20, 0xA3	; 163
    23a4:	51 e4       	ldi	r21, 0x41	; 65
    23a6:	0e 94 65 25 	call	0x4aca	; 0x4aca <__addsf3>
    23aa:	0e 94 c9 25 	call	0x4b92	; 0x4b92 <__fixunssfsi>
    23ae:	60 93 f3 22 	sts	0x22F3, r22
    23b2:	70 93 f4 22 	sts	0x22F4, r23
    23b6:	80 93 f5 22 	sts	0x22F5, r24
    23ba:	90 93 f6 22 	sts	0x22F6, r25
    23be:	00 91 f1 22 	lds	r16, 0x22F1
    23c2:	10 91 f2 22 	lds	r17, 0x22F2
    23c6:	a0 90 1c 23 	lds	r10, 0x231C
    23ca:	b0 90 1d 23 	lds	r11, 0x231D
    23ce:	ff 20       	and	r15, r15
    23d0:	09 f4       	brne	.+2      	; 0x23d4 <Colorswirl+0x7c>
    23d2:	43 c0       	rjmp	.+134    	; 0x245a <Colorswirl+0x102>
    23d4:	0f 2e       	mov	r0, r31
    23d6:	f0 ea       	ldi	r31, 0xA0	; 160
    23d8:	cf 2e       	mov	r12, r31
    23da:	f7 e2       	ldi	r31, 0x27	; 39
    23dc:	df 2e       	mov	r13, r31
    23de:	f0 2d       	mov	r31, r0
    23e0:	8f ef       	ldi	r24, 0xFF	; 255
    23e2:	8f 0d       	add	r24, r15
    23e4:	75 01       	movw	r14, r10
    23e6:	48 e2       	ldi	r20, 0x28	; 40
    23e8:	e4 0e       	add	r14, r20
    23ea:	f1 1c       	adc	r15, r1
    23ec:	98 e2       	ldi	r25, 0x28	; 40
    23ee:	89 9f       	mul	r24, r25
    23f0:	e0 0c       	add	r14, r0
    23f2:	f1 1c       	adc	r15, r1
    23f4:	11 24       	eor	r1, r1
    23f6:	be 01       	movw	r22, r28
    23f8:	6f 5f       	subi	r22, 0xFF	; 255
    23fa:	7f 4f       	sbci	r23, 0xFF	; 255
    23fc:	c5 01       	movw	r24, r10
    23fe:	ce de       	rcall	.-612    	; 0x219c <hsv_to_rgb>
    2400:	01 15       	cp	r16, r1
    2402:	e4 eb       	ldi	r30, 0xB4	; 180
    2404:	1e 07       	cpc	r17, r30
    2406:	08 f0       	brcs	.+2      	; 0x240a <Colorswirl+0xb2>
    2408:	14 5b       	subi	r17, 0xB4	; 180
    240a:	c8 01       	movw	r24, r16
    240c:	f0 db       	rcall	.-2080   	; 0x1bee <linsin_360>
    240e:	81 58       	subi	r24, 0x81	; 129
    2410:	90 e0       	ldi	r25, 0x00	; 0
    2412:	f6 01       	movw	r30, r12
    2414:	32 97       	sbiw	r30, 0x02	; 2
    2416:	49 81       	ldd	r20, Y+1	; 0x01
    2418:	48 9f       	mul	r20, r24
    241a:	90 01       	movw	r18, r0
    241c:	49 9f       	mul	r20, r25
    241e:	30 0d       	add	r19, r0
    2420:	11 24       	eor	r1, r1
    2422:	30 83       	st	Z, r19
    2424:	31 96       	adiw	r30, 0x01	; 1
    2426:	4a 81       	ldd	r20, Y+2	; 0x02
    2428:	48 9f       	mul	r20, r24
    242a:	90 01       	movw	r18, r0
    242c:	49 9f       	mul	r20, r25
    242e:	30 0d       	add	r19, r0
    2430:	11 24       	eor	r1, r1
    2432:	30 83       	st	Z, r19
    2434:	4b 81       	ldd	r20, Y+3	; 0x03
    2436:	48 9f       	mul	r20, r24
    2438:	90 01       	movw	r18, r0
    243a:	49 9f       	mul	r20, r25
    243c:	30 0d       	add	r19, r0
    243e:	11 24       	eor	r1, r1
    2440:	f6 01       	movw	r30, r12
    2442:	30 83       	st	Z, r19
    2444:	f8 e2       	ldi	r31, 0x28	; 40
    2446:	af 0e       	add	r10, r31
    2448:	b1 1c       	adc	r11, r1
    244a:	07 56       	subi	r16, 0x67	; 103
    244c:	17 4f       	sbci	r17, 0xF7	; 247
    244e:	43 e0       	ldi	r20, 0x03	; 3
    2450:	c4 0e       	add	r12, r20
    2452:	d1 1c       	adc	r13, r1
    2454:	ae 14       	cp	r10, r14
    2456:	bf 04       	cpc	r11, r15
    2458:	71 f6       	brne	.-100    	; 0x23f6 <Colorswirl+0x9e>
    245a:	80 91 1c 23 	lds	r24, 0x231C
    245e:	90 91 1d 23 	lds	r25, 0x231D
    2462:	04 96       	adiw	r24, 0x04	; 4
    2464:	60 e0       	ldi	r22, 0x00	; 0
    2466:	76 e0       	ldi	r23, 0x06	; 6
    2468:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    246c:	80 93 1c 23 	sts	0x231C, r24
    2470:	90 93 1d 23 	sts	0x231D, r25
    2474:	80 91 f1 22 	lds	r24, 0x22F1
    2478:	90 91 f2 22 	lds	r25, 0x22F2
    247c:	9c 01       	movw	r18, r24
    247e:	24 52       	subi	r18, 0x24	; 36
    2480:	3f 4f       	sbci	r19, 0xFF	; 255
    2482:	21 15       	cp	r18, r1
    2484:	e4 eb       	ldi	r30, 0xB4	; 180
    2486:	3e 07       	cpc	r19, r30
    2488:	28 f4       	brcc	.+10     	; 0x2494 <Colorswirl+0x13c>
    248a:	20 93 f1 22 	sts	0x22F1, r18
    248e:	30 93 f2 22 	sts	0x22F2, r19
    2492:	06 c0       	rjmp	.+12     	; 0x24a0 <Colorswirl+0x148>
    2494:	84 52       	subi	r24, 0x24	; 36
    2496:	93 4b       	sbci	r25, 0xB3	; 179
    2498:	80 93 f1 22 	sts	0x22F1, r24
    249c:	90 93 f2 22 	sts	0x22F2, r25
    24a0:	23 96       	adiw	r28, 0x03	; 3
    24a2:	cd bf       	out	0x3d, r28	; 61
    24a4:	de bf       	out	0x3e, r29	; 62
    24a6:	df 91       	pop	r29
    24a8:	cf 91       	pop	r28
    24aa:	1f 91       	pop	r17
    24ac:	0f 91       	pop	r16
    24ae:	ff 90       	pop	r15
    24b0:	ef 90       	pop	r14
    24b2:	df 90       	pop	r13
    24b4:	cf 90       	pop	r12
    24b6:	bf 90       	pop	r11
    24b8:	af 90       	pop	r10
    24ba:	08 95       	ret

000024bc <dma_init>:
struct dma_channel_config dmach_conf_single;
struct dma_channel_config dmach_conf_multi;

/* Init DMA setup struct */
void dma_init(void)
{
    24bc:	1f 93       	push	r17
    24be:	cf 93       	push	r28
    24c0:	df 93       	push	r29
	//single
	memset(&dmach_conf_single, 0, sizeof(dmach_conf_single));
    24c2:	e3 e9       	ldi	r30, 0x93	; 147
    24c4:	f7 e2       	ldi	r31, 0x27	; 39
    24c6:	5b e0       	ldi	r21, 0x0B	; 11
    24c8:	df 01       	movw	r26, r30
    24ca:	c5 2f       	mov	r28, r21
    24cc:	1d 92       	st	X+, r1
    24ce:	ca 95       	dec	r28
    24d0:	e9 f7       	brne	.-6      	; 0x24cc <dma_init+0x10>
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
	config->trfcnt = count;
    24d2:	83 e0       	ldi	r24, 0x03	; 3
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	80 93 97 27 	sts	0x2797, r24
    24da:	90 93 98 27 	sts	0x2798, r25

	dma_channel_set_burst_length(&dmach_conf_single, DMA_CH_BURSTLEN_1BYTE_gc);
	dma_channel_set_transfer_count(&dmach_conf_single, 3);
	dma_channel_set_repeats(&dmach_conf_single, set.count);
    24de:	40 91 8a 29 	lds	r20, 0x298A
 */
static inline void dma_channel_set_repeats(struct dma_channel_config *config,
		uint8_t repeats)
{
	config->ctrla |= DMA_CH_REPEAT_bm;
	config->repcnt = repeats;
    24e2:	40 93 99 27 	sts	0x2799, r20
static inline void dma_channel_set_src_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCDIR_t mode)
{
	config->addrctrl &= ~DMA_CH_SRCDIR_gm;
	config->addrctrl |= mode;
    24e6:	10 e5       	ldi	r17, 0x50	; 80
    24e8:	10 93 95 27 	sts	0x2795, r17

	dma_channel_set_src_reload_mode(&dmach_conf_single, DMA_CH_SRCRELOAD_BLOCK_gc);
	dma_channel_set_src_dir_mode(&dmach_conf_single, DMA_CH_SRCDIR_INC_gc);
	dma_channel_set_source_address(&dmach_conf_single, (uint16_t)(uintptr_t)front_buffer);
    24ec:	27 ea       	ldi	r18, 0xA7	; 167
    24ee:	35 e2       	ldi	r19, 0x25	; 37
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
	config->srcaddr16 = source;
    24f0:	20 93 9a 27 	sts	0x279A, r18
    24f4:	30 93 9b 27 	sts	0x279B, r19
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
	config->destaddr16 = destination;
    24f8:	80 ea       	ldi	r24, 0xA0	; 160
    24fa:	98 e0       	ldi	r25, 0x08	; 8
    24fc:	80 93 9c 27 	sts	0x279C, r24
    2500:	90 93 9d 27 	sts	0x279D, r25
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
	config->trigsrc = source;
    2504:	bc e4       	ldi	r27, 0x4C	; 76
    2506:	b0 93 96 27 	sts	0x2796, r27
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
	config->ctrla |= DMA_CH_SINGLE_bm;
    250a:	64 e2       	ldi	r22, 0x24	; 36
    250c:	60 83       	st	Z, r22
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
    250e:	aa e0       	ldi	r26, 0x0A	; 10
    2510:	a0 93 94 27 	sts	0x2794, r26
	dma_channel_set_single_shot(&dmach_conf_single);
	
	dma_channel_set_interrupt_level(&dmach_conf_single, DMA_INT_LVL_MED);
	
	//multi
	memset(&dmach_conf_multi, 0, sizeof(dmach_conf_multi));
    2514:	e8 e8       	ldi	r30, 0x88	; 136
    2516:	f7 e2       	ldi	r31, 0x27	; 39
    2518:	ef 01       	movw	r28, r30
    251a:	19 92       	st	Y+, r1
    251c:	5a 95       	dec	r21
    251e:	e9 f7       	brne	.-6      	; 0x251a <dma_init+0x5e>
	
	dma_channel_set_burst_length(&dmach_conf_multi, DMA_CH_BURSTLEN_1BYTE_gc);
	dma_channel_set_transfer_count(&dmach_conf_multi, set.count*3);
    2520:	50 e0       	ldi	r21, 0x00	; 0
    2522:	ba 01       	movw	r22, r20
    2524:	66 0f       	add	r22, r22
    2526:	77 1f       	adc	r23, r23
    2528:	46 0f       	add	r20, r22
    252a:	57 1f       	adc	r21, r23
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
	config->trfcnt = count;
    252c:	40 93 8c 27 	sts	0x278C, r20
    2530:	50 93 8d 27 	sts	0x278D, r21
static inline void dma_channel_set_src_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCDIR_t mode)
{
	config->addrctrl &= ~DMA_CH_SRCDIR_gm;
	config->addrctrl |= mode;
    2534:	10 93 8a 27 	sts	0x278A, r17
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
	config->srcaddr16 = source;
    2538:	20 93 8f 27 	sts	0x278F, r18
    253c:	30 93 90 27 	sts	0x2790, r19
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
	config->destaddr16 = destination;
    2540:	80 93 91 27 	sts	0x2791, r24
    2544:	90 93 92 27 	sts	0x2792, r25
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
	config->trigsrc = source;
    2548:	b0 93 8b 27 	sts	0x278B, r27
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
	config->ctrla |= DMA_CH_SINGLE_bm;
    254c:	84 e0       	ldi	r24, 0x04	; 4
    254e:	80 83       	st	Z, r24
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
    2550:	a0 93 89 27 	sts	0x2789, r26

	dma_channel_set_trigger_source(&dmach_conf_multi, DMA_CH_TRIGSRC_USARTC0_DRE_gc);
	dma_channel_set_single_shot(&dmach_conf_multi);
	
	dma_channel_set_interrupt_level(&dmach_conf_multi, DMA_INT_LVL_MED);
};
    2554:	df 91       	pop	r29
    2556:	cf 91       	pop	r28
    2558:	1f 91       	pop	r17
    255a:	08 95       	ret

0000255c <SetupDMA>:

/* Config DMA in single / multi LED mode */
void SetupDMA(Bool multi)
{
    255c:	cf 93       	push	r28
    255e:	c8 2f       	mov	r28, r24
 * \retval true DMA channel is busy or have a block transfer pending
 * \retval false DMA channel is not busy or have a block transfer pending
 */
static inline bool dma_channel_is_busy(dma_channel_num_t num)
{
	uint8_t busy_pending = DMA.STATUS;
    2560:	e0 e0       	ldi	r30, 0x00	; 0
    2562:	f1 e0       	ldi	r31, 0x01	; 1
    2564:	94 81       	ldd	r25, Z+4	; 0x04

	busy_pending &= (1 << num) | (1 << (num + 4));
    2566:	91 71       	andi	r25, 0x11	; 17
	while (dma_channel_is_busy(DMA_CHANNEL_LED));
    2568:	e9 f7       	brne	.-6      	; 0x2564 <SetupDMA+0x8>
	dma_enable();
    256a:	0e 94 47 07 	call	0xe8e	; 0xe8e <dma_enable>
	if (multi)	dma_channel_write_config(DMA_CHANNEL_LED, &dmach_conf_multi);
    256e:	cc 23       	and	r28, r28
    2570:	31 f0       	breq	.+12     	; 0x257e <SetupDMA+0x22>
    2572:	68 e8       	ldi	r22, 0x88	; 136
    2574:	77 e2       	ldi	r23, 0x27	; 39
    2576:	80 e0       	ldi	r24, 0x00	; 0
    2578:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <dma_channel_write_config>
    257c:	05 c0       	rjmp	.+10     	; 0x2588 <SetupDMA+0x2c>
	else		dma_channel_write_config(DMA_CHANNEL_LED, &dmach_conf_single);
    257e:	63 e9       	ldi	r22, 0x93	; 147
    2580:	77 e2       	ldi	r23, 0x27	; 39
    2582:	80 e0       	ldi	r24, 0x00	; 0
    2584:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <dma_channel_write_config>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2588:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    258a:	f8 94       	cli
{
	irqflags_t iflags = cpu_irq_save();
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
    258c:	e0 e1       	ldi	r30, 0x10	; 16
    258e:	f1 e0       	ldi	r31, 0x01	; 1
    2590:	90 81       	ld	r25, Z
    2592:	90 68       	ori	r25, 0x80	; 128
    2594:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2596:	8f bf       	out	0x3f, r24	; 63
	dma_channel_enable(DMA_CHANNEL_LED);
};
    2598:	cf 91       	pop	r28
    259a:	08 95       	ret

0000259c <mode_update>:
	}
}

void mode_update(uint_fast8_t mode)
{
	if(set.mode != mode)
    259c:	90 91 7e 29 	lds	r25, 0x297E
    25a0:	98 17       	cp	r25, r24
    25a2:	a9 f0       	breq	.+42     	; 0x25ce <mode_update+0x32>
	{
		prev_mode=set.mode;
    25a4:	ee e7       	ldi	r30, 0x7E	; 126
    25a6:	f9 e2       	ldi	r31, 0x29	; 41
    25a8:	90 81       	ld	r25, Z
    25aa:	90 93 2d 23 	sts	0x232D, r25
		set.mode = mode;
    25ae:	80 83       	st	Z, r24
		if (set.mode&state_on)	
    25b0:	80 81       	ld	r24, Z
    25b2:	88 23       	and	r24, r24
    25b4:	24 f4       	brge	.+8      	; 0x25be <mode_update+0x22>
			PORTA_OUTCLR = PIN5_bm;
    25b6:	80 e2       	ldi	r24, 0x20	; 32
    25b8:	80 93 06 06 	sts	0x0606, r24
    25bc:	03 c0       	rjmp	.+6      	; 0x25c4 <mode_update+0x28>
		else
			PORTA_OUTSET = PIN5_bm;
    25be:	80 e2       	ldi	r24, 0x20	; 32
    25c0:	80 93 05 06 	sts	0x0605, r24
			SetupDMA(set.mode&state_multi);
    25c4:	80 91 7e 29 	lds	r24, 0x297E
    25c8:	80 71       	andi	r24, 0x10	; 16
    25ca:	c8 df       	rcall	.-112    	; 0x255c <SetupDMA>
		status_led_update();
    25cc:	11 cd       	rjmp	.-1502   	; 0x1ff0 <status_led_update>
    25ce:	08 95       	ret

000025d0 <button_update>:
	sleeping=false;
}

void button_update(Bool key_state)
{
	if(set.mode==mode_off)
    25d0:	90 91 7e 29 	lds	r25, 0x297E
    25d4:	91 11       	cpse	r25, r1
    25d6:	11 c0       	rjmp	.+34     	; 0x25fa <button_update+0x2a>
	{
		if (set.default_mode >= mode_prev_offset)
    25d8:	80 91 7f 29 	lds	r24, 0x297F
    25dc:	88 23       	and	r24, r24
    25de:	5c f4       	brge	.+22     	; 0x25f6 <button_update+0x26>
		{
			if(prev_mode)
    25e0:	90 91 2d 23 	lds	r25, 0x232D
    25e4:	99 23       	and	r25, r25
    25e6:	21 f0       	breq	.+8      	; 0x25f0 <button_update+0x20>
				mode_update(prev_mode);
    25e8:	80 91 2d 23 	lds	r24, 0x232D
    25ec:	d7 cf       	rjmp	.-82     	; 0x259c <mode_update>
    25ee:	08 95       	ret
			else
				mode_update(set.default_mode-mode_prev_offset);	
    25f0:	80 58       	subi	r24, 0x80	; 128
    25f2:	d4 cf       	rjmp	.-88     	; 0x259c <mode_update>
    25f4:	08 95       	ret
		}
		else
			mode_update(set.default_mode);
    25f6:	d2 cf       	rjmp	.-92     	; 0x259c <mode_update>
    25f8:	08 95       	ret
	}
	else
	{
		if(key_state)
    25fa:	88 23       	and	r24, r24
    25fc:	59 f0       	breq	.+22     	; 0x2614 <button_update+0x44>
		{
			//long
			if (set.mode != mode_off)
    25fe:	80 91 7e 29 	lds	r24, 0x297E
    2602:	88 23       	and	r24, r24
    2604:	e9 f0       	breq	.+58     	; 0x2640 <button_update+0x70>
			{
				mode_select ^= true;
    2606:	90 91 28 23 	lds	r25, 0x2328
    260a:	81 e0       	ldi	r24, 0x01	; 1
    260c:	89 27       	eor	r24, r25
    260e:	80 93 28 23 	sts	0x2328, r24
    2612:	08 95       	ret
			}
		}
		else
		{
			//short
			if(mode_select)
    2614:	80 91 28 23 	lds	r24, 0x2328
    2618:	88 23       	and	r24, r24
    261a:	81 f0       	breq	.+32     	; 0x263c <button_update+0x6c>
			{
				//Change Mode
				switch(set.mode)
    261c:	80 91 7e 29 	lds	r24, 0x297E
    2620:	80 38       	cpi	r24, 0x80	; 128
    2622:	19 f0       	breq	.+6      	; 0x262a <button_update+0x5a>
    2624:	81 39       	cpi	r24, 0x91	; 145
    2626:	21 f0       	breq	.+8      	; 0x2630 <button_update+0x60>
    2628:	06 c0       	rjmp	.+12     	; 0x2636 <button_update+0x66>
				{
					case mode_mood_lamp:	mode_update(mode_rainbow); break;
    262a:	81 e9       	ldi	r24, 0x91	; 145
    262c:	b7 cf       	rjmp	.-146    	; 0x259c <mode_update>
    262e:	08 95       	ret
					case mode_rainbow:		mode_update(mode_colorswirl); break;
    2630:	82 e9       	ldi	r24, 0x92	; 146
    2632:	b4 cf       	rjmp	.-152    	; 0x259c <mode_update>
    2634:	08 95       	ret
					//case mode_colorswirl:	mode_update(mode_mood_lamp); break;
					default:				mode_update(mode_mood_lamp); break;
    2636:	80 e8       	ldi	r24, 0x80	; 128
    2638:	b1 cf       	rjmp	.-158    	; 0x259c <mode_update>
    263a:	08 95       	ret
				}
			}
			else
				mode_update(mode_off);
    263c:	80 e0       	ldi	r24, 0x00	; 0
    263e:	ae cf       	rjmp	.-164    	; 0x259c <mode_update>
    2640:	08 95       	ret

00002642 <RTC_Alarm>:

void DMA_Led_int(dma_callback_t state);

//Status_LED, FPS count
void RTC_Alarm(uint32_t time)
{
    2642:	8f 92       	push	r8
    2644:	9f 92       	push	r9
    2646:	af 92       	push	r10
    2648:	bf 92       	push	r11
    264a:	cf 92       	push	r12
    264c:	df 92       	push	r13
    264e:	ef 92       	push	r14
    2650:	ff 92       	push	r15
    2652:	0f 93       	push	r16
    2654:	1f 93       	push	r17
    2656:	cf 93       	push	r28
    2658:	6b 01       	movw	r12, r22
    265a:	7c 01       	movw	r14, r24

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    265c:	e0 e8       	ldi	r30, 0x80	; 128
    265e:	f6 e0       	ldi	r31, 0x06	; 6
    2660:	c0 85       	ldd	r28, Z+8	; 0x08
    2662:	c3 fb       	bst	r28, 3
    2664:	cc 27       	eor	r28, r28
    2666:	c0 f9       	bld	r28, 0
	const uint_fast16_t button_long = 0.25*RTC_cycle;
	const uint_fast16_t button_reset = 7*RTC_cycle;
	static uint_fast32_t button_time = 0;
	static Bool button_mem = true;						//prevent writing button_time if button pressed on boot
	Bool button_state = ioport_get_pin_level(BUTTON);
	if(button_state != button_mem)
    2668:	80 91 07 20 	lds	r24, 0x2007
    266c:	c8 17       	cp	r28, r24
    266e:	a1 f1       	breq	.+104    	; 0x26d8 <RTC_Alarm+0x96>
	{
		if(button_state)
    2670:	cc 23       	and	r28, r28
    2672:	59 f0       	breq	.+22     	; 0x268a <RTC_Alarm+0x48>
			button_time=rtc_get_time();
    2674:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    2678:	60 93 18 23 	sts	0x2318, r22
    267c:	70 93 19 23 	sts	0x2319, r23
    2680:	80 93 1a 23 	sts	0x231A, r24
    2684:	90 93 1b 23 	sts	0x231B, r25
    2688:	25 c0       	rjmp	.+74     	; 0x26d4 <RTC_Alarm+0x92>
		else
			if(button_time)
    268a:	80 91 18 23 	lds	r24, 0x2318
    268e:	90 91 19 23 	lds	r25, 0x2319
    2692:	a0 91 1a 23 	lds	r26, 0x231A
    2696:	b0 91 1b 23 	lds	r27, 0x231B
    269a:	89 2b       	or	r24, r25
    269c:	8a 2b       	or	r24, r26
    269e:	8b 2b       	or	r24, r27
    26a0:	c9 f0       	breq	.+50     	; 0x26d4 <RTC_Alarm+0x92>
				button_update(rtc_get_time() >= button_time + button_long);
    26a2:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    26a6:	00 91 18 23 	lds	r16, 0x2318
    26aa:	10 91 19 23 	lds	r17, 0x2319
    26ae:	20 91 1a 23 	lds	r18, 0x231A
    26b2:	30 91 1b 23 	lds	r19, 0x231B
    26b6:	48 01       	movw	r8, r16
    26b8:	59 01       	movw	r10, r18
    26ba:	42 e0       	ldi	r20, 0x02	; 2
    26bc:	94 0e       	add	r9, r20
    26be:	a1 1c       	adc	r10, r1
    26c0:	b1 1c       	adc	r11, r1
    26c2:	21 e0       	ldi	r18, 0x01	; 1
    26c4:	68 15       	cp	r22, r8
    26c6:	79 05       	cpc	r23, r9
    26c8:	8a 05       	cpc	r24, r10
    26ca:	9b 05       	cpc	r25, r11
    26cc:	08 f4       	brcc	.+2      	; 0x26d0 <RTC_Alarm+0x8e>
    26ce:	20 e0       	ldi	r18, 0x00	; 0
    26d0:	82 2f       	mov	r24, r18
    26d2:	7e df       	rcall	.-260    	; 0x25d0 <button_update>
		button_mem=button_state;
    26d4:	c0 93 07 20 	sts	0x2007, r28
	}
	if(button_state & ( rtc_get_time() > (button_time+button_reset) ))
    26d8:	0e 94 2b 08 	call	0x1056	; 0x1056 <rtc_get_time>
    26dc:	00 91 18 23 	lds	r16, 0x2318
    26e0:	10 91 19 23 	lds	r17, 0x2319
    26e4:	20 91 1a 23 	lds	r18, 0x231A
    26e8:	30 91 1b 23 	lds	r19, 0x231B
    26ec:	48 01       	movw	r8, r16
    26ee:	59 01       	movw	r10, r18
    26f0:	48 e3       	ldi	r20, 0x38	; 56
    26f2:	94 0e       	add	r9, r20
    26f4:	a1 1c       	adc	r10, r1
    26f6:	b1 1c       	adc	r11, r1
    26f8:	21 e0       	ldi	r18, 0x01	; 1
    26fa:	86 16       	cp	r8, r22
    26fc:	97 06       	cpc	r9, r23
    26fe:	a8 06       	cpc	r10, r24
    2700:	b9 06       	cpc	r11, r25
    2702:	08 f0       	brcs	.+2      	; 0x2706 <RTC_Alarm+0xc4>
    2704:	20 e0       	ldi	r18, 0x00	; 0
    2706:	22 23       	and	r18, r18
    2708:	41 f0       	breq	.+16     	; 0x271a <RTC_Alarm+0xd8>
    270a:	cc 23       	and	r28, r28
    270c:	31 f0       	breq	.+12     	; 0x271a <RTC_Alarm+0xd8>
	RST.STATUS = causes;
}

static inline void reset_do_soft_reset(void)
{
	ccp_write_io((void *)&RST.CTRL, RST_SWRST_bm);
    270e:	61 e0       	ldi	r22, 0x01	; 1
    2710:	89 e7       	ldi	r24, 0x79	; 121
    2712:	90 e0       	ldi	r25, 0x00	; 0
    2714:	0e 94 cc 24 	call	0x4998	; 0x4998 <ccp_write_io>
    2718:	ff cf       	rjmp	.-2      	; 0x2718 <RTC_Alarm+0xd6>
		reset_do_soft_reset();
	
	const uint_fast16_t led_alarm = 0.5*RTC_cycle;
	static uint_fast16_t led_time = 0;
	led_time+=alarm;
    271a:	80 91 16 23 	lds	r24, 0x2316
    271e:	90 91 17 23 	lds	r25, 0x2317
    2722:	49 96       	adiw	r24, 0x19	; 25
    2724:	80 93 16 23 	sts	0x2316, r24
    2728:	90 93 17 23 	sts	0x2317, r25
	if((led_time >= led_alarm) && blink_en)
    272c:	81 15       	cp	r24, r1
    272e:	94 40       	sbci	r25, 0x04	; 4
    2730:	48 f0       	brcs	.+18     	; 0x2744 <RTC_Alarm+0x102>
    2732:	80 91 27 23 	lds	r24, 0x2327
    2736:	88 23       	and	r24, r24
    2738:	29 f0       	breq	.+10     	; 0x2744 <RTC_Alarm+0x102>
	{
		status_led_blink();
    273a:	d8 dc       	rcall	.-1616   	; 0x20ec <status_led_blink>
		led_time=0;
    273c:	10 92 16 23 	sts	0x2316, r1
    2740:	10 92 17 23 	sts	0x2317, r1
	}
	
	static uint_fast16_t fps_time = 0;
	fps_time+=alarm;
    2744:	80 91 14 23 	lds	r24, 0x2314
    2748:	90 91 15 23 	lds	r25, 0x2315
    274c:	49 96       	adiw	r24, 0x19	; 25
    274e:	80 93 14 23 	sts	0x2314, r24
    2752:	90 93 15 23 	sts	0x2315, r25
	if(fps_time >= 1*RTC_cycle)
    2756:	81 15       	cp	r24, r1
    2758:	98 40       	sbci	r25, 0x08	; 8
    275a:	60 f0       	brcs	.+24     	; 0x2774 <RTC_Alarm+0x132>
	{
		FPS = count;
    275c:	80 91 2f 23 	lds	r24, 0x232F
    2760:	90 91 30 23 	lds	r25, 0x2330
    2764:	80 93 31 23 	sts	0x2331, r24
    2768:	90 93 32 23 	sts	0x2332, r25
		fps_time = 0;
    276c:	10 92 14 23 	sts	0x2314, r1
    2770:	10 92 15 23 	sts	0x2315, r1
	}
	
	if(time > (UINT32_MAX-RTC_cycle*3600*24))	//prevent rtc overflow if there are less than 24h remaining
    2774:	c1 14       	cp	r12, r1
    2776:	d1 04       	cpc	r13, r1
    2778:	84 e7       	ldi	r24, 0x74	; 116
    277a:	e8 06       	cpc	r14, r24
    277c:	85 ef       	ldi	r24, 0xF5	; 245
    277e:	f8 06       	cpc	r15, r24
    2780:	88 f0       	brcs	.+34     	; 0x27a4 <RTC_Alarm+0x162>
	{
		if( !(set.mode&state_on) || (time >= (UINT32_MAX-alarm)) )	// delay as long as required or possible
    2782:	80 91 7e 29 	lds	r24, 0x297E
    2786:	88 23       	and	r24, r24
    2788:	3c f4       	brge	.+14     	; 0x2798 <RTC_Alarm+0x156>
    278a:	26 ee       	ldi	r18, 0xE6	; 230
    278c:	c2 16       	cp	r12, r18
    278e:	2f ef       	ldi	r18, 0xFF	; 255
    2790:	d2 06       	cpc	r13, r18
    2792:	e2 06       	cpc	r14, r18
    2794:	f2 06       	cpc	r15, r18
    2796:	30 f0       	brcs	.+12     	; 0x27a4 <RTC_Alarm+0x162>
    2798:	61 e0       	ldi	r22, 0x01	; 1
    279a:	89 e7       	ldi	r24, 0x79	; 121
    279c:	90 e0       	ldi	r25, 0x00	; 0
    279e:	0e 94 cc 24 	call	0x4998	; 0x4998 <ccp_write_io>
    27a2:	ff cf       	rjmp	.-2      	; 0x27a2 <RTC_Alarm+0x160>
			reset_do_soft_reset();
	}
	rtc_set_alarm(alarm_prev+=alarm);
    27a4:	80 91 10 23 	lds	r24, 0x2310
    27a8:	90 91 11 23 	lds	r25, 0x2311
    27ac:	a0 91 12 23 	lds	r26, 0x2312
    27b0:	b0 91 13 23 	lds	r27, 0x2313
    27b4:	bc 01       	movw	r22, r24
    27b6:	cd 01       	movw	r24, r26
    27b8:	67 5e       	subi	r22, 0xE7	; 231
    27ba:	7f 4f       	sbci	r23, 0xFF	; 255
    27bc:	8f 4f       	sbci	r24, 0xFF	; 255
    27be:	9f 4f       	sbci	r25, 0xFF	; 255
    27c0:	60 93 10 23 	sts	0x2310, r22
    27c4:	70 93 11 23 	sts	0x2311, r23
    27c8:	80 93 12 23 	sts	0x2312, r24
    27cc:	90 93 13 23 	sts	0x2313, r25
    27d0:	0e 94 56 08 	call	0x10ac	; 0x10ac <rtc_set_alarm>
}
    27d4:	cf 91       	pop	r28
    27d6:	1f 91       	pop	r17
    27d8:	0f 91       	pop	r16
    27da:	ff 90       	pop	r15
    27dc:	ef 90       	pop	r14
    27de:	df 90       	pop	r13
    27e0:	cf 90       	pop	r12
    27e2:	bf 90       	pop	r11
    27e4:	af 90       	pop	r10
    27e6:	9f 90       	pop	r9
    27e8:	8f 90       	pop	r8
    27ea:	08 95       	ret

000027ec <SPI_start>:
 * \retval true DMA channel is busy or have a block transfer pending
 * \retval false DMA channel is not busy or have a block transfer pending
 */
static inline bool dma_channel_is_busy(dma_channel_num_t num)
{
	uint8_t busy_pending = DMA.STATUS;
    27ec:	e0 e0       	ldi	r30, 0x00	; 0
    27ee:	f1 e0       	ldi	r31, 0x01	; 1
    27f0:	34 81       	ldd	r19, Z+4	; 0x04
};

/* Start DMA Transfer */
void SPI_start(void)
{
	if (dma_channel_is_busy(DMA_CHANNEL_LED) | TCD1.CTRLA)
    27f2:	20 91 40 09 	lds	r18, 0x0940

	busy_pending &= (1 << num) | (1 << (num + 4));
    27f6:	31 71       	andi	r19, 0x11	; 17
	if (busy_pending) {
    27f8:	81 e0       	ldi	r24, 0x01	; 1
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	11 f4       	brne	.+4      	; 0x2802 <SPI_start+0x16>
    27fe:	80 e0       	ldi	r24, 0x00	; 0
    2800:	90 e0       	ldi	r25, 0x00	; 0
    2802:	82 2b       	or	r24, r18
    2804:	89 2b       	or	r24, r25
    2806:	21 f0       	breq	.+8      	; 0x2810 <SPI_start+0x24>
		update_frame = true;
    2808:	81 e0       	ldi	r24, 0x01	; 1
    280a:	80 93 2a 23 	sts	0x232A, r24
    280e:	08 95       	ret

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    2810:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    2812:	f8 94       	cli
{
	irqflags_t iflags = cpu_irq_save();
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
    2814:	e0 e1       	ldi	r30, 0x10	; 16
    2816:	f1 e0       	ldi	r31, 0x01	; 1
    2818:	90 81       	ld	r25, Z
    281a:	90 68       	ori	r25, 0x80	; 128
    281c:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    281e:	8f bf       	out	0x3f, r24	; 63
    2820:	08 95       	ret

00002822 <__vector_64>:

/*	~~~~~~~~~~~~~~~~~~~~~~~	 USB		~~~~~~~~~~~~~~~~~~~~~~~ */

//VBus detection
ISR (PORTD_INT0_vect)
{
    2822:	1f 92       	push	r1
    2824:	0f 92       	push	r0
    2826:	0f b6       	in	r0, 0x3f	; 63
    2828:	0f 92       	push	r0
    282a:	11 24       	eor	r1, r1
    282c:	2f 93       	push	r18
    282e:	3f 93       	push	r19
    2830:	4f 93       	push	r20
    2832:	5f 93       	push	r21
    2834:	6f 93       	push	r22
    2836:	7f 93       	push	r23
    2838:	8f 93       	push	r24
    283a:	9f 93       	push	r25
    283c:	af 93       	push	r26
    283e:	bf 93       	push	r27
    2840:	ef 93       	push	r30
    2842:	ff 93       	push	r31
    2844:	e0 e6       	ldi	r30, 0x60	; 96
    2846:	f6 e0       	ldi	r31, 0x06	; 6
    2848:	80 85       	ldd	r24, Z+8	; 0x08
	if(ioport_get_pin_level(USB_VBUS))
    284a:	83 ff       	sbrs	r24, 3
    284c:	02 c0       	rjmp	.+4      	; 0x2852 <__vector_64+0x30>
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
    284e:	e2 d4       	rcall	.+2500   	; 0x3214 <udd_attach>
    2850:	01 c0       	rjmp	.+2      	; 0x2854 <__vector_64+0x32>
 *
 * The driver must remove pull-up on USB line D- or D+.
 */
static inline void udc_detach(void)
{
	udd_detach();
    2852:	77 d5       	rcall	.+2798   	; 0x3342 <udd_detach>
		udc_attach();
	else
		udc_detach();
}
    2854:	ff 91       	pop	r31
    2856:	ef 91       	pop	r30
    2858:	bf 91       	pop	r27
    285a:	af 91       	pop	r26
    285c:	9f 91       	pop	r25
    285e:	8f 91       	pop	r24
    2860:	7f 91       	pop	r23
    2862:	6f 91       	pop	r22
    2864:	5f 91       	pop	r21
    2866:	4f 91       	pop	r20
    2868:	3f 91       	pop	r19
    286a:	2f 91       	pop	r18
    286c:	0f 90       	pop	r0
    286e:	0f be       	out	0x3f, r0	; 63
    2870:	0f 90       	pop	r0
    2872:	1f 90       	pop	r1
    2874:	18 95       	reti

00002876 <main_cdc_rx_notify>:

void main_cdc_rx_notify(uint8_t port)
{
	usb_data_pending = true;
    2876:	81 e0       	ldi	r24, 0x01	; 1
    2878:	80 93 29 23 	sts	0x2329, r24
    287c:	08 95       	ret

0000287e <get_USB_char>:
};

#define CMD_timeout 0xfffe

uint_fast8_t get_USB_char(void)
{
    287e:	cf 93       	push	r28
    2880:	df 93       	push	r29
	if (!timeout_flag)
    2882:	80 91 2e 23 	lds	r24, 0x232E
    2886:	81 11       	cpse	r24, r1
    2888:	0e c0       	rjmp	.+28     	; 0x28a6 <get_USB_char+0x28>
    288a:	ce ef       	ldi	r28, 0xFE	; 254
    288c:	df ef       	ldi	r29, 0xFF	; 255
	{
		for (uint_fast16_t i = 0; i < CMD_timeout; i++)
		{
			if(udi_cdc_is_rx_ready()) {timeout_flag = false; return udi_cdc_getc();}
    288e:	0e 94 24 1f 	call	0x3e48	; 0x3e48 <udi_cdc_is_rx_ready>
    2892:	88 23       	and	r24, r24
    2894:	29 f0       	breq	.+10     	; 0x28a0 <get_USB_char+0x22>
    2896:	10 92 2e 23 	sts	0x232E, r1
    289a:	0e 94 70 1f 	call	0x3ee0	; 0x3ee0 <udi_cdc_getc>
    289e:	07 c0       	rjmp	.+14     	; 0x28ae <get_USB_char+0x30>
    28a0:	21 97       	sbiw	r28, 0x01	; 1

uint_fast8_t get_USB_char(void)
{
	if (!timeout_flag)
	{
		for (uint_fast16_t i = 0; i < CMD_timeout; i++)
    28a2:	20 97       	sbiw	r28, 0x00	; 0
    28a4:	a1 f7       	brne	.-24     	; 0x288e <get_USB_char+0x10>
		{
			if(udi_cdc_is_rx_ready()) {timeout_flag = false; return udi_cdc_getc();}
		}
	}
	timeout_flag = true;
    28a6:	81 e0       	ldi	r24, 0x01	; 1
    28a8:	80 93 2e 23 	sts	0x232E, r24
	return 0;
    28ac:	80 e0       	ldi	r24, 0x00	; 0
    28ae:	df 91       	pop	r29
    28b0:	cf 91       	pop	r28
    28b2:	08 95       	ret

000028b4 <read_USB>:
{
	usb_data_pending = true;
}

Bool read_USB(void)
{
    28b4:	cf 93       	push	r28
    28b6:	df 93       	push	r29
	uint_fast8_t set_addr;
	uint_fast8_t set_value;
	char usb_rx=get_USB_char();
    28b8:	e2 df       	rcall	.-60     	; 0x287e <get_USB_char>
	if(usb_rx==preamble[0])
    28ba:	84 37       	cpi	r24, 0x74	; 116
    28bc:	61 f4       	brne	.+24     	; 0x28d6 <read_USB+0x22>
	for(uint_fast8_t i=1;i<sizeof(preamble);i++)
	{
		if (get_USB_char() != preamble[i])
    28be:	df df       	rcall	.-66     	; 0x287e <get_USB_char>
    28c0:	8c 34       	cpi	r24, 0x4C	; 76
    28c2:	09 f0       	breq	.+2      	; 0x28c6 <read_USB+0x12>
    28c4:	6d c1       	rjmp	.+730    	; 0x2ba0 <read_USB+0x2ec>
    28c6:	db df       	rcall	.-74     	; 0x287e <get_USB_char>
    28c8:	85 34       	cpi	r24, 0x45	; 69
    28ca:	09 f0       	breq	.+2      	; 0x28ce <read_USB+0x1a>
    28cc:	6b c1       	rjmp	.+726    	; 0x2ba4 <read_USB+0x2f0>
    28ce:	d7 df       	rcall	.-82     	; 0x287e <get_USB_char>
    28d0:	84 34       	cpi	r24, 0x44	; 68
    28d2:	19 f1       	breq	.+70     	; 0x291a <read_USB+0x66>
    28d4:	69 c1       	rjmp	.+722    	; 0x2ba8 <read_USB+0x2f4>
		return false;
	}
	else if(usb_rx==pre_ada[0])
    28d6:	81 34       	cpi	r24, 0x41	; 65
    28d8:	01 f5       	brne	.+64     	; 0x291a <read_USB+0x66>
	{
		for(uint_fast8_t i=1;i<sizeof(pre_ada);i++)
		{
			if (get_USB_char() != pre_ada[i])
    28da:	d1 df       	rcall	.-94     	; 0x287e <get_USB_char>
    28dc:	84 36       	cpi	r24, 0x64	; 100
    28de:	09 f0       	breq	.+2      	; 0x28e2 <read_USB+0x2e>
    28e0:	65 c1       	rjmp	.+714    	; 0x2bac <read_USB+0x2f8>
    28e2:	cd df       	rcall	.-102    	; 0x287e <get_USB_char>
    28e4:	81 36       	cpi	r24, 0x61	; 97
    28e6:	09 f0       	breq	.+2      	; 0x28ea <read_USB+0x36>
    28e8:	63 c1       	rjmp	.+710    	; 0x2bb0 <read_USB+0x2fc>
			return false;
		}
		udi_cdc_getc();
    28ea:	0e 94 70 1f 	call	0x3ee0	; 0x3ee0 <udi_cdc_getc>
		char temp=udi_cdc_getc();
    28ee:	0e 94 70 1f 	call	0x3ee0	; 0x3ee0 <udi_cdc_getc>
		if(temp!=set.count)
    28f2:	99 27       	eor	r25, r25
    28f4:	87 fd       	sbrc	r24, 7
    28f6:	90 95       	com	r25
    28f8:	20 91 8a 29 	lds	r18, 0x298A
    28fc:	30 e0       	ldi	r19, 0x00	; 0
    28fe:	82 17       	cp	r24, r18
    2900:	93 07       	cpc	r25, r19
    2902:	31 f0       	breq	.+12     	; 0x2910 <read_USB+0x5c>
		{
			set.count=udi_cdc_getc();
    2904:	0e 94 70 1f 	call	0x3ee0	; 0x3ee0 <udi_cdc_getc>
    2908:	80 93 8a 29 	sts	0x298A, r24
			SetupDMA(true);
    290c:	81 e0       	ldi	r24, 0x01	; 1
    290e:	26 de       	rcall	.-948    	; 0x255c <SetupDMA>
		}
		set.mode=mode_usb_ada;
    2910:	88 eb       	ldi	r24, 0xB8	; 184
    2912:	80 93 7e 29 	sts	0x297E, r24
		return true;
    2916:	81 e0       	ldi	r24, 0x01	; 1
    2918:	58 c1       	rjmp	.+688    	; 0x2bca <read_USB+0x316>
	}
	
	switch (get_USB_char())
    291a:	b1 df       	rcall	.-158    	; 0x287e <get_USB_char>
    291c:	82 32       	cpi	r24, 0x22	; 34
    291e:	79 f1       	breq	.+94     	; 0x297e <read_USB+0xca>
    2920:	28 f4       	brcc	.+10     	; 0x292c <read_USB+0x78>
    2922:	88 23       	and	r24, r24
    2924:	69 f0       	breq	.+26     	; 0x2940 <read_USB+0x8c>
    2926:	81 31       	cpi	r24, 0x11	; 17
    2928:	e1 f0       	breq	.+56     	; 0x2962 <read_USB+0xae>
    292a:	44 c1       	rjmp	.+648    	; 0x2bb4 <read_USB+0x300>
    292c:	84 34       	cpi	r24, 0x44	; 68
    292e:	09 f4       	brne	.+2      	; 0x2932 <read_USB+0x7e>
    2930:	d4 c0       	rjmp	.+424    	; 0x2ada <read_USB+0x226>
    2932:	85 35       	cpi	r24, 0x55	; 85
    2934:	09 f4       	brne	.+2      	; 0x2938 <read_USB+0x84>
    2936:	2a c1       	rjmp	.+596    	; 0x2b8c <read_USB+0x2d8>
    2938:	83 33       	cpi	r24, 0x33	; 51
    293a:	09 f0       	breq	.+2      	; 0x293e <read_USB+0x8a>
    293c:	3b c1       	rjmp	.+630    	; 0x2bb4 <read_USB+0x300>
    293e:	4b c0       	rjmp	.+150    	; 0x29d6 <read_USB+0x122>
	{
		case cmd_test:		udi_cdc_write_buf(&response,sizeof(response));
    2940:	63 e0       	ldi	r22, 0x03	; 3
    2942:	70 e0       	ldi	r23, 0x00	; 0
    2944:	8e ea       	ldi	r24, 0xAE	; 174
    2946:	92 e2       	ldi	r25, 0x22	; 34
    2948:	0e 94 bd 20 	call	0x417a	; 0x417a <udi_cdc_write_buf>
							udi_cdc_putc(set.mode);
    294c:	80 91 7e 29 	lds	r24, 0x297E
    2950:	90 e0       	ldi	r25, 0x00	; 0
    2952:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							udi_cdc_putc(Version);
    2956:	81 e0       	ldi	r24, 0x01	; 1
    2958:	90 e0       	ldi	r25, 0x00	; 0
    295a:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    295e:	81 e0       	ldi	r24, 0x01	; 1
	switch (get_USB_char())
	{
		case cmd_test:		udi_cdc_write_buf(&response,sizeof(response));
							udi_cdc_putc(set.mode);
							udi_cdc_putc(Version);
							break;
    2960:	34 c1       	rjmp	.+616    	; 0x2bca <read_USB+0x316>
		case cmd_raw_data:	//if(set.mode == mode_single_led)
		switch(set.mode)
    2962:	80 91 7e 29 	lds	r24, 0x297E
    2966:	80 3a       	cpi	r24, 0xA0	; 160
    2968:	09 f0       	breq	.+2      	; 0x296c <read_USB+0xb8>
    296a:	26 c1       	rjmp	.+588    	; 0x2bb8 <read_USB+0x304>
		{	case mode_usb_single:	udi_cdc_read_buf(&back_buffer,3);
    296c:	63 e0       	ldi	r22, 0x03	; 3
    296e:	70 e0       	ldi	r23, 0x00	; 0
    2970:	8e e9       	ldi	r24, 0x9E	; 158
    2972:	97 e2       	ldi	r25, 0x27	; 39
    2974:	0e 94 cc 1f 	call	0x3f98	; 0x3f98 <udi_cdc_read_buf>
			SPI_start();
    2978:	39 df       	rcall	.-398    	; 0x27ec <SPI_start>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    297a:	81 e0       	ldi	r24, 0x01	; 1
		//else i=3;
		//for(;i<Led_anzahl*3;i++)
		//{
		//color_buffer[i] = udi_cdc_getc() / brightness;
		//}
		break;
    297c:	26 c1       	rjmp	.+588    	; 0x2bca <read_USB+0x316>
		case cmd_measure:	udi_cdc_putc(measure.voltage >> 8);
    297e:	c0 e2       	ldi	r28, 0x20	; 32
    2980:	d3 e2       	ldi	r29, 0x23	; 35
    2982:	88 81       	ld	r24, Y
    2984:	99 81       	ldd	r25, Y+1	; 0x01
    2986:	89 2f       	mov	r24, r25
    2988:	90 e0       	ldi	r25, 0x00	; 0
    298a:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
		udi_cdc_putc(measure.voltage);
    298e:	88 81       	ld	r24, Y
    2990:	99 81       	ldd	r25, Y+1	; 0x01
    2992:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
		udi_cdc_putc(measure.current >> 8);
    2996:	ce e1       	ldi	r28, 0x1E	; 30
    2998:	d3 e2       	ldi	r29, 0x23	; 35
    299a:	88 81       	ld	r24, Y
    299c:	99 81       	ldd	r25, Y+1	; 0x01
    299e:	89 2f       	mov	r24, r25
    29a0:	90 e0       	ldi	r25, 0x00	; 0
    29a2:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
		udi_cdc_putc(measure.current);
    29a6:	88 81       	ld	r24, Y
    29a8:	99 81       	ldd	r25, Y+1	; 0x01
    29aa:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
		udi_cdc_putc(measure.light >> 8);
    29ae:	c2 e2       	ldi	r28, 0x22	; 34
    29b0:	d3 e2       	ldi	r29, 0x23	; 35
    29b2:	88 81       	ld	r24, Y
    29b4:	99 81       	ldd	r25, Y+1	; 0x01
    29b6:	89 2f       	mov	r24, r25
    29b8:	90 e0       	ldi	r25, 0x00	; 0
    29ba:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
		udi_cdc_putc(measure.light);
    29be:	88 81       	ld	r24, Y
    29c0:	99 81       	ldd	r25, Y+1	; 0x01
    29c2:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
		udi_cdc_putc(measure.temp);
    29c6:	80 91 24 23 	lds	r24, 0x2324
    29ca:	90 91 25 23 	lds	r25, 0x2325
    29ce:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    29d2:	81 e0       	ldi	r24, 0x01	; 1
		udi_cdc_putc(measure.current >> 8);
		udi_cdc_putc(measure.current);
		udi_cdc_putc(measure.light >> 8);
		udi_cdc_putc(measure.light);
		udi_cdc_putc(measure.temp);
		break;
    29d4:	fa c0       	rjmp	.+500    	; 0x2bca <read_USB+0x316>
		case cmd_set_read:	switch(get_USB_char())
    29d6:	53 df       	rcall	.-346    	; 0x287e <get_USB_char>
    29d8:	90 e0       	ldi	r25, 0x00	; 0
    29da:	85 33       	cpi	r24, 0x35	; 53
    29dc:	91 05       	cpc	r25, r1
    29de:	08 f0       	brcs	.+2      	; 0x29e2 <read_USB+0x12e>
    29e0:	ed c0       	rjmp	.+474    	; 0x2bbc <read_USB+0x308>
    29e2:	fc 01       	movw	r30, r24
    29e4:	e2 50       	subi	r30, 0x02	; 2
    29e6:	ff 4f       	sbci	r31, 0xFF	; 255
    29e8:	0c 94 45 25 	jmp	0x4a8a	; 0x4a8a <__tablejump2__>
							{
								case set_mode:				udi_cdc_putc(set.mode);			break;
    29ec:	80 91 7e 29 	lds	r24, 0x297E
    29f0:	90 e0       	ldi	r25, 0x00	; 0
    29f2:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    29f6:	81 e0       	ldi	r24, 0x01	; 1
		udi_cdc_putc(measure.light);
		udi_cdc_putc(measure.temp);
		break;
		case cmd_set_read:	switch(get_USB_char())
							{
								case set_mode:				udi_cdc_putc(set.mode);			break;
    29f8:	e8 c0       	rjmp	.+464    	; 0x2bca <read_USB+0x316>
								case set_default_mode:		udi_cdc_putc(set.default_mode);	break;
    29fa:	80 91 7f 29 	lds	r24, 0x297F
    29fe:	90 e0       	ldi	r25, 0x00	; 0
    2a00:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a04:	81 e0       	ldi	r24, 0x01	; 1
		udi_cdc_putc(measure.temp);
		break;
		case cmd_set_read:	switch(get_USB_char())
							{
								case set_mode:				udi_cdc_putc(set.mode);			break;
								case set_default_mode:		udi_cdc_putc(set.default_mode);	break;
    2a06:	e1 c0       	rjmp	.+450    	; 0x2bca <read_USB+0x316>
								case set_timeout_mode:		udi_cdc_putc(set.timeout_mode);	break;
    2a08:	80 91 80 29 	lds	r24, 0x2980
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a12:	81 e0       	ldi	r24, 0x01	; 1
		break;
		case cmd_set_read:	switch(get_USB_char())
							{
								case set_mode:				udi_cdc_putc(set.mode);			break;
								case set_default_mode:		udi_cdc_putc(set.default_mode);	break;
								case set_timeout_mode:		udi_cdc_putc(set.timeout_mode);	break;
    2a14:	da c0       	rjmp	.+436    	; 0x2bca <read_USB+0x316>
								case set_timeout_time:		udi_cdc_putc(set.timeout_time);	break;
    2a16:	80 91 81 29 	lds	r24, 0x2981
    2a1a:	90 e0       	ldi	r25, 0x00	; 0
    2a1c:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a20:	81 e0       	ldi	r24, 0x01	; 1
		case cmd_set_read:	switch(get_USB_char())
							{
								case set_mode:				udi_cdc_putc(set.mode);			break;
								case set_default_mode:		udi_cdc_putc(set.default_mode);	break;
								case set_timeout_mode:		udi_cdc_putc(set.timeout_mode);	break;
								case set_timeout_time:		udi_cdc_putc(set.timeout_time);	break;
    2a22:	d3 c0       	rjmp	.+422    	; 0x2bca <read_USB+0x316>
								case set_alpha:				udi_cdc_putc(set.alpha);		break;
    2a24:	80 91 82 29 	lds	r24, 0x2982
    2a28:	90 e0       	ldi	r25, 0x00	; 0
    2a2a:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a2e:	81 e0       	ldi	r24, 0x01	; 1
							{
								case set_mode:				udi_cdc_putc(set.mode);			break;
								case set_default_mode:		udi_cdc_putc(set.default_mode);	break;
								case set_timeout_mode:		udi_cdc_putc(set.timeout_mode);	break;
								case set_timeout_time:		udi_cdc_putc(set.timeout_time);	break;
								case set_alpha:				udi_cdc_putc(set.alpha);		break;
    2a30:	cc c0       	rjmp	.+408    	; 0x2bca <read_USB+0x316>
								case set_default_alpha:		udi_cdc_putc(set.default_alpha);break;
    2a32:	80 91 83 29 	lds	r24, 0x2983
    2a36:	90 e0       	ldi	r25, 0x00	; 0
    2a38:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a3c:	81 e0       	ldi	r24, 0x01	; 1
								case set_mode:				udi_cdc_putc(set.mode);			break;
								case set_default_mode:		udi_cdc_putc(set.default_mode);	break;
								case set_timeout_mode:		udi_cdc_putc(set.timeout_mode);	break;
								case set_timeout_time:		udi_cdc_putc(set.timeout_time);	break;
								case set_alpha:				udi_cdc_putc(set.alpha);		break;
								case set_default_alpha:		udi_cdc_putc(set.default_alpha);break;
    2a3e:	c5 c0       	rjmp	.+394    	; 0x2bca <read_USB+0x316>
								case set_gamma:				udi_cdc_putc(set.gamma);		break;
    2a40:	80 91 84 29 	lds	r24, 0x2984
    2a44:	90 e0       	ldi	r25, 0x00	; 0
    2a46:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a4a:	81 e0       	ldi	r24, 0x01	; 1
								case set_default_mode:		udi_cdc_putc(set.default_mode);	break;
								case set_timeout_mode:		udi_cdc_putc(set.timeout_mode);	break;
								case set_timeout_time:		udi_cdc_putc(set.timeout_time);	break;
								case set_alpha:				udi_cdc_putc(set.alpha);		break;
								case set_default_alpha:		udi_cdc_putc(set.default_alpha);break;
								case set_gamma:				udi_cdc_putc(set.gamma);		break;
    2a4c:	be c0       	rjmp	.+380    	; 0x2bca <read_USB+0x316>
								case set_smooth_time:		udi_cdc_putc(set.smooth_time);	break;
    2a4e:	80 91 85 29 	lds	r24, 0x2985
    2a52:	90 e0       	ldi	r25, 0x00	; 0
    2a54:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a58:	81 e0       	ldi	r24, 0x01	; 1
								case set_timeout_mode:		udi_cdc_putc(set.timeout_mode);	break;
								case set_timeout_time:		udi_cdc_putc(set.timeout_time);	break;
								case set_alpha:				udi_cdc_putc(set.alpha);		break;
								case set_default_alpha:		udi_cdc_putc(set.default_alpha);break;
								case set_gamma:				udi_cdc_putc(set.gamma);		break;
								case set_smooth_time:		udi_cdc_putc(set.smooth_time);	break;
    2a5a:	b7 c0       	rjmp	.+366    	; 0x2bca <read_USB+0x316>
								case set_alpha_min:			udi_cdc_putc(set.alpha_min);	break;
    2a5c:	80 91 86 29 	lds	r24, 0x2986
    2a60:	90 e0       	ldi	r25, 0x00	; 0
    2a62:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a66:	81 e0       	ldi	r24, 0x01	; 1
								case set_timeout_time:		udi_cdc_putc(set.timeout_time);	break;
								case set_alpha:				udi_cdc_putc(set.alpha);		break;
								case set_default_alpha:		udi_cdc_putc(set.default_alpha);break;
								case set_gamma:				udi_cdc_putc(set.gamma);		break;
								case set_smooth_time:		udi_cdc_putc(set.smooth_time);	break;
								case set_alpha_min:			udi_cdc_putc(set.alpha_min);	break;
    2a68:	b0 c0       	rjmp	.+352    	; 0x2bca <read_USB+0x316>
								case set_lux_max:			udi_cdc_putc(set.lux_max);		break;
    2a6a:	80 91 87 29 	lds	r24, 0x2987
    2a6e:	90 e0       	ldi	r25, 0x00	; 0
    2a70:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a74:	81 e0       	ldi	r24, 0x01	; 1
								case set_alpha:				udi_cdc_putc(set.alpha);		break;
								case set_default_alpha:		udi_cdc_putc(set.default_alpha);break;
								case set_gamma:				udi_cdc_putc(set.gamma);		break;
								case set_smooth_time:		udi_cdc_putc(set.smooth_time);	break;
								case set_alpha_min:			udi_cdc_putc(set.alpha_min);	break;
								case set_lux_max:			udi_cdc_putc(set.lux_max);		break;
    2a76:	a9 c0       	rjmp	.+338    	; 0x2bca <read_USB+0x316>
								case set_stat_Led:			udi_cdc_putc(set.stat_LED);		break;
    2a78:	80 91 88 29 	lds	r24, 0x2988
    2a7c:	90 e0       	ldi	r25, 0x00	; 0
    2a7e:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a82:	81 e0       	ldi	r24, 0x01	; 1
								case set_default_alpha:		udi_cdc_putc(set.default_alpha);break;
								case set_gamma:				udi_cdc_putc(set.gamma);		break;
								case set_smooth_time:		udi_cdc_putc(set.smooth_time);	break;
								case set_alpha_min:			udi_cdc_putc(set.alpha_min);	break;
								case set_lux_max:			udi_cdc_putc(set.lux_max);		break;
								case set_stat_Led:			udi_cdc_putc(set.stat_LED);		break;
    2a84:	a2 c0       	rjmp	.+324    	; 0x2bca <read_USB+0x316>
								case set_stb_Led:			udi_cdc_putc(set.stb_LED);		break;
    2a86:	80 91 89 29 	lds	r24, 0x2989
    2a8a:	90 e0       	ldi	r25, 0x00	; 0
    2a8c:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a90:	81 e0       	ldi	r24, 0x01	; 1
								case set_gamma:				udi_cdc_putc(set.gamma);		break;
								case set_smooth_time:		udi_cdc_putc(set.smooth_time);	break;
								case set_alpha_min:			udi_cdc_putc(set.alpha_min);	break;
								case set_lux_max:			udi_cdc_putc(set.lux_max);		break;
								case set_stat_Led:			udi_cdc_putc(set.stat_LED);		break;
								case set_stb_Led:			udi_cdc_putc(set.stb_LED);		break;
    2a92:	9b c0       	rjmp	.+310    	; 0x2bca <read_USB+0x316>
								case set_count:				udi_cdc_putc(set.count);		break;
    2a94:	80 91 8a 29 	lds	r24, 0x298A
    2a98:	90 e0       	ldi	r25, 0x00	; 0
    2a9a:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2a9e:	81 e0       	ldi	r24, 0x01	; 1
								case set_smooth_time:		udi_cdc_putc(set.smooth_time);	break;
								case set_alpha_min:			udi_cdc_putc(set.alpha_min);	break;
								case set_lux_max:			udi_cdc_putc(set.lux_max);		break;
								case set_stat_Led:			udi_cdc_putc(set.stat_LED);		break;
								case set_stb_Led:			udi_cdc_putc(set.stb_LED);		break;
								case set_count:				udi_cdc_putc(set.count);		break;
    2aa0:	94 c0       	rjmp	.+296    	; 0x2bca <read_USB+0x316>
								case set_OCP:				udi_cdc_putc(set.OCP);			break;
    2aa2:	80 91 8b 29 	lds	r24, 0x298B
    2aa6:	90 e0       	ldi	r25, 0x00	; 0
    2aa8:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2aac:	81 e0       	ldi	r24, 0x01	; 1
								case set_alpha_min:			udi_cdc_putc(set.alpha_min);	break;
								case set_lux_max:			udi_cdc_putc(set.lux_max);		break;
								case set_stat_Led:			udi_cdc_putc(set.stat_LED);		break;
								case set_stb_Led:			udi_cdc_putc(set.stb_LED);		break;
								case set_count:				udi_cdc_putc(set.count);		break;
								case set_OCP:				udi_cdc_putc(set.OCP);			break;
    2aae:	8d c0       	rjmp	.+282    	; 0x2bca <read_USB+0x316>
								case set_OCP_time:			udi_cdc_putc(set.OCP_time);		break;
    2ab0:	80 91 8c 29 	lds	r24, 0x298C
    2ab4:	90 e0       	ldi	r25, 0x00	; 0
    2ab6:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2aba:	81 e0       	ldi	r24, 0x01	; 1
								case set_lux_max:			udi_cdc_putc(set.lux_max);		break;
								case set_stat_Led:			udi_cdc_putc(set.stat_LED);		break;
								case set_stb_Led:			udi_cdc_putc(set.stb_LED);		break;
								case set_count:				udi_cdc_putc(set.count);		break;
								case set_OCP:				udi_cdc_putc(set.OCP);			break;
								case set_OCP_time:			udi_cdc_putc(set.OCP_time);		break;
    2abc:	86 c0       	rjmp	.+268    	; 0x2bca <read_USB+0x316>
								case set_SCP:				udi_cdc_putc(set.SCP);			break;
    2abe:	80 91 8d 29 	lds	r24, 0x298D
    2ac2:	90 e0       	ldi	r25, 0x00	; 0
    2ac4:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2ac8:	81 e0       	ldi	r24, 0x01	; 1
								case set_stat_Led:			udi_cdc_putc(set.stat_LED);		break;
								case set_stb_Led:			udi_cdc_putc(set.stb_LED);		break;
								case set_count:				udi_cdc_putc(set.count);		break;
								case set_OCP:				udi_cdc_putc(set.OCP);			break;
								case set_OCP_time:			udi_cdc_putc(set.OCP_time);		break;
								case set_SCP:				udi_cdc_putc(set.SCP);			break;
    2aca:	7f c0       	rjmp	.+254    	; 0x2bca <read_USB+0x316>
								case set_UVP:				udi_cdc_putc(set.UVP);			break;
    2acc:	80 91 8e 29 	lds	r24, 0x298E
    2ad0:	90 e0       	ldi	r25, 0x00	; 0
    2ad2:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2ad6:	81 e0       	ldi	r24, 0x01	; 1
								case set_stb_Led:			udi_cdc_putc(set.stb_LED);		break;
								case set_count:				udi_cdc_putc(set.count);		break;
								case set_OCP:				udi_cdc_putc(set.OCP);			break;
								case set_OCP_time:			udi_cdc_putc(set.OCP_time);		break;
								case set_SCP:				udi_cdc_putc(set.SCP);			break;
								case set_UVP:				udi_cdc_putc(set.UVP);			break;
    2ad8:	78 c0       	rjmp	.+240    	; 0x2bca <read_USB+0x316>
							}
							break;
		case cmd_set_write:	set_addr  = get_USB_char(); if (set_addr  != get_USB_char()) return false;
    2ada:	d1 de       	rcall	.-606    	; 0x287e <get_USB_char>
    2adc:	d8 2f       	mov	r29, r24
    2ade:	cf de       	rcall	.-610    	; 0x287e <get_USB_char>
    2ae0:	c8 2f       	mov	r28, r24
    2ae2:	8d 13       	cpse	r24, r29
    2ae4:	6d c0       	rjmp	.+218    	; 0x2bc0 <read_USB+0x30c>
							set_value = get_USB_char(); if (set_value != get_USB_char()) return false;
    2ae6:	cb de       	rcall	.-618    	; 0x287e <get_USB_char>
    2ae8:	d8 2f       	mov	r29, r24
    2aea:	c9 de       	rcall	.-622    	; 0x287e <get_USB_char>
    2aec:	8d 13       	cpse	r24, r29
    2aee:	6a c0       	rjmp	.+212    	; 0x2bc4 <read_USB+0x310>
							switch(set_addr)
    2af0:	4c 2f       	mov	r20, r28
    2af2:	50 e0       	ldi	r21, 0x00	; 0
    2af4:	45 33       	cpi	r20, 0x35	; 53
    2af6:	51 05       	cpc	r21, r1
    2af8:	08 f0       	brcs	.+2      	; 0x2afc <read_USB+0x248>
    2afa:	66 c0       	rjmp	.+204    	; 0x2bc8 <read_USB+0x314>
    2afc:	fa 01       	movw	r30, r20
    2afe:	ed 5c       	subi	r30, 0xCD	; 205
    2b00:	fe 4f       	sbci	r31, 0xFE	; 254
    2b02:	0c 94 45 25 	jmp	0x4a8a	; 0x4a8a <__tablejump2__>
							{
								case set_mode:				mode_update(set_value);			break;
    2b06:	4a dd       	rcall	.-1388   	; 0x259c <mode_update>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b08:	81 e0       	ldi	r24, 0x01	; 1
							break;
		case cmd_set_write:	set_addr  = get_USB_char(); if (set_addr  != get_USB_char()) return false;
							set_value = get_USB_char(); if (set_value != get_USB_char()) return false;
							switch(set_addr)
							{
								case set_mode:				mode_update(set_value);			break;
    2b0a:	5f c0       	rjmp	.+190    	; 0x2bca <read_USB+0x316>
								case set_default_mode:		set.default_mode = set_value;	break;
    2b0c:	80 93 7f 29 	sts	0x297F, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b10:	81 e0       	ldi	r24, 0x01	; 1
		case cmd_set_write:	set_addr  = get_USB_char(); if (set_addr  != get_USB_char()) return false;
							set_value = get_USB_char(); if (set_value != get_USB_char()) return false;
							switch(set_addr)
							{
								case set_mode:				mode_update(set_value);			break;
								case set_default_mode:		set.default_mode = set_value;	break;
    2b12:	5b c0       	rjmp	.+182    	; 0x2bca <read_USB+0x316>
								case set_timeout_mode:		set.timeout_mode = set_value;	break;
    2b14:	80 93 80 29 	sts	0x2980, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b18:	81 e0       	ldi	r24, 0x01	; 1
							set_value = get_USB_char(); if (set_value != get_USB_char()) return false;
							switch(set_addr)
							{
								case set_mode:				mode_update(set_value);			break;
								case set_default_mode:		set.default_mode = set_value;	break;
								case set_timeout_mode:		set.timeout_mode = set_value;	break;
    2b1a:	57 c0       	rjmp	.+174    	; 0x2bca <read_USB+0x316>
								case set_timeout_time:		set.timeout_time = set_value;	break;
    2b1c:	80 93 81 29 	sts	0x2981, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b20:	81 e0       	ldi	r24, 0x01	; 1
							switch(set_addr)
							{
								case set_mode:				mode_update(set_value);			break;
								case set_default_mode:		set.default_mode = set_value;	break;
								case set_timeout_mode:		set.timeout_mode = set_value;	break;
								case set_timeout_time:		set.timeout_time = set_value;	break;
    2b22:	53 c0       	rjmp	.+166    	; 0x2bca <read_USB+0x316>
								case set_alpha:				set.alpha = set_value;			break;
    2b24:	80 93 82 29 	sts	0x2982, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b28:	81 e0       	ldi	r24, 0x01	; 1
							{
								case set_mode:				mode_update(set_value);			break;
								case set_default_mode:		set.default_mode = set_value;	break;
								case set_timeout_mode:		set.timeout_mode = set_value;	break;
								case set_timeout_time:		set.timeout_time = set_value;	break;
								case set_alpha:				set.alpha = set_value;			break;
    2b2a:	4f c0       	rjmp	.+158    	; 0x2bca <read_USB+0x316>
								case set_default_alpha:		set.default_alpha = set_value;	break;
    2b2c:	80 93 83 29 	sts	0x2983, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b30:	81 e0       	ldi	r24, 0x01	; 1
								case set_mode:				mode_update(set_value);			break;
								case set_default_mode:		set.default_mode = set_value;	break;
								case set_timeout_mode:		set.timeout_mode = set_value;	break;
								case set_timeout_time:		set.timeout_time = set_value;	break;
								case set_alpha:				set.alpha = set_value;			break;
								case set_default_alpha:		set.default_alpha = set_value;	break;
    2b32:	4b c0       	rjmp	.+150    	; 0x2bca <read_USB+0x316>
								case set_gamma:				set.gamma = set_value;			break;
    2b34:	80 93 84 29 	sts	0x2984, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b38:	81 e0       	ldi	r24, 0x01	; 1
								case set_default_mode:		set.default_mode = set_value;	break;
								case set_timeout_mode:		set.timeout_mode = set_value;	break;
								case set_timeout_time:		set.timeout_time = set_value;	break;
								case set_alpha:				set.alpha = set_value;			break;
								case set_default_alpha:		set.default_alpha = set_value;	break;
								case set_gamma:				set.gamma = set_value;			break;
    2b3a:	47 c0       	rjmp	.+142    	; 0x2bca <read_USB+0x316>
								case set_smooth_time:		set.smooth_time = set_value;	break;
    2b3c:	80 93 85 29 	sts	0x2985, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b40:	81 e0       	ldi	r24, 0x01	; 1
								case set_timeout_mode:		set.timeout_mode = set_value;	break;
								case set_timeout_time:		set.timeout_time = set_value;	break;
								case set_alpha:				set.alpha = set_value;			break;
								case set_default_alpha:		set.default_alpha = set_value;	break;
								case set_gamma:				set.gamma = set_value;			break;
								case set_smooth_time:		set.smooth_time = set_value;	break;
    2b42:	43 c0       	rjmp	.+134    	; 0x2bca <read_USB+0x316>
								case set_alpha_min:			set.alpha_min = set_value;		break;
    2b44:	80 93 86 29 	sts	0x2986, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b48:	81 e0       	ldi	r24, 0x01	; 1
								case set_timeout_time:		set.timeout_time = set_value;	break;
								case set_alpha:				set.alpha = set_value;			break;
								case set_default_alpha:		set.default_alpha = set_value;	break;
								case set_gamma:				set.gamma = set_value;			break;
								case set_smooth_time:		set.smooth_time = set_value;	break;
								case set_alpha_min:			set.alpha_min = set_value;		break;
    2b4a:	3f c0       	rjmp	.+126    	; 0x2bca <read_USB+0x316>
								case set_lux_max:			set.lux_max = set_value;		break;
    2b4c:	80 93 87 29 	sts	0x2987, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b50:	81 e0       	ldi	r24, 0x01	; 1
								case set_alpha:				set.alpha = set_value;			break;
								case set_default_alpha:		set.default_alpha = set_value;	break;
								case set_gamma:				set.gamma = set_value;			break;
								case set_smooth_time:		set.smooth_time = set_value;	break;
								case set_alpha_min:			set.alpha_min = set_value;		break;
								case set_lux_max:			set.lux_max = set_value;		break;
    2b52:	3b c0       	rjmp	.+118    	; 0x2bca <read_USB+0x316>
								case set_stat_Led:			set.stat_LED = set_value;		break;
    2b54:	80 93 88 29 	sts	0x2988, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b58:	81 e0       	ldi	r24, 0x01	; 1
								case set_default_alpha:		set.default_alpha = set_value;	break;
								case set_gamma:				set.gamma = set_value;			break;
								case set_smooth_time:		set.smooth_time = set_value;	break;
								case set_alpha_min:			set.alpha_min = set_value;		break;
								case set_lux_max:			set.lux_max = set_value;		break;
								case set_stat_Led:			set.stat_LED = set_value;		break;
    2b5a:	37 c0       	rjmp	.+110    	; 0x2bca <read_USB+0x316>
								case set_stb_Led:			set.stb_LED = set_value;		break;
    2b5c:	80 93 89 29 	sts	0x2989, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b60:	81 e0       	ldi	r24, 0x01	; 1
								case set_gamma:				set.gamma = set_value;			break;
								case set_smooth_time:		set.smooth_time = set_value;	break;
								case set_alpha_min:			set.alpha_min = set_value;		break;
								case set_lux_max:			set.lux_max = set_value;		break;
								case set_stat_Led:			set.stat_LED = set_value;		break;
								case set_stb_Led:			set.stb_LED = set_value;		break;
    2b62:	33 c0       	rjmp	.+102    	; 0x2bca <read_USB+0x316>
								case set_count:				set.count = set_value;			break;
    2b64:	80 93 8a 29 	sts	0x298A, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b68:	81 e0       	ldi	r24, 0x01	; 1
								case set_smooth_time:		set.smooth_time = set_value;	break;
								case set_alpha_min:			set.alpha_min = set_value;		break;
								case set_lux_max:			set.lux_max = set_value;		break;
								case set_stat_Led:			set.stat_LED = set_value;		break;
								case set_stb_Led:			set.stb_LED = set_value;		break;
								case set_count:				set.count = set_value;			break;
    2b6a:	2f c0       	rjmp	.+94     	; 0x2bca <read_USB+0x316>
								case set_OCP:				set.OCP = set_value;			break;
    2b6c:	80 93 8b 29 	sts	0x298B, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b70:	81 e0       	ldi	r24, 0x01	; 1
								case set_alpha_min:			set.alpha_min = set_value;		break;
								case set_lux_max:			set.lux_max = set_value;		break;
								case set_stat_Led:			set.stat_LED = set_value;		break;
								case set_stb_Led:			set.stb_LED = set_value;		break;
								case set_count:				set.count = set_value;			break;
								case set_OCP:				set.OCP = set_value;			break;
    2b72:	2b c0       	rjmp	.+86     	; 0x2bca <read_USB+0x316>
								case set_OCP_time:			set.OCP_time = set_value;		break;
    2b74:	80 93 8c 29 	sts	0x298C, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b78:	81 e0       	ldi	r24, 0x01	; 1
								case set_lux_max:			set.lux_max = set_value;		break;
								case set_stat_Led:			set.stat_LED = set_value;		break;
								case set_stb_Led:			set.stb_LED = set_value;		break;
								case set_count:				set.count = set_value;			break;
								case set_OCP:				set.OCP = set_value;			break;
								case set_OCP_time:			set.OCP_time = set_value;		break;
    2b7a:	27 c0       	rjmp	.+78     	; 0x2bca <read_USB+0x316>
								case set_SCP:				set.SCP = set_value;			break;
    2b7c:	80 93 8d 29 	sts	0x298D, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b80:	81 e0       	ldi	r24, 0x01	; 1
								case set_stat_Led:			set.stat_LED = set_value;		break;
								case set_stb_Led:			set.stb_LED = set_value;		break;
								case set_count:				set.count = set_value;			break;
								case set_OCP:				set.OCP = set_value;			break;
								case set_OCP_time:			set.OCP_time = set_value;		break;
								case set_SCP:				set.SCP = set_value;			break;
    2b82:	23 c0       	rjmp	.+70     	; 0x2bca <read_USB+0x316>
								case set_UVP:				set.UVP = set_value;			break;
    2b84:	80 93 8e 29 	sts	0x298E, r24
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2b88:	81 e0       	ldi	r24, 0x01	; 1
								case set_stb_Led:			set.stb_LED = set_value;		break;
								case set_count:				set.count = set_value;			break;
								case set_OCP:				set.OCP = set_value;			break;
								case set_OCP_time:			set.OCP_time = set_value;		break;
								case set_SCP:				set.SCP = set_value;			break;
								case set_UVP:				set.UVP = set_value;			break;
    2b8a:	1f c0       	rjmp	.+62     	; 0x2bca <read_USB+0x316>
								default: return false;
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
    2b8c:	41 e1       	ldi	r20, 0x11	; 17
    2b8e:	50 e0       	ldi	r21, 0x00	; 0
    2b90:	60 e2       	ldi	r22, 0x20	; 32
    2b92:	70 e0       	ldi	r23, 0x00	; 0
    2b94:	8e e7       	ldi	r24, 0x7E	; 126
    2b96:	99 e2       	ldi	r25, 0x29	; 41
    2b98:	0e 94 8c 26 	call	0x4d18	; 0x4d18 <__eewr_block_x32a4u>
		default:			return false;
	}
	return true;
    2b9c:	81 e0       	ldi	r24, 0x01	; 1
								case set_SCP:				set.SCP = set_value;			break;
								case set_UVP:				set.UVP = set_value;			break;
								default: return false;
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
    2b9e:	15 c0       	rjmp	.+42     	; 0x2bca <read_USB+0x316>
	char usb_rx=get_USB_char();
	if(usb_rx==preamble[0])
	for(uint_fast8_t i=1;i<sizeof(preamble);i++)
	{
		if (get_USB_char() != preamble[i])
		return false;
    2ba0:	80 e0       	ldi	r24, 0x00	; 0
    2ba2:	13 c0       	rjmp	.+38     	; 0x2bca <read_USB+0x316>
    2ba4:	80 e0       	ldi	r24, 0x00	; 0
    2ba6:	11 c0       	rjmp	.+34     	; 0x2bca <read_USB+0x316>
    2ba8:	80 e0       	ldi	r24, 0x00	; 0
    2baa:	0f c0       	rjmp	.+30     	; 0x2bca <read_USB+0x316>
	else if(usb_rx==pre_ada[0])
	{
		for(uint_fast8_t i=1;i<sizeof(pre_ada);i++)
		{
			if (get_USB_char() != pre_ada[i])
			return false;
    2bac:	80 e0       	ldi	r24, 0x00	; 0
    2bae:	0d c0       	rjmp	.+26     	; 0x2bca <read_USB+0x316>
    2bb0:	80 e0       	ldi	r24, 0x00	; 0
    2bb2:	0b c0       	rjmp	.+22     	; 0x2bca <read_USB+0x316>
								case set_UVP:				set.UVP = set_value;			break;
								default: return false;
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
    2bb4:	80 e0       	ldi	r24, 0x00	; 0
    2bb6:	09 c0       	rjmp	.+18     	; 0x2bca <read_USB+0x316>
		case cmd_raw_data:	//if(set.mode == mode_single_led)
		switch(set.mode)
		{	case mode_usb_single:	udi_cdc_read_buf(&back_buffer,3);
			SPI_start();
			break;
			case mode_usb_multi:	return false;
    2bb8:	80 e0       	ldi	r24, 0x00	; 0
    2bba:	07 c0       	rjmp	.+14     	; 0x2bca <read_USB+0x316>
							}
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
    2bbc:	81 e0       	ldi	r24, 0x01	; 1
    2bbe:	05 c0       	rjmp	.+10     	; 0x2bca <read_USB+0x316>
								case set_OCP_time:			udi_cdc_putc(set.OCP_time);		break;
								case set_SCP:				udi_cdc_putc(set.SCP);			break;
								case set_UVP:				udi_cdc_putc(set.UVP);			break;
							}
							break;
		case cmd_set_write:	set_addr  = get_USB_char(); if (set_addr  != get_USB_char()) return false;
    2bc0:	80 e0       	ldi	r24, 0x00	; 0
    2bc2:	03 c0       	rjmp	.+6      	; 0x2bca <read_USB+0x316>
							set_value = get_USB_char(); if (set_value != get_USB_char()) return false;
    2bc4:	80 e0       	ldi	r24, 0x00	; 0
    2bc6:	01 c0       	rjmp	.+2      	; 0x2bca <read_USB+0x316>
								case set_count:				set.count = set_value;			break;
								case set_OCP:				set.OCP = set_value;			break;
								case set_OCP_time:			set.OCP_time = set_value;		break;
								case set_SCP:				set.SCP = set_value;			break;
								case set_UVP:				set.UVP = set_value;			break;
								default: return false;
    2bc8:	80 e0       	ldi	r24, 0x00	; 0
							break;
		case cmd_set_save:	eeprom_write_block(&set, (uint8_t *) set_EE_offset, sizeof(set)); break;
		default:			return false;
	}
	return true;
};
    2bca:	df 91       	pop	r29
    2bcc:	cf 91       	pop	r28
    2bce:	08 95       	ret

00002bd0 <main>:
}


int main (void)
{
	board_init();
    2bd0:	0e 94 5f 03 	call	0x6be	; 0x6be <board_init>
	read_settings();
    2bd4:	a0 da       	rcall	.-2752   	; 0x2116 <read_settings>
	dma_init();
    2bd6:	72 dc       	rcall	.-1820   	; 0x24bc <dma_init>
	callback_init();
    2bd8:	ac d9       	rcall	.-3240   	; 0x1f32 <callback_init>
    2bda:	6f e2       	ldi	r22, 0x2F	; 47
    2bdc:	70 e0       	ldi	r23, 0x00	; 0
    2bde:	82 e0       	ldi	r24, 0x02	; 2
    2be0:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
		break;
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
    2be4:	c8 2f       	mov	r28, r24
    2be6:	d0 e0       	ldi	r29, 0x00	; 0
		data <<= 8;
    2be8:	dc 2f       	mov	r29, r28
    2bea:	cc 27       	eor	r28, r28
    2bec:	6e e2       	ldi	r22, 0x2E	; 46
    2bee:	70 e0       	ldi	r23, 0x00	; 0
    2bf0:	82 e0       	ldi	r24, 0x02	; 2
    2bf2:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
		data |= nvm_read_production_signature_row(TEMPSENSE0);
    2bf6:	9e 01       	movw	r18, r28
    2bf8:	28 2b       	or	r18, r24
    2bfa:	c9 01       	movw	r24, r18
	temp_cal=adc_get_calibration_data(ADC_CAL_TEMPSENSE)/2; // calibration data is for unsigned mode, which has a positive offset of about 200
    2bfc:	96 95       	lsr	r25
    2bfe:	87 95       	ror	r24
    2c00:	80 93 2b 23 	sts	0x232B, r24
    2c04:	90 93 2c 23 	sts	0x232C, r25
	adc_enable(&ADCA);
    2c08:	80 e0       	ldi	r24, 0x00	; 0
    2c0a:	92 e0       	ldi	r25, 0x02	; 2
    2c0c:	0e 94 2b 05 	call	0xa56	; 0xa56 <adc_enable>
	udc_start();
    2c10:	0e 94 a9 21 	call	0x4352	; 0x4352 <udc_start>
 * }
 * \endcode
 */
static inline bool udc_include_vbus_monitoring(void)
{
	return udd_include_vbus_monitoring();
    2c14:	fd d2       	rcall	.+1530   	; 0x3210 <udd_include_vbus_monitoring>
	if (!udc_include_vbus_monitoring())
    2c16:	81 11       	cpse	r24, r1
    2c18:	08 c0       	rjmp	.+16     	; 0x2c2a <main+0x5a>
    2c1a:	e0 e6       	ldi	r30, 0x60	; 96
    2c1c:	f6 e0       	ldi	r31, 0x06	; 6
    2c1e:	80 85       	ldd	r24, Z+8	; 0x08
	{
		if(ioport_get_pin_level(USB_VBUS))
    2c20:	83 fd       	sbrc	r24, 3
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
    2c22:	f8 d2       	rcall	.+1520   	; 0x3214 <udd_attach>
			udc_attach();
		PORTD_INTCTRL = 1;
    2c24:	81 e0       	ldi	r24, 0x01	; 1
    2c26:	80 93 69 06 	sts	0x0669, r24
	}
	if (set.default_mode >= mode_prev_offset)
    2c2a:	80 91 7f 29 	lds	r24, 0x297F
    2c2e:	88 23       	and	r24, r24
    2c30:	3c f4       	brge	.+14     	; 0x2c40 <main+0x70>
		mode_update(set.default_mode - mode_prev_offset);
    2c32:	80 58       	subi	r24, 0x80	; 128
    2c34:	b3 dc       	rcall	.-1690   	; 0x259c <mode_update>
				udi_cdc_putc(nack);
			}
			usb_data_pending = false;
			while(udi_cdc_is_rx_ready()) udi_cdc_getc();
		}
		switch (set.mode)
    2c36:	ce e7       	ldi	r28, 0x7E	; 126
    2c38:	d9 e2       	ldi	r29, 0x29	; 41
		{
			//case mode_light_bar:	status_bar(measure.light, 4000, set.count); SPI_start(); break;
			case mode_mood_lamp:	Mood_Lamp(set.count); gamma_map(); SPI_start(); break;
    2c3a:	0a e8       	ldi	r16, 0x8A	; 138
    2c3c:	19 e2       	ldi	r17, 0x29	; 41
    2c3e:	02 c0       	rjmp	.+4      	; 0x2c44 <main+0x74>
		PORTD_INTCTRL = 1;
	}
	if (set.default_mode >= mode_prev_offset)
		mode_update(set.default_mode - mode_prev_offset);
	else
		mode_update(set.default_mode);	
    2c40:	ad dc       	rcall	.-1702   	; 0x259c <mode_update>
    2c42:	f9 cf       	rjmp	.-14     	; 0x2c36 <main+0x66>
		
	while(1)
	{
		if (usb_data_pending) 
    2c44:	80 91 29 23 	lds	r24, 0x2329
    2c48:	88 23       	and	r24, r24
    2c4a:	11 f1       	breq	.+68     	; 0x2c90 <main+0xc0>
		{
			if (read_USB() & !timeout_flag)		
    2c4c:	33 de       	rcall	.-922    	; 0x28b4 <read_USB>
    2c4e:	40 91 2e 23 	lds	r20, 0x232E
    2c52:	90 e0       	ldi	r25, 0x00	; 0
    2c54:	21 e0       	ldi	r18, 0x01	; 1
    2c56:	30 e0       	ldi	r19, 0x00	; 0
    2c58:	44 23       	and	r20, r20
    2c5a:	11 f0       	breq	.+4      	; 0x2c60 <main+0x90>
    2c5c:	20 e0       	ldi	r18, 0x00	; 0
    2c5e:	30 e0       	ldi	r19, 0x00	; 0
    2c60:	28 23       	and	r18, r24
    2c62:	39 23       	and	r19, r25
    2c64:	23 2b       	or	r18, r19
    2c66:	29 f0       	breq	.+10     	; 0x2c72 <main+0xa2>
				udi_cdc_putc(ack);
    2c68:	87 e7       	ldi	r24, 0x77	; 119
    2c6a:	90 e0       	ldi	r25, 0x00	; 0
    2c6c:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
    2c70:	06 c0       	rjmp	.+12     	; 0x2c7e <main+0xae>
			else 
			{ 
				timeout_flag = false;
    2c72:	10 92 2e 23 	sts	0x232E, r1
				udi_cdc_putc(nack);
    2c76:	8f ef       	ldi	r24, 0xFF	; 255
    2c78:	90 e0       	ldi	r25, 0x00	; 0
    2c7a:	0e 94 50 20 	call	0x40a0	; 0x40a0 <udi_cdc_putc>
			}
			usb_data_pending = false;
    2c7e:	10 92 29 23 	sts	0x2329, r1
			while(udi_cdc_is_rx_ready()) udi_cdc_getc();
    2c82:	02 c0       	rjmp	.+4      	; 0x2c88 <main+0xb8>
    2c84:	0e 94 70 1f 	call	0x3ee0	; 0x3ee0 <udi_cdc_getc>
    2c88:	0e 94 24 1f 	call	0x3e48	; 0x3e48 <udi_cdc_is_rx_ready>
    2c8c:	81 11       	cpse	r24, r1
    2c8e:	fa cf       	rjmp	.-12     	; 0x2c84 <main+0xb4>
		}
		switch (set.mode)
    2c90:	88 81       	ld	r24, Y
    2c92:	80 38       	cpi	r24, 0x80	; 128
    2c94:	49 f0       	breq	.+18     	; 0x2ca8 <main+0xd8>
    2c96:	18 f4       	brcc	.+6      	; 0x2c9e <main+0xce>
    2c98:	88 23       	and	r24, r24
    2c9a:	c1 f0       	breq	.+48     	; 0x2ccc <main+0xfc>
    2c9c:	d3 cf       	rjmp	.-90     	; 0x2c44 <main+0x74>
    2c9e:	81 39       	cpi	r24, 0x91	; 145
    2ca0:	49 f0       	breq	.+18     	; 0x2cb4 <main+0xe4>
    2ca2:	82 39       	cpi	r24, 0x92	; 146
    2ca4:	69 f0       	breq	.+26     	; 0x2cc0 <main+0xf0>
    2ca6:	ce cf       	rjmp	.-100    	; 0x2c44 <main+0x74>
		{
			//case mode_light_bar:	status_bar(measure.light, 4000, set.count); SPI_start(); break;
			case mode_mood_lamp:	Mood_Lamp(set.count); gamma_map(); SPI_start(); break;
    2ca8:	f8 01       	movw	r30, r16
    2caa:	80 81       	ld	r24, Z
    2cac:	c3 da       	rcall	.-2682   	; 0x2234 <Mood_Lamp>
    2cae:	3c da       	rcall	.-2952   	; 0x2128 <gamma_map>
    2cb0:	9d dd       	rcall	.-1222   	; 0x27ec <SPI_start>
    2cb2:	c8 cf       	rjmp	.-112    	; 0x2c44 <main+0x74>
			case mode_rainbow:		Rainbow(set.count); gamma_map(); SPI_start(); break;
    2cb4:	f8 01       	movw	r30, r16
    2cb6:	80 81       	ld	r24, Z
    2cb8:	f9 da       	rcall	.-2574   	; 0x22ac <Rainbow>
    2cba:	36 da       	rcall	.-2964   	; 0x2128 <gamma_map>
    2cbc:	97 dd       	rcall	.-1234   	; 0x27ec <SPI_start>
    2cbe:	c2 cf       	rjmp	.-124    	; 0x2c44 <main+0x74>
			case mode_colorswirl:	Colorswirl(set.count); gamma_map(); SPI_start(); break;
    2cc0:	f8 01       	movw	r30, r16
    2cc2:	80 81       	ld	r24, Z
    2cc4:	49 db       	rcall	.-2414   	; 0x2358 <Colorswirl>
    2cc6:	30 da       	rcall	.-2976   	; 0x2128 <gamma_map>
    2cc8:	91 dd       	rcall	.-1246   	; 0x27ec <SPI_start>
    2cca:	bc cf       	rjmp	.-136    	; 0x2c44 <main+0x74>
			case mode_off:			power_down(); break;	
    2ccc:	49 d9       	rcall	.-3438   	; 0x1f60 <power_down>
    2cce:	ba cf       	rjmp	.-140    	; 0x2c44 <main+0x74>

00002cd0 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    2cd0:	81 11       	cpse	r24, r1
    2cd2:	18 c0       	rjmp	.+48     	; 0x2d04 <udd_sleep_mode+0x34>
    2cd4:	90 91 60 24 	lds	r25, 0x2460
    2cd8:	99 23       	and	r25, r25
    2cda:	89 f0       	breq	.+34     	; 0x2cfe <udd_sleep_mode+0x2e>
    2cdc:	9f b7       	in	r25, 0x3f	; 63
    2cde:	f8 94       	cli
    2ce0:	e0 e9       	ldi	r30, 0x90	; 144
    2ce2:	f9 e2       	ldi	r31, 0x29	; 41
    2ce4:	20 81       	ld	r18, Z
    2ce6:	21 50       	subi	r18, 0x01	; 1
    2ce8:	20 83       	st	Z, r18
    2cea:	9f bf       	out	0x3f, r25	; 63
    2cec:	08 c0       	rjmp	.+16     	; 0x2cfe <udd_sleep_mode+0x2e>
    2cee:	9f b7       	in	r25, 0x3f	; 63
    2cf0:	f8 94       	cli
    2cf2:	e0 e9       	ldi	r30, 0x90	; 144
    2cf4:	f9 e2       	ldi	r31, 0x29	; 41
    2cf6:	20 81       	ld	r18, Z
    2cf8:	2f 5f       	subi	r18, 0xFF	; 255
    2cfa:	20 83       	st	Z, r18
    2cfc:	9f bf       	out	0x3f, r25	; 63
    2cfe:	80 93 60 24 	sts	0x2460, r24
    2d02:	08 95       	ret
    2d04:	90 91 60 24 	lds	r25, 0x2460
    2d08:	99 23       	and	r25, r25
    2d0a:	89 f3       	breq	.-30     	; 0x2cee <udd_sleep_mode+0x1e>
    2d0c:	f8 cf       	rjmp	.-16     	; 0x2cfe <udd_sleep_mode+0x2e>

00002d0e <udd_ctrl_init>:
    2d0e:	0f 93       	push	r16
    2d10:	e8 ec       	ldi	r30, 0xC8	; 200
    2d12:	f4 e0       	ldi	r31, 0x04	; 4
    2d14:	80 81       	ld	r24, Z
    2d16:	8f 7d       	andi	r24, 0xDF	; 223
    2d18:	80 83       	st	Z, r24
    2d1a:	80 81       	ld	r24, Z
    2d1c:	8f 7d       	andi	r24, 0xDF	; 223
    2d1e:	80 83       	st	Z, r24
    2d20:	e4 e3       	ldi	r30, 0x34	; 52
    2d22:	f4 e2       	ldi	r31, 0x24	; 36
    2d24:	02 e0       	ldi	r16, 0x02	; 2
    2d26:	05 93       	las	Z, r16
    2d28:	10 92 36 24 	sts	0x2436, r1
    2d2c:	10 92 37 24 	sts	0x2437, r1
    2d30:	00 e2       	ldi	r16, 0x20	; 32
    2d32:	06 93       	lac	Z, r16
    2d34:	00 e4       	ldi	r16, 0x40	; 64
    2d36:	06 93       	lac	Z, r16
    2d38:	ec e2       	ldi	r30, 0x2C	; 44
    2d3a:	f4 e2       	ldi	r31, 0x24	; 36
    2d3c:	00 e2       	ldi	r16, 0x20	; 32
    2d3e:	06 93       	lac	Z, r16
    2d40:	00 e4       	ldi	r16, 0x40	; 64
    2d42:	06 93       	lac	Z, r16
    2d44:	10 92 a1 29 	sts	0x29A1, r1
    2d48:	10 92 a2 29 	sts	0x29A2, r1
    2d4c:	10 92 a3 29 	sts	0x29A3, r1
    2d50:	10 92 a4 29 	sts	0x29A4, r1
    2d54:	10 92 9f 29 	sts	0x299F, r1
    2d58:	10 92 a0 29 	sts	0x29A0, r1
    2d5c:	10 92 1c 24 	sts	0x241C, r1
    2d60:	0f 91       	pop	r16
    2d62:	08 95       	ret

00002d64 <udd_ctrl_stall_data>:
    2d64:	0f 93       	push	r16
    2d66:	85 e0       	ldi	r24, 0x05	; 5
    2d68:	80 93 1c 24 	sts	0x241C, r24
    2d6c:	e5 e3       	ldi	r30, 0x35	; 53
    2d6e:	f4 e2       	ldi	r31, 0x24	; 36
    2d70:	04 e0       	ldi	r16, 0x04	; 4
    2d72:	05 93       	las	Z, r16
    2d74:	ed e2       	ldi	r30, 0x2D	; 45
    2d76:	f4 e2       	ldi	r31, 0x24	; 36
    2d78:	04 e0       	ldi	r16, 0x04	; 4
    2d7a:	05 93       	las	Z, r16
    2d7c:	0f 91       	pop	r16
    2d7e:	08 95       	ret

00002d80 <udd_ctrl_send_zlp_in>:
    2d80:	0f 93       	push	r16
    2d82:	83 e0       	ldi	r24, 0x03	; 3
    2d84:	80 93 1c 24 	sts	0x241C, r24
    2d88:	10 92 36 24 	sts	0x2436, r1
    2d8c:	10 92 37 24 	sts	0x2437, r1
    2d90:	e4 e3       	ldi	r30, 0x34	; 52
    2d92:	f4 e2       	ldi	r31, 0x24	; 36
    2d94:	02 e0       	ldi	r16, 0x02	; 2
    2d96:	06 93       	lac	Z, r16
    2d98:	0f 91       	pop	r16
    2d9a:	08 95       	ret

00002d9c <udd_ctrl_endofrequest>:
    2d9c:	e0 91 a1 29 	lds	r30, 0x29A1
    2da0:	f0 91 a2 29 	lds	r31, 0x29A2
    2da4:	30 97       	sbiw	r30, 0x00	; 0
    2da6:	09 f0       	breq	.+2      	; 0x2daa <udd_ctrl_endofrequest+0xe>
    2da8:	09 95       	icall
    2daa:	08 95       	ret

00002dac <udd_ctrl_in_sent>:
    2dac:	0f 93       	push	r16
    2dae:	cf 93       	push	r28
    2db0:	df 93       	push	r29
    2db2:	80 91 1c 24 	lds	r24, 0x241C
    2db6:	83 30       	cpi	r24, 0x03	; 3
    2db8:	19 f4       	brne	.+6      	; 0x2dc0 <udd_ctrl_in_sent+0x14>
    2dba:	f0 df       	rcall	.-32     	; 0x2d9c <udd_ctrl_endofrequest>
    2dbc:	a8 df       	rcall	.-176    	; 0x2d0e <udd_ctrl_init>
    2dbe:	60 c0       	rjmp	.+192    	; 0x2e80 <udd_ctrl_in_sent+0xd4>
    2dc0:	80 91 18 24 	lds	r24, 0x2418
    2dc4:	90 91 19 24 	lds	r25, 0x2419
    2dc8:	c0 91 9f 29 	lds	r28, 0x299F
    2dcc:	d0 91 a0 29 	lds	r29, 0x29A0
    2dd0:	c8 1b       	sub	r28, r24
    2dd2:	d9 0b       	sbc	r29, r25
    2dd4:	71 f5       	brne	.+92     	; 0x2e32 <udd_ctrl_in_sent+0x86>
    2dd6:	20 91 1a 24 	lds	r18, 0x241A
    2dda:	30 91 1b 24 	lds	r19, 0x241B
    2dde:	82 0f       	add	r24, r18
    2de0:	93 1f       	adc	r25, r19
    2de2:	80 93 1a 24 	sts	0x241A, r24
    2de6:	90 93 1b 24 	sts	0x241B, r25
    2dea:	20 91 9b 29 	lds	r18, 0x299B
    2dee:	30 91 9c 29 	lds	r19, 0x299C
    2df2:	82 17       	cp	r24, r18
    2df4:	93 07       	cpc	r25, r19
    2df6:	21 f0       	breq	.+8      	; 0x2e00 <udd_ctrl_in_sent+0x54>
    2df8:	80 91 33 23 	lds	r24, 0x2333
    2dfc:	88 23       	and	r24, r24
    2dfe:	41 f0       	breq	.+16     	; 0x2e10 <udd_ctrl_in_sent+0x64>
    2e00:	84 e0       	ldi	r24, 0x04	; 4
    2e02:	80 93 1c 24 	sts	0x241C, r24
    2e06:	ec e2       	ldi	r30, 0x2C	; 44
    2e08:	f4 e2       	ldi	r31, 0x24	; 36
    2e0a:	02 e0       	ldi	r16, 0x02	; 2
    2e0c:	06 93       	lac	Z, r16
    2e0e:	38 c0       	rjmp	.+112    	; 0x2e80 <udd_ctrl_in_sent+0xd4>
    2e10:	e0 91 a3 29 	lds	r30, 0x29A3
    2e14:	f0 91 a4 29 	lds	r31, 0x29A4
    2e18:	30 97       	sbiw	r30, 0x00	; 0
    2e1a:	99 f0       	breq	.+38     	; 0x2e42 <udd_ctrl_in_sent+0x96>
    2e1c:	09 95       	icall
    2e1e:	88 23       	and	r24, r24
    2e20:	81 f0       	breq	.+32     	; 0x2e42 <udd_ctrl_in_sent+0x96>
    2e22:	10 92 18 24 	sts	0x2418, r1
    2e26:	10 92 19 24 	sts	0x2419, r1
    2e2a:	c0 91 9f 29 	lds	r28, 0x299F
    2e2e:	d0 91 a0 29 	lds	r29, 0x29A0
    2e32:	c0 34       	cpi	r28, 0x40	; 64
    2e34:	d1 05       	cpc	r29, r1
    2e36:	28 f0       	brcs	.+10     	; 0x2e42 <udd_ctrl_in_sent+0x96>
    2e38:	10 92 33 23 	sts	0x2333, r1
    2e3c:	c0 e4       	ldi	r28, 0x40	; 64
    2e3e:	d0 e0       	ldi	r29, 0x00	; 0
    2e40:	03 c0       	rjmp	.+6      	; 0x2e48 <udd_ctrl_in_sent+0x9c>
    2e42:	81 e0       	ldi	r24, 0x01	; 1
    2e44:	80 93 33 23 	sts	0x2333, r24
    2e48:	c0 93 36 24 	sts	0x2436, r28
    2e4c:	d0 93 37 24 	sts	0x2437, r29
    2e50:	80 91 18 24 	lds	r24, 0x2418
    2e54:	90 91 19 24 	lds	r25, 0x2419
    2e58:	20 91 9d 29 	lds	r18, 0x299D
    2e5c:	30 91 9e 29 	lds	r19, 0x299E
    2e60:	28 0f       	add	r18, r24
    2e62:	39 1f       	adc	r19, r25
    2e64:	20 93 38 24 	sts	0x2438, r18
    2e68:	30 93 39 24 	sts	0x2439, r19
    2e6c:	c8 0f       	add	r28, r24
    2e6e:	d9 1f       	adc	r29, r25
    2e70:	c0 93 18 24 	sts	0x2418, r28
    2e74:	d0 93 19 24 	sts	0x2419, r29
    2e78:	e4 e3       	ldi	r30, 0x34	; 52
    2e7a:	f4 e2       	ldi	r31, 0x24	; 36
    2e7c:	02 e0       	ldi	r16, 0x02	; 2
    2e7e:	06 93       	lac	Z, r16
    2e80:	df 91       	pop	r29
    2e82:	cf 91       	pop	r28
    2e84:	0f 91       	pop	r16
    2e86:	08 95       	ret

00002e88 <udd_ep_get_size>:
    2e88:	fc 01       	movw	r30, r24
    2e8a:	81 81       	ldd	r24, Z+1	; 0x01
    2e8c:	87 70       	andi	r24, 0x07	; 7
    2e8e:	90 e0       	ldi	r25, 0x00	; 0
    2e90:	fc 01       	movw	r30, r24
    2e92:	31 97       	sbiw	r30, 0x01	; 1
    2e94:	e7 30       	cpi	r30, 0x07	; 7
    2e96:	f1 05       	cpc	r31, r1
    2e98:	20 f4       	brcc	.+8      	; 0x2ea2 <udd_ep_get_size+0x1a>
    2e9a:	e8 59       	subi	r30, 0x98	; 152
    2e9c:	fe 4f       	sbci	r31, 0xFE	; 254
    2e9e:	0c 94 45 25 	jmp	0x4a8a	; 0x4a8a <__tablejump2__>
    2ea2:	88 e0       	ldi	r24, 0x08	; 8
    2ea4:	90 e0       	ldi	r25, 0x00	; 0
    2ea6:	08 95       	ret
    2ea8:	80 e2       	ldi	r24, 0x20	; 32
    2eaa:	90 e0       	ldi	r25, 0x00	; 0
    2eac:	08 95       	ret
    2eae:	80 e4       	ldi	r24, 0x40	; 64
    2eb0:	90 e0       	ldi	r25, 0x00	; 0
    2eb2:	08 95       	ret
    2eb4:	80 e8       	ldi	r24, 0x80	; 128
    2eb6:	90 e0       	ldi	r25, 0x00	; 0
    2eb8:	08 95       	ret
    2eba:	80 e0       	ldi	r24, 0x00	; 0
    2ebc:	91 e0       	ldi	r25, 0x01	; 1
    2ebe:	08 95       	ret
    2ec0:	80 e0       	ldi	r24, 0x00	; 0
    2ec2:	92 e0       	ldi	r25, 0x02	; 2
    2ec4:	08 95       	ret
    2ec6:	8f ef       	ldi	r24, 0xFF	; 255
    2ec8:	93 e0       	ldi	r25, 0x03	; 3
    2eca:	08 95       	ret
    2ecc:	80 e1       	ldi	r24, 0x10	; 16
    2ece:	90 e0       	ldi	r25, 0x00	; 0
    2ed0:	08 95       	ret

00002ed2 <udd_ep_get_job>:
    2ed2:	28 2f       	mov	r18, r24
    2ed4:	2f 70       	andi	r18, 0x0F	; 15
    2ed6:	30 e0       	ldi	r19, 0x00	; 0
    2ed8:	22 0f       	add	r18, r18
    2eda:	33 1f       	adc	r19, r19
    2edc:	99 27       	eor	r25, r25
    2ede:	87 fd       	sbrc	r24, 7
    2ee0:	90 95       	com	r25
    2ee2:	88 27       	eor	r24, r24
    2ee4:	99 0f       	add	r25, r25
    2ee6:	88 1f       	adc	r24, r24
    2ee8:	99 27       	eor	r25, r25
    2eea:	82 0f       	add	r24, r18
    2eec:	93 1f       	adc	r25, r19
    2eee:	02 97       	sbiw	r24, 0x02	; 2
    2ef0:	9c 01       	movw	r18, r24
    2ef2:	22 0f       	add	r18, r18
    2ef4:	33 1f       	adc	r19, r19
    2ef6:	22 0f       	add	r18, r18
    2ef8:	33 1f       	adc	r19, r19
    2efa:	22 0f       	add	r18, r18
    2efc:	33 1f       	adc	r19, r19
    2efe:	82 0f       	add	r24, r18
    2f00:	93 1f       	adc	r25, r19
    2f02:	8c 54       	subi	r24, 0x4C	; 76
    2f04:	9c 4d       	sbci	r25, 0xDC	; 220
    2f06:	08 95       	ret

00002f08 <udd_ctrl_interrupt_tc_setup>:
    2f08:	0f 93       	push	r16
    2f0a:	cf 93       	push	r28
    2f0c:	80 91 cc 04 	lds	r24, 0x04CC
    2f10:	80 ff       	sbrs	r24, 0
    2f12:	63 c0       	rjmp	.+198    	; 0x2fda <udd_ctrl_interrupt_tc_setup+0xd2>
    2f14:	81 e0       	ldi	r24, 0x01	; 1
    2f16:	80 93 cc 04 	sts	0x04CC, r24
    2f1a:	ec e2       	ldi	r30, 0x2C	; 44
    2f1c:	f4 e2       	ldi	r31, 0x24	; 36
    2f1e:	00 e8       	ldi	r16, 0x80	; 128
    2f20:	06 93       	lac	Z, r16
    2f22:	e4 e3       	ldi	r30, 0x34	; 52
    2f24:	f4 e2       	ldi	r31, 0x24	; 36
    2f26:	00 e8       	ldi	r16, 0x80	; 128
    2f28:	06 93       	lac	Z, r16
    2f2a:	80 93 ca 04 	sts	0x04CA, r24
    2f2e:	ec e2       	ldi	r30, 0x2C	; 44
    2f30:	f4 e2       	ldi	r31, 0x24	; 36
    2f32:	00 e1       	ldi	r16, 0x10	; 16
    2f34:	06 93       	lac	Z, r16
    2f36:	80 91 1c 24 	lds	r24, 0x241C
    2f3a:	88 23       	and	r24, r24
    2f3c:	29 f0       	breq	.+10     	; 0x2f48 <udd_ctrl_interrupt_tc_setup+0x40>
    2f3e:	83 50       	subi	r24, 0x03	; 3
    2f40:	82 30       	cpi	r24, 0x02	; 2
    2f42:	08 f4       	brcc	.+2      	; 0x2f46 <udd_ctrl_interrupt_tc_setup+0x3e>
    2f44:	2b df       	rcall	.-426    	; 0x2d9c <udd_ctrl_endofrequest>
    2f46:	e3 de       	rcall	.-570    	; 0x2d0e <udd_ctrl_init>
    2f48:	80 91 2e 24 	lds	r24, 0x242E
    2f4c:	90 91 2f 24 	lds	r25, 0x242F
    2f50:	08 97       	sbiw	r24, 0x08	; 8
    2f52:	09 f0       	breq	.+2      	; 0x2f56 <udd_ctrl_interrupt_tc_setup+0x4e>
    2f54:	44 c0       	rjmp	.+136    	; 0x2fde <udd_ctrl_interrupt_tc_setup+0xd6>
    2f56:	88 e0       	ldi	r24, 0x08	; 8
    2f58:	e8 ed       	ldi	r30, 0xD8	; 216
    2f5a:	f3 e2       	ldi	r31, 0x23	; 35
    2f5c:	a5 e9       	ldi	r26, 0x95	; 149
    2f5e:	b9 e2       	ldi	r27, 0x29	; 41
    2f60:	01 90       	ld	r0, Z+
    2f62:	0d 92       	st	X+, r0
    2f64:	8a 95       	dec	r24
    2f66:	e1 f7       	brne	.-8      	; 0x2f60 <udd_ctrl_interrupt_tc_setup+0x58>
    2f68:	e8 ec       	ldi	r30, 0xC8	; 200
    2f6a:	f4 e0       	ldi	r31, 0x04	; 4
    2f6c:	80 81       	ld	r24, Z
    2f6e:	80 62       	ori	r24, 0x20	; 32
    2f70:	80 83       	st	Z, r24
    2f72:	80 81       	ld	r24, Z
    2f74:	80 62       	ori	r24, 0x20	; 32
    2f76:	80 83       	st	Z, r24
    2f78:	0e 94 02 22 	call	0x4404	; 0x4404 <udc_process_setup>
    2f7c:	c8 2f       	mov	r28, r24
    2f7e:	81 11       	cpse	r24, r1
    2f80:	03 c0       	rjmp	.+6      	; 0x2f88 <udd_ctrl_interrupt_tc_setup+0x80>
    2f82:	f0 de       	rcall	.-544    	; 0x2d64 <udd_ctrl_stall_data>
    2f84:	c1 e0       	ldi	r28, 0x01	; 1
    2f86:	2c c0       	rjmp	.+88     	; 0x2fe0 <udd_ctrl_interrupt_tc_setup+0xd8>
    2f88:	80 91 95 29 	lds	r24, 0x2995
    2f8c:	88 23       	and	r24, r24
    2f8e:	6c f4       	brge	.+26     	; 0x2faa <udd_ctrl_interrupt_tc_setup+0xa2>
    2f90:	10 92 1a 24 	sts	0x241A, r1
    2f94:	10 92 1b 24 	sts	0x241B, r1
    2f98:	10 92 18 24 	sts	0x2418, r1
    2f9c:	10 92 19 24 	sts	0x2419, r1
    2fa0:	82 e0       	ldi	r24, 0x02	; 2
    2fa2:	80 93 1c 24 	sts	0x241C, r24
    2fa6:	02 df       	rcall	.-508    	; 0x2dac <udd_ctrl_in_sent>
    2fa8:	1b c0       	rjmp	.+54     	; 0x2fe0 <udd_ctrl_interrupt_tc_setup+0xd8>
    2faa:	20 91 9b 29 	lds	r18, 0x299B
    2fae:	30 91 9c 29 	lds	r19, 0x299C
    2fb2:	23 2b       	or	r18, r19
    2fb4:	11 f4       	brne	.+4      	; 0x2fba <udd_ctrl_interrupt_tc_setup+0xb2>
    2fb6:	e4 de       	rcall	.-568    	; 0x2d80 <udd_ctrl_send_zlp_in>
    2fb8:	13 c0       	rjmp	.+38     	; 0x2fe0 <udd_ctrl_interrupt_tc_setup+0xd8>
    2fba:	10 92 1a 24 	sts	0x241A, r1
    2fbe:	10 92 1b 24 	sts	0x241B, r1
    2fc2:	10 92 18 24 	sts	0x2418, r1
    2fc6:	10 92 19 24 	sts	0x2419, r1
    2fca:	81 e0       	ldi	r24, 0x01	; 1
    2fcc:	80 93 1c 24 	sts	0x241C, r24
    2fd0:	ec e2       	ldi	r30, 0x2C	; 44
    2fd2:	f4 e2       	ldi	r31, 0x24	; 36
    2fd4:	02 e0       	ldi	r16, 0x02	; 2
    2fd6:	06 93       	lac	Z, r16
    2fd8:	03 c0       	rjmp	.+6      	; 0x2fe0 <udd_ctrl_interrupt_tc_setup+0xd8>
    2fda:	c0 e0       	ldi	r28, 0x00	; 0
    2fdc:	01 c0       	rjmp	.+2      	; 0x2fe0 <udd_ctrl_interrupt_tc_setup+0xd8>
    2fde:	c1 e0       	ldi	r28, 0x01	; 1
    2fe0:	8c 2f       	mov	r24, r28
    2fe2:	cf 91       	pop	r28
    2fe4:	0f 91       	pop	r16
    2fe6:	08 95       	ret

00002fe8 <udd_ep_trans_complet>:
    2fe8:	bf 92       	push	r11
    2fea:	cf 92       	push	r12
    2fec:	df 92       	push	r13
    2fee:	ef 92       	push	r14
    2ff0:	ff 92       	push	r15
    2ff2:	0f 93       	push	r16
    2ff4:	1f 93       	push	r17
    2ff6:	cf 93       	push	r28
    2ff8:	df 93       	push	r29
    2ffa:	b8 2e       	mov	r11, r24
    2ffc:	6a df       	rcall	.-300    	; 0x2ed2 <udd_ep_get_job>
    2ffe:	ec 01       	movw	r28, r24
    3000:	1b 2d       	mov	r17, r11
    3002:	11 1f       	adc	r17, r17
    3004:	11 27       	eor	r17, r17
    3006:	11 1f       	adc	r17, r17
    3008:	8b 2d       	mov	r24, r11
    300a:	8f 70       	andi	r24, 0x0F	; 15
    300c:	e8 2e       	mov	r14, r24
    300e:	f1 2c       	mov	r15, r1
    3010:	ee 0c       	add	r14, r14
    3012:	ff 1c       	adc	r15, r15
    3014:	e1 0e       	add	r14, r17
    3016:	f1 1c       	adc	r15, r1
    3018:	c7 01       	movw	r24, r14
    301a:	88 0f       	add	r24, r24
    301c:	99 1f       	adc	r25, r25
    301e:	88 0f       	add	r24, r24
    3020:	99 1f       	adc	r25, r25
    3022:	88 0f       	add	r24, r24
    3024:	99 1f       	adc	r25, r25
    3026:	9c 01       	movw	r18, r24
    3028:	24 5d       	subi	r18, 0xD4	; 212
    302a:	3b 4d       	sbci	r19, 0xDB	; 219
    302c:	79 01       	movw	r14, r18
    302e:	c9 01       	movw	r24, r18
    3030:	2b df       	rcall	.-426    	; 0x2e88 <udd_ep_get_size>
    3032:	6c 01       	movw	r12, r24
    3034:	11 23       	and	r17, r17
    3036:	09 f4       	brne	.+2      	; 0x303a <__stack+0x3b>
    3038:	5b c0       	rjmp	.+182    	; 0x30f0 <__stack+0xf1>
    303a:	d7 01       	movw	r26, r14
    303c:	16 96       	adiw	r26, 0x06	; 6
    303e:	2d 91       	ld	r18, X+
    3040:	3c 91       	ld	r19, X
    3042:	17 97       	sbiw	r26, 0x07	; 7
    3044:	8d 81       	ldd	r24, Y+5	; 0x05
    3046:	9e 81       	ldd	r25, Y+6	; 0x06
    3048:	28 0f       	add	r18, r24
    304a:	39 1f       	adc	r19, r25
    304c:	2d 83       	std	Y+5, r18	; 0x05
    304e:	3e 83       	std	Y+6, r19	; 0x06
    3050:	8b 81       	ldd	r24, Y+3	; 0x03
    3052:	9c 81       	ldd	r25, Y+4	; 0x04
    3054:	28 17       	cp	r18, r24
    3056:	39 07       	cpc	r19, r25
    3058:	c9 f1       	breq	.+114    	; 0x30cc <__stack+0xcd>
    305a:	fc 01       	movw	r30, r24
    305c:	e2 1b       	sub	r30, r18
    305e:	f3 0b       	sbc	r31, r19
    3060:	9f 01       	movw	r18, r30
    3062:	21 15       	cp	r18, r1
    3064:	f4 e0       	ldi	r31, 0x04	; 4
    3066:	3f 07       	cpc	r19, r31
    3068:	40 f0       	brcs	.+16     	; 0x307a <__stack+0x7b>
    306a:	2f ef       	ldi	r18, 0xFF	; 255
    306c:	33 e0       	ldi	r19, 0x03	; 3
    306e:	c9 01       	movw	r24, r18
    3070:	b6 01       	movw	r22, r12
    3072:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    3076:	28 1b       	sub	r18, r24
    3078:	39 0b       	sbc	r19, r25
    307a:	88 81       	ld	r24, Y
    307c:	81 ff       	sbrs	r24, 1
    307e:	0a c0       	rjmp	.+20     	; 0x3094 <__stack+0x95>
    3080:	c9 01       	movw	r24, r18
    3082:	b6 01       	movw	r22, r12
    3084:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    3088:	41 e0       	ldi	r20, 0x01	; 1
    308a:	89 2b       	or	r24, r25
    308c:	09 f0       	breq	.+2      	; 0x3090 <__stack+0x91>
    308e:	40 e0       	ldi	r20, 0x00	; 0
    3090:	94 2f       	mov	r25, r20
    3092:	01 c0       	rjmp	.+2      	; 0x3096 <__stack+0x97>
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	88 81       	ld	r24, Y
    3098:	90 fb       	bst	r25, 0
    309a:	81 f9       	bld	r24, 1
    309c:	88 83       	st	Y, r24
    309e:	d7 01       	movw	r26, r14
    30a0:	16 96       	adiw	r26, 0x06	; 6
    30a2:	1d 92       	st	X+, r1
    30a4:	1c 92       	st	X, r1
    30a6:	17 97       	sbiw	r26, 0x07	; 7
    30a8:	12 96       	adiw	r26, 0x02	; 2
    30aa:	2d 93       	st	X+, r18
    30ac:	3c 93       	st	X, r19
    30ae:	13 97       	sbiw	r26, 0x03	; 3
    30b0:	29 81       	ldd	r18, Y+1	; 0x01
    30b2:	3a 81       	ldd	r19, Y+2	; 0x02
    30b4:	8d 81       	ldd	r24, Y+5	; 0x05
    30b6:	9e 81       	ldd	r25, Y+6	; 0x06
    30b8:	82 0f       	add	r24, r18
    30ba:	93 1f       	adc	r25, r19
    30bc:	14 96       	adiw	r26, 0x04	; 4
    30be:	8d 93       	st	X+, r24
    30c0:	9c 93       	st	X, r25
    30c2:	15 97       	sbiw	r26, 0x05	; 5
    30c4:	f7 01       	movw	r30, r14
    30c6:	02 e0       	ldi	r16, 0x02	; 2
    30c8:	06 93       	lac	Z, r16
    30ca:	98 c0       	rjmp	.+304    	; 0x31fc <__stack+0x1fd>
    30cc:	88 81       	ld	r24, Y
    30ce:	81 ff       	sbrs	r24, 1
    30d0:	87 c0       	rjmp	.+270    	; 0x31e0 <__stack+0x1e1>
    30d2:	8d 7f       	andi	r24, 0xFD	; 253
    30d4:	88 83       	st	Y, r24
    30d6:	d7 01       	movw	r26, r14
    30d8:	16 96       	adiw	r26, 0x06	; 6
    30da:	1d 92       	st	X+, r1
    30dc:	1c 92       	st	X, r1
    30de:	17 97       	sbiw	r26, 0x07	; 7
    30e0:	12 96       	adiw	r26, 0x02	; 2
    30e2:	1d 92       	st	X+, r1
    30e4:	1c 92       	st	X, r1
    30e6:	13 97       	sbiw	r26, 0x03	; 3
    30e8:	f7 01       	movw	r30, r14
    30ea:	02 e0       	ldi	r16, 0x02	; 2
    30ec:	06 93       	lac	Z, r16
    30ee:	86 c0       	rjmp	.+268    	; 0x31fc <__stack+0x1fd>
    30f0:	d7 01       	movw	r26, r14
    30f2:	12 96       	adiw	r26, 0x02	; 2
    30f4:	0d 91       	ld	r16, X+
    30f6:	1c 91       	ld	r17, X
    30f8:	13 97       	sbiw	r26, 0x03	; 3
    30fa:	88 81       	ld	r24, Y
    30fc:	82 ff       	sbrs	r24, 2
    30fe:	15 c0       	rjmp	.+42     	; 0x312a <__stack+0x12b>
    3100:	e9 81       	ldd	r30, Y+1	; 0x01
    3102:	fa 81       	ldd	r31, Y+2	; 0x02
    3104:	2d 81       	ldd	r18, Y+5	; 0x05
    3106:	3e 81       	ldd	r19, Y+6	; 0x06
    3108:	8b 81       	ldd	r24, Y+3	; 0x03
    310a:	9c 81       	ldd	r25, Y+4	; 0x04
    310c:	b6 01       	movw	r22, r12
    310e:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    3112:	b0 e4       	ldi	r27, 0x40	; 64
    3114:	bb 9e       	mul	r11, r27
    3116:	b0 01       	movw	r22, r0
    3118:	11 24       	eor	r1, r1
    311a:	6c 50       	subi	r22, 0x0C	; 12
    311c:	7d 4d       	sbci	r23, 0xDD	; 221
    311e:	ac 01       	movw	r20, r24
    3120:	cf 01       	movw	r24, r30
    3122:	82 0f       	add	r24, r18
    3124:	93 1f       	adc	r25, r19
    3126:	0e 94 83 26 	call	0x4d06	; 0x4d06 <memcpy>
    312a:	2d 81       	ldd	r18, Y+5	; 0x05
    312c:	3e 81       	ldd	r19, Y+6	; 0x06
    312e:	20 0f       	add	r18, r16
    3130:	31 1f       	adc	r19, r17
    3132:	2d 83       	std	Y+5, r18	; 0x05
    3134:	3e 83       	std	Y+6, r19	; 0x06
    3136:	eb 81       	ldd	r30, Y+3	; 0x03
    3138:	fc 81       	ldd	r31, Y+4	; 0x04
    313a:	e2 17       	cp	r30, r18
    313c:	f3 07       	cpc	r31, r19
    313e:	10 f4       	brcc	.+4      	; 0x3144 <__stack+0x145>
    3140:	ed 83       	std	Y+5, r30	; 0x05
    3142:	fe 83       	std	Y+6, r31	; 0x06
    3144:	d7 01       	movw	r26, r14
    3146:	16 96       	adiw	r26, 0x06	; 6
    3148:	8d 91       	ld	r24, X+
    314a:	9c 91       	ld	r25, X
    314c:	17 97       	sbiw	r26, 0x07	; 7
    314e:	80 17       	cp	r24, r16
    3150:	91 07       	cpc	r25, r17
    3152:	09 f0       	breq	.+2      	; 0x3156 <__stack+0x157>
    3154:	45 c0       	rjmp	.+138    	; 0x31e0 <__stack+0x1e1>
    3156:	8d 81       	ldd	r24, Y+5	; 0x05
    3158:	9e 81       	ldd	r25, Y+6	; 0x06
    315a:	e8 17       	cp	r30, r24
    315c:	f9 07       	cpc	r31, r25
    315e:	09 f4       	brne	.+2      	; 0x3162 <__stack+0x163>
    3160:	3f c0       	rjmp	.+126    	; 0x31e0 <__stack+0x1e1>
    3162:	e8 1b       	sub	r30, r24
    3164:	f9 0b       	sbc	r31, r25
    3166:	e1 15       	cp	r30, r1
    3168:	b4 e0       	ldi	r27, 0x04	; 4
    316a:	fb 07       	cpc	r31, r27
    316c:	48 f0       	brcs	.+18     	; 0x3180 <__stack+0x181>
    316e:	ef ef       	ldi	r30, 0xFF	; 255
    3170:	f3 e0       	ldi	r31, 0x03	; 3
    3172:	cf 01       	movw	r24, r30
    3174:	b6 01       	movw	r22, r12
    3176:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    317a:	e8 1b       	sub	r30, r24
    317c:	f9 0b       	sbc	r31, r25
    317e:	06 c0       	rjmp	.+12     	; 0x318c <__stack+0x18d>
    3180:	cf 01       	movw	r24, r30
    3182:	b6 01       	movw	r22, r12
    3184:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    3188:	e8 1b       	sub	r30, r24
    318a:	f9 0b       	sbc	r31, r25
    318c:	d7 01       	movw	r26, r14
    318e:	12 96       	adiw	r26, 0x02	; 2
    3190:	1d 92       	st	X+, r1
    3192:	1c 92       	st	X, r1
    3194:	13 97       	sbiw	r26, 0x03	; 3
    3196:	ec 15       	cp	r30, r12
    3198:	fd 05       	cpc	r31, r13
    319a:	78 f4       	brcc	.+30     	; 0x31ba <__stack+0x1bb>
    319c:	88 81       	ld	r24, Y
    319e:	84 60       	ori	r24, 0x04	; 4
    31a0:	88 83       	st	Y, r24
    31a2:	b0 e4       	ldi	r27, 0x40	; 64
    31a4:	bb 9e       	mul	r11, r27
    31a6:	c0 01       	movw	r24, r0
    31a8:	11 24       	eor	r1, r1
    31aa:	8c 50       	subi	r24, 0x0C	; 12
    31ac:	9d 4d       	sbci	r25, 0xDD	; 221
    31ae:	f7 01       	movw	r30, r14
    31b0:	84 83       	std	Z+4, r24	; 0x04
    31b2:	95 83       	std	Z+5, r25	; 0x05
    31b4:	c6 82       	std	Z+6, r12	; 0x06
    31b6:	d7 82       	std	Z+7, r13	; 0x07
    31b8:	0f c0       	rjmp	.+30     	; 0x31d8 <__stack+0x1d9>
    31ba:	29 81       	ldd	r18, Y+1	; 0x01
    31bc:	3a 81       	ldd	r19, Y+2	; 0x02
    31be:	8d 81       	ldd	r24, Y+5	; 0x05
    31c0:	9e 81       	ldd	r25, Y+6	; 0x06
    31c2:	82 0f       	add	r24, r18
    31c4:	93 1f       	adc	r25, r19
    31c6:	d7 01       	movw	r26, r14
    31c8:	14 96       	adiw	r26, 0x04	; 4
    31ca:	8d 93       	st	X+, r24
    31cc:	9c 93       	st	X, r25
    31ce:	15 97       	sbiw	r26, 0x05	; 5
    31d0:	16 96       	adiw	r26, 0x06	; 6
    31d2:	ed 93       	st	X+, r30
    31d4:	fc 93       	st	X, r31
    31d6:	17 97       	sbiw	r26, 0x07	; 7
    31d8:	f7 01       	movw	r30, r14
    31da:	02 e0       	ldi	r16, 0x02	; 2
    31dc:	06 93       	lac	Z, r16
    31de:	0e c0       	rjmp	.+28     	; 0x31fc <__stack+0x1fd>
    31e0:	88 81       	ld	r24, Y
    31e2:	80 ff       	sbrs	r24, 0
    31e4:	0b c0       	rjmp	.+22     	; 0x31fc <__stack+0x1fd>
    31e6:	8e 7f       	andi	r24, 0xFE	; 254
    31e8:	88 83       	st	Y, r24
    31ea:	ef 81       	ldd	r30, Y+7	; 0x07
    31ec:	f8 85       	ldd	r31, Y+8	; 0x08
    31ee:	30 97       	sbiw	r30, 0x00	; 0
    31f0:	29 f0       	breq	.+10     	; 0x31fc <__stack+0x1fd>
    31f2:	6d 81       	ldd	r22, Y+5	; 0x05
    31f4:	7e 81       	ldd	r23, Y+6	; 0x06
    31f6:	4b 2d       	mov	r20, r11
    31f8:	80 e0       	ldi	r24, 0x00	; 0
    31fa:	09 95       	icall
    31fc:	df 91       	pop	r29
    31fe:	cf 91       	pop	r28
    3200:	1f 91       	pop	r17
    3202:	0f 91       	pop	r16
    3204:	ff 90       	pop	r15
    3206:	ef 90       	pop	r14
    3208:	df 90       	pop	r13
    320a:	cf 90       	pop	r12
    320c:	bf 90       	pop	r11
    320e:	08 95       	ret

00003210 <udd_include_vbus_monitoring>:
    3210:	80 e0       	ldi	r24, 0x00	; 0
    3212:	08 95       	ret

00003214 <udd_attach>:
    3214:	cf 93       	push	r28
    3216:	cf b7       	in	r28, 0x3f	; 63
    3218:	f8 94       	cli
    321a:	81 e0       	ldi	r24, 0x01	; 1
    321c:	59 dd       	rcall	.-1358   	; 0x2cd0 <udd_sleep_mode>
    321e:	ea ec       	ldi	r30, 0xCA	; 202
    3220:	f4 e0       	ldi	r31, 0x04	; 4
    3222:	80 e4       	ldi	r24, 0x40	; 64
    3224:	80 83       	st	Z, r24
    3226:	80 e2       	ldi	r24, 0x20	; 32
    3228:	80 83       	st	Z, r24
    322a:	e1 ec       	ldi	r30, 0xC1	; 193
    322c:	f4 e0       	ldi	r31, 0x04	; 4
    322e:	80 81       	ld	r24, Z
    3230:	81 60       	ori	r24, 0x01	; 1
    3232:	80 83       	st	Z, r24
    3234:	a9 ec       	ldi	r26, 0xC9	; 201
    3236:	b4 e0       	ldi	r27, 0x04	; 4
    3238:	8c 91       	ld	r24, X
    323a:	82 60       	ori	r24, 0x02	; 2
    323c:	8c 93       	st	X, r24
    323e:	e8 ec       	ldi	r30, 0xC8	; 200
    3240:	f4 e0       	ldi	r31, 0x04	; 4
    3242:	80 81       	ld	r24, Z
    3244:	80 64       	ori	r24, 0x40	; 64
    3246:	80 83       	st	Z, r24
    3248:	8c 91       	ld	r24, X
    324a:	81 60       	ori	r24, 0x01	; 1
    324c:	8c 93       	st	X, r24
    324e:	80 81       	ld	r24, Z
    3250:	80 68       	ori	r24, 0x80	; 128
    3252:	80 83       	st	Z, r24
    3254:	cf bf       	out	0x3f, r28	; 63
    3256:	cf 91       	pop	r28
    3258:	08 95       	ret

0000325a <udd_enable>:
    325a:	cf 93       	push	r28
    325c:	df 93       	push	r29
    325e:	c0 e6       	ldi	r28, 0x60	; 96
    3260:	d0 e0       	ldi	r29, 0x00	; 0
    3262:	18 82       	st	Y, r1
    3264:	80 e3       	ldi	r24, 0x30	; 48
    3266:	0e 94 cc 04 	call	0x998	; 0x998 <sysclk_enable_usb>
    326a:	e0 ec       	ldi	r30, 0xC0	; 192
    326c:	f4 e0       	ldi	r31, 0x04	; 4
    326e:	80 81       	ld	r24, Z
    3270:	80 64       	ori	r24, 0x40	; 64
    3272:	80 83       	st	Z, r24
    3274:	81 e0       	ldi	r24, 0x01	; 1
    3276:	88 83       	st	Y, r24
    3278:	cf b7       	in	r28, 0x3f	; 63
    327a:	f8 94       	cli
    327c:	10 92 2d 24 	sts	0x242D, r1
    3280:	10 92 35 24 	sts	0x2435, r1
    3284:	10 92 3d 24 	sts	0x243D, r1
    3288:	10 92 45 24 	sts	0x2445, r1
    328c:	10 92 4d 24 	sts	0x244D, r1
    3290:	10 92 55 24 	sts	0x2455, r1
    3294:	e4 eb       	ldi	r30, 0xB4	; 180
    3296:	f3 e2       	ldi	r31, 0x23	; 35
    3298:	80 81       	ld	r24, Z
    329a:	8e 7f       	andi	r24, 0xFE	; 254
    329c:	80 83       	st	Z, r24
    329e:	ed eb       	ldi	r30, 0xBD	; 189
    32a0:	f3 e2       	ldi	r31, 0x23	; 35
    32a2:	80 81       	ld	r24, Z
    32a4:	8e 7f       	andi	r24, 0xFE	; 254
    32a6:	80 83       	st	Z, r24
    32a8:	e6 ec       	ldi	r30, 0xC6	; 198
    32aa:	f3 e2       	ldi	r31, 0x23	; 35
    32ac:	80 81       	ld	r24, Z
    32ae:	8e 7f       	andi	r24, 0xFE	; 254
    32b0:	80 83       	st	Z, r24
    32b2:	ef ec       	ldi	r30, 0xCF	; 207
    32b4:	f3 e2       	ldi	r31, 0x23	; 35
    32b6:	80 81       	ld	r24, Z
    32b8:	8e 7f       	andi	r24, 0xFE	; 254
    32ba:	80 83       	st	Z, r24
    32bc:	6a e1       	ldi	r22, 0x1A	; 26
    32be:	70 e0       	ldi	r23, 0x00	; 0
    32c0:	82 e0       	ldi	r24, 0x02	; 2
    32c2:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
    32c6:	8f 3f       	cpi	r24, 0xFF	; 255
    32c8:	19 f0       	breq	.+6      	; 0x32d0 <udd_enable+0x76>
    32ca:	80 93 fa 04 	sts	0x04FA, r24
    32ce:	03 c0       	rjmp	.+6      	; 0x32d6 <udd_enable+0x7c>
    32d0:	8f e1       	ldi	r24, 0x1F	; 31
    32d2:	80 93 fa 04 	sts	0x04FA, r24
    32d6:	6b e1       	ldi	r22, 0x1B	; 27
    32d8:	70 e0       	ldi	r23, 0x00	; 0
    32da:	82 e0       	ldi	r24, 0x02	; 2
    32dc:	0e 94 e9 24 	call	0x49d2	; 0x49d2 <nvm_read_byte>
    32e0:	8f 3f       	cpi	r24, 0xFF	; 255
    32e2:	19 f0       	breq	.+6      	; 0x32ea <udd_enable+0x90>
    32e4:	80 93 fb 04 	sts	0x04FB, r24
    32e8:	03 c0       	rjmp	.+6      	; 0x32f0 <udd_enable+0x96>
    32ea:	8f e1       	ldi	r24, 0x1F	; 31
    32ec:	80 93 fb 04 	sts	0x04FB, r24
    32f0:	e0 ec       	ldi	r30, 0xC0	; 192
    32f2:	f4 e0       	ldi	r31, 0x04	; 4
    32f4:	80 81       	ld	r24, Z
    32f6:	82 60       	ori	r24, 0x02	; 2
    32f8:	80 83       	st	Z, r24
    32fa:	80 81       	ld	r24, Z
    32fc:	80 68       	ori	r24, 0x80	; 128
    32fe:	80 83       	st	Z, r24
    3300:	80 81       	ld	r24, Z
    3302:	80 61       	ori	r24, 0x10	; 16
    3304:	80 83       	st	Z, r24
    3306:	8c e2       	ldi	r24, 0x2C	; 44
    3308:	94 e2       	ldi	r25, 0x24	; 36
    330a:	86 83       	std	Z+6, r24	; 0x06
    330c:	97 83       	std	Z+7, r25	; 0x07
    330e:	80 81       	ld	r24, Z
    3310:	80 62       	ori	r24, 0x20	; 32
    3312:	80 83       	st	Z, r24
    3314:	8f ef       	ldi	r24, 0xFF	; 255
    3316:	80 93 c5 04 	sts	0x04C5, r24
    331a:	e8 ec       	ldi	r30, 0xC8	; 200
    331c:	f4 e0       	ldi	r31, 0x04	; 4
    331e:	80 81       	ld	r24, Z
    3320:	81 60       	ori	r24, 0x01	; 1
    3322:	80 83       	st	Z, r24
    3324:	10 92 60 24 	sts	0x2460, r1
    3328:	8f b7       	in	r24, 0x3f	; 63
    332a:	f8 94       	cli
    332c:	e4 e9       	ldi	r30, 0x94	; 148
    332e:	f9 e2       	ldi	r31, 0x29	; 41
    3330:	90 81       	ld	r25, Z
    3332:	9f 5f       	subi	r25, 0xFF	; 255
    3334:	90 83       	st	Z, r25
    3336:	8f bf       	out	0x3f, r24	; 63
    3338:	6d df       	rcall	.-294    	; 0x3214 <udd_attach>
    333a:	cf bf       	out	0x3f, r28	; 63
    333c:	df 91       	pop	r29
    333e:	cf 91       	pop	r28
    3340:	08 95       	ret

00003342 <udd_detach>:
    3342:	e1 ec       	ldi	r30, 0xC1	; 193
    3344:	f4 e0       	ldi	r31, 0x04	; 4
    3346:	80 81       	ld	r24, Z
    3348:	8e 7f       	andi	r24, 0xFE	; 254
    334a:	80 83       	st	Z, r24
    334c:	08 95       	ret

0000334e <udd_is_high_speed>:
    334e:	80 e0       	ldi	r24, 0x00	; 0
    3350:	08 95       	ret

00003352 <udd_set_address>:
    3352:	80 93 c3 04 	sts	0x04C3, r24
    3356:	08 95       	ret

00003358 <udd_getaddress>:
    3358:	80 91 c3 04 	lds	r24, 0x04C3
    335c:	08 95       	ret

0000335e <udd_get_frame_number>:
    335e:	80 91 5c 24 	lds	r24, 0x245C
    3362:	90 91 5d 24 	lds	r25, 0x245D
    3366:	08 95       	ret

00003368 <udd_get_micro_frame_number>:
    3368:	80 e0       	ldi	r24, 0x00	; 0
    336a:	90 e0       	ldi	r25, 0x00	; 0
    336c:	08 95       	ret

0000336e <udd_set_setup_payload>:
    336e:	80 93 9d 29 	sts	0x299D, r24
    3372:	90 93 9e 29 	sts	0x299E, r25
    3376:	60 93 9f 29 	sts	0x299F, r22
    337a:	70 93 a0 29 	sts	0x29A0, r23
    337e:	08 95       	ret

00003380 <udd_ep_alloc>:
    3380:	e8 2f       	mov	r30, r24
    3382:	ef 70       	andi	r30, 0x0F	; 15
    3384:	f0 e0       	ldi	r31, 0x00	; 0
    3386:	ee 0f       	add	r30, r30
    3388:	ff 1f       	adc	r31, r31
    338a:	99 27       	eor	r25, r25
    338c:	87 fd       	sbrc	r24, 7
    338e:	90 95       	com	r25
    3390:	88 27       	eor	r24, r24
    3392:	99 0f       	add	r25, r25
    3394:	88 1f       	adc	r24, r24
    3396:	99 27       	eor	r25, r25
    3398:	e8 0f       	add	r30, r24
    339a:	f9 1f       	adc	r31, r25
    339c:	ee 0f       	add	r30, r30
    339e:	ff 1f       	adc	r31, r31
    33a0:	ee 0f       	add	r30, r30
    33a2:	ff 1f       	adc	r31, r31
    33a4:	ee 0f       	add	r30, r30
    33a6:	ff 1f       	adc	r31, r31
    33a8:	e4 5d       	subi	r30, 0xD4	; 212
    33aa:	fb 4d       	sbci	r31, 0xDB	; 219
    33ac:	81 81       	ldd	r24, Z+1	; 0x01
    33ae:	80 7c       	andi	r24, 0xC0	; 192
    33b0:	09 f0       	breq	.+2      	; 0x33b4 <udd_ep_alloc+0x34>
    33b2:	43 c0       	rjmp	.+134    	; 0x343a <udd_ep_alloc+0xba>
    33b4:	63 70       	andi	r22, 0x03	; 3
    33b6:	61 30       	cpi	r22, 0x01	; 1
    33b8:	29 f0       	breq	.+10     	; 0x33c4 <udd_ep_alloc+0x44>
    33ba:	10 f4       	brcc	.+4      	; 0x33c0 <udd_ep_alloc+0x40>
    33bc:	80 e4       	ldi	r24, 0x40	; 64
    33be:	03 c0       	rjmp	.+6      	; 0x33c6 <udd_ep_alloc+0x46>
    33c0:	80 e8       	ldi	r24, 0x80	; 128
    33c2:	01 c0       	rjmp	.+2      	; 0x33c6 <udd_ep_alloc+0x46>
    33c4:	80 ec       	ldi	r24, 0xC0	; 192
    33c6:	40 38       	cpi	r20, 0x80	; 128
    33c8:	51 05       	cpc	r21, r1
    33ca:	e1 f0       	breq	.+56     	; 0x3404 <udd_ep_alloc+0x84>
    33cc:	50 f4       	brcc	.+20     	; 0x33e2 <udd_ep_alloc+0x62>
    33ce:	40 32       	cpi	r20, 0x20	; 32
    33d0:	51 05       	cpc	r21, r1
    33d2:	a1 f0       	breq	.+40     	; 0x33fc <udd_ep_alloc+0x7c>
    33d4:	40 34       	cpi	r20, 0x40	; 64
    33d6:	51 05       	cpc	r21, r1
    33d8:	99 f0       	breq	.+38     	; 0x3400 <udd_ep_alloc+0x80>
    33da:	40 31       	cpi	r20, 0x10	; 16
    33dc:	51 05       	cpc	r21, r1
    33de:	61 f4       	brne	.+24     	; 0x33f8 <udd_ep_alloc+0x78>
    33e0:	19 c0       	rjmp	.+50     	; 0x3414 <udd_ep_alloc+0x94>
    33e2:	41 15       	cp	r20, r1
    33e4:	92 e0       	ldi	r25, 0x02	; 2
    33e6:	59 07       	cpc	r21, r25
    33e8:	89 f0       	breq	.+34     	; 0x340c <udd_ep_alloc+0x8c>
    33ea:	4f 3f       	cpi	r20, 0xFF	; 255
    33ec:	93 e0       	ldi	r25, 0x03	; 3
    33ee:	59 07       	cpc	r21, r25
    33f0:	79 f0       	breq	.+30     	; 0x3410 <udd_ep_alloc+0x90>
    33f2:	41 15       	cp	r20, r1
    33f4:	51 40       	sbci	r21, 0x01	; 1
    33f6:	41 f0       	breq	.+16     	; 0x3408 <udd_ep_alloc+0x88>
    33f8:	20 e0       	ldi	r18, 0x00	; 0
    33fa:	0d c0       	rjmp	.+26     	; 0x3416 <udd_ep_alloc+0x96>
    33fc:	22 e0       	ldi	r18, 0x02	; 2
    33fe:	0b c0       	rjmp	.+22     	; 0x3416 <udd_ep_alloc+0x96>
    3400:	23 e0       	ldi	r18, 0x03	; 3
    3402:	09 c0       	rjmp	.+18     	; 0x3416 <udd_ep_alloc+0x96>
    3404:	24 e0       	ldi	r18, 0x04	; 4
    3406:	07 c0       	rjmp	.+14     	; 0x3416 <udd_ep_alloc+0x96>
    3408:	25 e0       	ldi	r18, 0x05	; 5
    340a:	05 c0       	rjmp	.+10     	; 0x3416 <udd_ep_alloc+0x96>
    340c:	26 e0       	ldi	r18, 0x06	; 6
    340e:	03 c0       	rjmp	.+6      	; 0x3416 <udd_ep_alloc+0x96>
    3410:	27 e0       	ldi	r18, 0x07	; 7
    3412:	01 c0       	rjmp	.+2      	; 0x3416 <udd_ep_alloc+0x96>
    3414:	21 e0       	ldi	r18, 0x01	; 1
    3416:	11 82       	std	Z+1, r1	; 0x01
    3418:	96 e0       	ldi	r25, 0x06	; 6
    341a:	90 83       	st	Z, r25
    341c:	82 2b       	or	r24, r18
    341e:	81 83       	std	Z+1, r24	; 0x01
    3420:	81 81       	ldd	r24, Z+1	; 0x01
    3422:	80 7c       	andi	r24, 0xC0	; 192
    3424:	80 3c       	cpi	r24, 0xC0	; 192
    3426:	21 f4       	brne	.+8      	; 0x3430 <udd_ep_alloc+0xb0>
    3428:	81 81       	ldd	r24, Z+1	; 0x01
    342a:	87 70       	andi	r24, 0x07	; 7
    342c:	87 30       	cpi	r24, 0x07	; 7
    342e:	39 f0       	breq	.+14     	; 0x343e <udd_ep_alloc+0xbe>
    3430:	81 81       	ldd	r24, Z+1	; 0x01
    3432:	80 62       	ori	r24, 0x20	; 32
    3434:	81 83       	std	Z+1, r24	; 0x01
    3436:	81 e0       	ldi	r24, 0x01	; 1
    3438:	08 95       	ret
    343a:	80 e0       	ldi	r24, 0x00	; 0
    343c:	08 95       	ret
    343e:	81 e0       	ldi	r24, 0x01	; 1
    3440:	08 95       	ret

00003442 <udd_ep_is_halted>:
    3442:	e8 2f       	mov	r30, r24
    3444:	ef 70       	andi	r30, 0x0F	; 15
    3446:	f0 e0       	ldi	r31, 0x00	; 0
    3448:	ee 0f       	add	r30, r30
    344a:	ff 1f       	adc	r31, r31
    344c:	99 27       	eor	r25, r25
    344e:	87 fd       	sbrc	r24, 7
    3450:	90 95       	com	r25
    3452:	88 27       	eor	r24, r24
    3454:	99 0f       	add	r25, r25
    3456:	88 1f       	adc	r24, r24
    3458:	99 27       	eor	r25, r25
    345a:	e8 0f       	add	r30, r24
    345c:	f9 1f       	adc	r31, r25
    345e:	ee 0f       	add	r30, r30
    3460:	ff 1f       	adc	r31, r31
    3462:	ee 0f       	add	r30, r30
    3464:	ff 1f       	adc	r31, r31
    3466:	ee 0f       	add	r30, r30
    3468:	ff 1f       	adc	r31, r31
    346a:	e4 5d       	subi	r30, 0xD4	; 212
    346c:	fb 4d       	sbci	r31, 0xDB	; 219
    346e:	81 81       	ldd	r24, Z+1	; 0x01
    3470:	82 fb       	bst	r24, 2
    3472:	88 27       	eor	r24, r24
    3474:	80 f9       	bld	r24, 0
    3476:	08 95       	ret

00003478 <udd_ep_clear_halt>:
    3478:	e8 2f       	mov	r30, r24
    347a:	ef 70       	andi	r30, 0x0F	; 15
    347c:	f0 e0       	ldi	r31, 0x00	; 0
    347e:	ee 0f       	add	r30, r30
    3480:	ff 1f       	adc	r31, r31
    3482:	28 2f       	mov	r18, r24
    3484:	33 27       	eor	r19, r19
    3486:	27 fd       	sbrc	r18, 7
    3488:	30 95       	com	r19
    348a:	22 27       	eor	r18, r18
    348c:	33 0f       	add	r19, r19
    348e:	22 1f       	adc	r18, r18
    3490:	33 27       	eor	r19, r19
    3492:	e2 0f       	add	r30, r18
    3494:	f3 1f       	adc	r31, r19
    3496:	ee 0f       	add	r30, r30
    3498:	ff 1f       	adc	r31, r31
    349a:	ee 0f       	add	r30, r30
    349c:	ff 1f       	adc	r31, r31
    349e:	ee 0f       	add	r30, r30
    34a0:	ff 1f       	adc	r31, r31
    34a2:	e4 5d       	subi	r30, 0xD4	; 212
    34a4:	fb 4d       	sbci	r31, 0xDB	; 219
    34a6:	91 81       	ldd	r25, Z+1	; 0x01
    34a8:	92 ff       	sbrs	r25, 2
    34aa:	0e c0       	rjmp	.+28     	; 0x34c8 <udd_ep_clear_halt+0x50>
    34ac:	91 81       	ldd	r25, Z+1	; 0x01
    34ae:	9b 7f       	andi	r25, 0xFB	; 251
    34b0:	91 83       	std	Z+1, r25	; 0x01
    34b2:	0f dd       	rcall	.-1506   	; 0x2ed2 <udd_ep_get_job>
    34b4:	fc 01       	movw	r30, r24
    34b6:	80 81       	ld	r24, Z
    34b8:	80 ff       	sbrs	r24, 0
    34ba:	06 c0       	rjmp	.+12     	; 0x34c8 <udd_ep_clear_halt+0x50>
    34bc:	8e 7f       	andi	r24, 0xFE	; 254
    34be:	80 83       	st	Z, r24
    34c0:	07 80       	ldd	r0, Z+7	; 0x07
    34c2:	f0 85       	ldd	r31, Z+8	; 0x08
    34c4:	e0 2d       	mov	r30, r0
    34c6:	09 95       	icall
    34c8:	81 e0       	ldi	r24, 0x01	; 1
    34ca:	08 95       	ret

000034cc <udd_ep_run>:
    34cc:	7f 92       	push	r7
    34ce:	8f 92       	push	r8
    34d0:	9f 92       	push	r9
    34d2:	af 92       	push	r10
    34d4:	bf 92       	push	r11
    34d6:	cf 92       	push	r12
    34d8:	df 92       	push	r13
    34da:	ef 92       	push	r14
    34dc:	ff 92       	push	r15
    34de:	0f 93       	push	r16
    34e0:	1f 93       	push	r17
    34e2:	cf 93       	push	r28
    34e4:	df 93       	push	r29
    34e6:	98 2e       	mov	r9, r24
    34e8:	86 2e       	mov	r8, r22
    34ea:	5a 01       	movw	r10, r20
    34ec:	69 01       	movw	r12, r18
    34ee:	f1 dc       	rcall	.-1566   	; 0x2ed2 <udd_ep_get_job>
    34f0:	7c 01       	movw	r14, r24
    34f2:	79 2c       	mov	r7, r9
    34f4:	77 1c       	adc	r7, r7
    34f6:	77 24       	eor	r7, r7
    34f8:	77 1c       	adc	r7, r7
    34fa:	c9 2d       	mov	r28, r9
    34fc:	cf 70       	andi	r28, 0x0F	; 15
    34fe:	d0 e0       	ldi	r29, 0x00	; 0
    3500:	cc 0f       	add	r28, r28
    3502:	dd 1f       	adc	r29, r29
    3504:	c7 0d       	add	r28, r7
    3506:	d1 1d       	adc	r29, r1
    3508:	cc 0f       	add	r28, r28
    350a:	dd 1f       	adc	r29, r29
    350c:	cc 0f       	add	r28, r28
    350e:	dd 1f       	adc	r29, r29
    3510:	cc 0f       	add	r28, r28
    3512:	dd 1f       	adc	r29, r29
    3514:	c4 5d       	subi	r28, 0xD4	; 212
    3516:	db 4d       	sbci	r29, 0xDB	; 219
    3518:	89 81       	ldd	r24, Y+1	; 0x01
    351a:	80 7c       	andi	r24, 0xC0	; 192
    351c:	09 f4       	brne	.+2      	; 0x3520 <udd_ep_run+0x54>
    351e:	4c c0       	rjmp	.+152    	; 0x35b8 <udd_ep_run+0xec>
    3520:	89 81       	ldd	r24, Y+1	; 0x01
    3522:	80 7c       	andi	r24, 0xC0	; 192
    3524:	80 3c       	cpi	r24, 0xC0	; 192
    3526:	19 f0       	breq	.+6      	; 0x352e <udd_ep_run+0x62>
    3528:	89 81       	ldd	r24, Y+1	; 0x01
    352a:	82 fd       	sbrc	r24, 2
    352c:	47 c0       	rjmp	.+142    	; 0x35bc <udd_ep_run+0xf0>
    352e:	8f b7       	in	r24, 0x3f	; 63
    3530:	f8 94       	cli
    3532:	f7 01       	movw	r30, r14
    3534:	90 81       	ld	r25, Z
    3536:	90 ff       	sbrs	r25, 0
    3538:	03 c0       	rjmp	.+6      	; 0x3540 <udd_ep_run+0x74>
    353a:	8f bf       	out	0x3f, r24	; 63
    353c:	71 2c       	mov	r7, r1
    353e:	3f c0       	rjmp	.+126    	; 0x35be <udd_ep_run+0xf2>
    3540:	f7 01       	movw	r30, r14
    3542:	90 81       	ld	r25, Z
    3544:	91 60       	ori	r25, 0x01	; 1
    3546:	90 83       	st	Z, r25
    3548:	8f bf       	out	0x3f, r24	; 63
    354a:	f7 01       	movw	r30, r14
    354c:	a1 82       	std	Z+1, r10	; 0x01
    354e:	b2 82       	std	Z+2, r11	; 0x02
    3550:	c3 82       	std	Z+3, r12	; 0x03
    3552:	d4 82       	std	Z+4, r13	; 0x04
    3554:	15 82       	std	Z+5, r1	; 0x05
    3556:	16 82       	std	Z+6, r1	; 0x06
    3558:	07 83       	std	Z+7, r16	; 0x07
    355a:	10 87       	std	Z+8, r17	; 0x08
    355c:	81 10       	cpse	r8, r1
    355e:	06 c0       	rjmp	.+12     	; 0x356c <udd_ep_run+0xa0>
    3560:	91 e0       	ldi	r25, 0x01	; 1
    3562:	c1 14       	cp	r12, r1
    3564:	d1 04       	cpc	r13, r1
    3566:	19 f0       	breq	.+6      	; 0x356e <udd_ep_run+0xa2>
    3568:	90 e0       	ldi	r25, 0x00	; 0
    356a:	01 c0       	rjmp	.+2      	; 0x356e <udd_ep_run+0xa2>
    356c:	91 e0       	ldi	r25, 0x01	; 1
    356e:	f7 01       	movw	r30, r14
    3570:	80 81       	ld	r24, Z
    3572:	90 fb       	bst	r25, 0
    3574:	81 f9       	bld	r24, 1
    3576:	8b 7f       	andi	r24, 0xFB	; 251
    3578:	80 83       	st	Z, r24
    357a:	77 20       	and	r7, r7
    357c:	19 f0       	breq	.+6      	; 0x3584 <udd_ep_run+0xb8>
    357e:	1e 82       	std	Y+6, r1	; 0x06
    3580:	1f 82       	std	Y+7, r1	; 0x07
    3582:	15 c0       	rjmp	.+42     	; 0x35ae <udd_ep_run+0xe2>
    3584:	89 81       	ldd	r24, Y+1	; 0x01
    3586:	80 7c       	andi	r24, 0xC0	; 192
    3588:	80 3c       	cpi	r24, 0xC0	; 192
    358a:	69 f4       	brne	.+26     	; 0x35a6 <udd_ep_run+0xda>
    358c:	ce 01       	movw	r24, r28
    358e:	7c dc       	rcall	.-1800   	; 0x2e88 <udd_ep_get_size>
    3590:	bc 01       	movw	r22, r24
    3592:	c6 01       	movw	r24, r12
    3594:	0e 94 f3 24 	call	0x49e6	; 0x49e6 <__udivmodhi4>
    3598:	89 2b       	or	r24, r25
    359a:	29 f0       	breq	.+10     	; 0x35a6 <udd_ep_run+0xda>
    359c:	f7 01       	movw	r30, r14
    359e:	80 81       	ld	r24, Z
    35a0:	8e 7f       	andi	r24, 0xFE	; 254
    35a2:	80 83       	st	Z, r24
    35a4:	0c c0       	rjmp	.+24     	; 0x35be <udd_ep_run+0xf2>
    35a6:	1a 82       	std	Y+2, r1	; 0x02
    35a8:	1b 82       	std	Y+3, r1	; 0x03
    35aa:	1e 82       	std	Y+6, r1	; 0x06
    35ac:	1f 82       	std	Y+7, r1	; 0x07
    35ae:	89 2d       	mov	r24, r9
    35b0:	1b dd       	rcall	.-1482   	; 0x2fe8 <udd_ep_trans_complet>
    35b2:	77 24       	eor	r7, r7
    35b4:	73 94       	inc	r7
    35b6:	03 c0       	rjmp	.+6      	; 0x35be <udd_ep_run+0xf2>
    35b8:	71 2c       	mov	r7, r1
    35ba:	01 c0       	rjmp	.+2      	; 0x35be <udd_ep_run+0xf2>
    35bc:	71 2c       	mov	r7, r1
    35be:	87 2d       	mov	r24, r7
    35c0:	df 91       	pop	r29
    35c2:	cf 91       	pop	r28
    35c4:	1f 91       	pop	r17
    35c6:	0f 91       	pop	r16
    35c8:	ff 90       	pop	r15
    35ca:	ef 90       	pop	r14
    35cc:	df 90       	pop	r13
    35ce:	cf 90       	pop	r12
    35d0:	bf 90       	pop	r11
    35d2:	af 90       	pop	r10
    35d4:	9f 90       	pop	r9
    35d6:	8f 90       	pop	r8
    35d8:	7f 90       	pop	r7
    35da:	08 95       	ret

000035dc <udd_ep_abort>:
    35dc:	ff 92       	push	r15
    35de:	0f 93       	push	r16
    35e0:	1f 93       	push	r17
    35e2:	cf 93       	push	r28
    35e4:	df 93       	push	r29
    35e6:	18 2f       	mov	r17, r24
    35e8:	f8 2e       	mov	r15, r24
    35ea:	ff 1c       	adc	r15, r15
    35ec:	ff 24       	eor	r15, r15
    35ee:	ff 1c       	adc	r15, r15
    35f0:	c8 2f       	mov	r28, r24
    35f2:	cf 70       	andi	r28, 0x0F	; 15
    35f4:	d0 e0       	ldi	r29, 0x00	; 0
    35f6:	cc 0f       	add	r28, r28
    35f8:	dd 1f       	adc	r29, r29
    35fa:	cf 0d       	add	r28, r15
    35fc:	d1 1d       	adc	r29, r1
    35fe:	cc 0f       	add	r28, r28
    3600:	dd 1f       	adc	r29, r29
    3602:	cc 0f       	add	r28, r28
    3604:	dd 1f       	adc	r29, r29
    3606:	cc 0f       	add	r28, r28
    3608:	dd 1f       	adc	r29, r29
    360a:	c4 5d       	subi	r28, 0xD4	; 212
    360c:	db 4d       	sbci	r29, 0xDB	; 219
    360e:	61 dc       	rcall	.-1854   	; 0x2ed2 <udd_ep_get_job>
    3610:	dc 01       	movw	r26, r24
    3612:	fe 01       	movw	r30, r28
    3614:	02 e0       	ldi	r16, 0x02	; 2
    3616:	05 93       	las	Z, r16
    3618:	8c 91       	ld	r24, X
    361a:	80 ff       	sbrs	r24, 0
    361c:	12 c0       	rjmp	.+36     	; 0x3642 <udd_ep_abort+0x66>
    361e:	8e 7f       	andi	r24, 0xFE	; 254
    3620:	8c 93       	st	X, r24
    3622:	17 96       	adiw	r26, 0x07	; 7
    3624:	ed 91       	ld	r30, X+
    3626:	fc 91       	ld	r31, X
    3628:	18 97       	sbiw	r26, 0x08	; 8
    362a:	30 97       	sbiw	r30, 0x00	; 0
    362c:	51 f0       	breq	.+20     	; 0x3642 <udd_ep_abort+0x66>
    362e:	ff 20       	and	r15, r15
    3630:	19 f0       	breq	.+6      	; 0x3638 <udd_ep_abort+0x5c>
    3632:	6e 81       	ldd	r22, Y+6	; 0x06
    3634:	7f 81       	ldd	r23, Y+7	; 0x07
    3636:	02 c0       	rjmp	.+4      	; 0x363c <udd_ep_abort+0x60>
    3638:	6a 81       	ldd	r22, Y+2	; 0x02
    363a:	7b 81       	ldd	r23, Y+3	; 0x03
    363c:	41 2f       	mov	r20, r17
    363e:	81 e0       	ldi	r24, 0x01	; 1
    3640:	09 95       	icall
    3642:	df 91       	pop	r29
    3644:	cf 91       	pop	r28
    3646:	1f 91       	pop	r17
    3648:	0f 91       	pop	r16
    364a:	ff 90       	pop	r15
    364c:	08 95       	ret

0000364e <udd_ep_free>:
    364e:	cf 93       	push	r28
    3650:	c8 2f       	mov	r28, r24
    3652:	c4 df       	rcall	.-120    	; 0x35dc <udd_ep_abort>
    3654:	ec 2f       	mov	r30, r28
    3656:	ef 70       	andi	r30, 0x0F	; 15
    3658:	f0 e0       	ldi	r31, 0x00	; 0
    365a:	ee 0f       	add	r30, r30
    365c:	ff 1f       	adc	r31, r31
    365e:	8c 2f       	mov	r24, r28
    3660:	99 27       	eor	r25, r25
    3662:	87 fd       	sbrc	r24, 7
    3664:	90 95       	com	r25
    3666:	88 27       	eor	r24, r24
    3668:	99 0f       	add	r25, r25
    366a:	88 1f       	adc	r24, r24
    366c:	99 27       	eor	r25, r25
    366e:	e8 0f       	add	r30, r24
    3670:	f9 1f       	adc	r31, r25
    3672:	ee 0f       	add	r30, r30
    3674:	ff 1f       	adc	r31, r31
    3676:	ee 0f       	add	r30, r30
    3678:	ff 1f       	adc	r31, r31
    367a:	ee 0f       	add	r30, r30
    367c:	ff 1f       	adc	r31, r31
    367e:	e4 5d       	subi	r30, 0xD4	; 212
    3680:	fb 4d       	sbci	r31, 0xDB	; 219
    3682:	11 82       	std	Z+1, r1	; 0x01
    3684:	cf 91       	pop	r28
    3686:	08 95       	ret

00003688 <udd_ep_set_halt>:
    3688:	0f 93       	push	r16
    368a:	e8 2f       	mov	r30, r24
    368c:	ef 70       	andi	r30, 0x0F	; 15
    368e:	f0 e0       	ldi	r31, 0x00	; 0
    3690:	ee 0f       	add	r30, r30
    3692:	ff 1f       	adc	r31, r31
    3694:	28 2f       	mov	r18, r24
    3696:	33 27       	eor	r19, r19
    3698:	27 fd       	sbrc	r18, 7
    369a:	30 95       	com	r19
    369c:	22 27       	eor	r18, r18
    369e:	33 0f       	add	r19, r19
    36a0:	22 1f       	adc	r18, r18
    36a2:	33 27       	eor	r19, r19
    36a4:	e2 0f       	add	r30, r18
    36a6:	f3 1f       	adc	r31, r19
    36a8:	ee 0f       	add	r30, r30
    36aa:	ff 1f       	adc	r31, r31
    36ac:	ee 0f       	add	r30, r30
    36ae:	ff 1f       	adc	r31, r31
    36b0:	ee 0f       	add	r30, r30
    36b2:	ff 1f       	adc	r31, r31
    36b4:	e4 5d       	subi	r30, 0xD4	; 212
    36b6:	fb 4d       	sbci	r31, 0xDB	; 219
    36b8:	91 81       	ldd	r25, Z+1	; 0x01
    36ba:	94 60       	ori	r25, 0x04	; 4
    36bc:	91 83       	std	Z+1, r25	; 0x01
    36be:	01 e0       	ldi	r16, 0x01	; 1
    36c0:	06 93       	lac	Z, r16
    36c2:	8c df       	rcall	.-232    	; 0x35dc <udd_ep_abort>
    36c4:	81 e0       	ldi	r24, 0x01	; 1
    36c6:	0f 91       	pop	r16
    36c8:	08 95       	ret

000036ca <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    36ca:	1f 92       	push	r1
    36cc:	0f 92       	push	r0
    36ce:	0f b6       	in	r0, 0x3f	; 63
    36d0:	0f 92       	push	r0
    36d2:	11 24       	eor	r1, r1
    36d4:	0f 93       	push	r16
    36d6:	2f 93       	push	r18
    36d8:	3f 93       	push	r19
    36da:	4f 93       	push	r20
    36dc:	5f 93       	push	r21
    36de:	6f 93       	push	r22
    36e0:	7f 93       	push	r23
    36e2:	8f 93       	push	r24
    36e4:	9f 93       	push	r25
    36e6:	af 93       	push	r26
    36e8:	bf 93       	push	r27
    36ea:	ef 93       	push	r30
    36ec:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    36ee:	80 91 cb 04 	lds	r24, 0x04CB
    36f2:	88 23       	and	r24, r24
    36f4:	2c f4       	brge	.+10     	; 0x3700 <__vector_125+0x36>
		udd_ack_start_of_frame_event();
    36f6:	80 e8       	ldi	r24, 0x80	; 128
    36f8:	80 93 ca 04 	sts	0x04CA, r24
		udc_sof_notify();
    36fc:	54 d6       	rcall	.+3240   	; 0x43a6 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    36fe:	87 c0       	rjmp	.+270    	; 0x380e <__vector_125+0x144>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    3700:	80 91 cb 04 	lds	r24, 0x04CB
    3704:	82 ff       	sbrs	r24, 2
    3706:	20 c0       	rjmp	.+64     	; 0x3748 <__vector_125+0x7e>
		udd_ack_underflow_event();
    3708:	84 e0       	ldi	r24, 0x04	; 4
    370a:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_in_underflow()) {
    370e:	80 91 34 24 	lds	r24, 0x2434
    3712:	86 ff       	sbrs	r24, 6
    3714:	7c c0       	rjmp	.+248    	; 0x380e <__vector_125+0x144>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    3716:	80 91 cc 04 	lds	r24, 0x04CC
    371a:	81 fd       	sbrc	r24, 1
    371c:	78 c0       	rjmp	.+240    	; 0x380e <__vector_125+0x144>
    371e:	f4 db       	rcall	.-2072   	; 0x2f08 <udd_ctrl_interrupt_tc_setup>
    3720:	81 11       	cpse	r24, r1
    3722:	75 c0       	rjmp	.+234    	; 0x380e <__vector_125+0x144>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    3724:	80 91 1c 24 	lds	r24, 0x241C
    3728:	81 30       	cpi	r24, 0x01	; 1
    372a:	11 f4       	brne	.+4      	; 0x3730 <__vector_125+0x66>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    372c:	29 db       	rcall	.-2478   	; 0x2d80 <udd_ctrl_send_zlp_in>
    372e:	6f c0       	rjmp	.+222    	; 0x380e <__vector_125+0x144>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    3730:	84 30       	cpi	r24, 0x04	; 4
    3732:	09 f0       	breq	.+2      	; 0x3736 <__vector_125+0x6c>
    3734:	6c c0       	rjmp	.+216    	; 0x380e <__vector_125+0x144>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    3736:	e5 e3       	ldi	r30, 0x35	; 53
    3738:	f4 e2       	ldi	r31, 0x24	; 36
    373a:	04 e0       	ldi	r16, 0x04	; 4
    373c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    373e:	ed e2       	ldi	r30, 0x2D	; 45
    3740:	f4 e2       	ldi	r31, 0x24	; 36
    3742:	04 e0       	ldi	r16, 0x04	; 4
    3744:	05 93       	las	Z, r16
    3746:	63 c0       	rjmp	.+198    	; 0x380e <__vector_125+0x144>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    3748:	80 91 cb 04 	lds	r24, 0x04CB
    374c:	81 ff       	sbrs	r24, 1
    374e:	5a c0       	rjmp	.+180    	; 0x3804 <__vector_125+0x13a>
		udd_ack_overflow_event();
    3750:	82 e0       	ldi	r24, 0x02	; 2
    3752:	80 93 ca 04 	sts	0x04CA, r24
		if (udd_control_out_overflow()) {
    3756:	80 91 2c 24 	lds	r24, 0x242C
    375a:	86 ff       	sbrs	r24, 6
    375c:	58 c0       	rjmp	.+176    	; 0x380e <__vector_125+0x144>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    375e:	80 91 cc 04 	lds	r24, 0x04CC
    3762:	81 fd       	sbrc	r24, 1
    3764:	54 c0       	rjmp	.+168    	; 0x380e <__vector_125+0x144>
    3766:	d0 db       	rcall	.-2144   	; 0x2f08 <udd_ctrl_interrupt_tc_setup>
    3768:	81 11       	cpse	r24, r1
    376a:	51 c0       	rjmp	.+162    	; 0x380e <__vector_125+0x144>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    376c:	80 91 1c 24 	lds	r24, 0x241C
    3770:	82 30       	cpi	r24, 0x02	; 2
    3772:	41 f4       	brne	.+16     	; 0x3784 <__vector_125+0xba>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    3774:	84 e0       	ldi	r24, 0x04	; 4
    3776:	80 93 1c 24 	sts	0x241C, r24
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    377a:	ec e2       	ldi	r30, 0x2C	; 44
    377c:	f4 e2       	ldi	r31, 0x24	; 36
    377e:	02 e0       	ldi	r16, 0x02	; 2
    3780:	06 93       	lac	Z, r16
    3782:	45 c0       	rjmp	.+138    	; 0x380e <__vector_125+0x144>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    3784:	83 30       	cpi	r24, 0x03	; 3
    3786:	09 f0       	breq	.+2      	; 0x378a <__vector_125+0xc0>
    3788:	42 c0       	rjmp	.+132    	; 0x380e <__vector_125+0x144>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    378a:	e5 e3       	ldi	r30, 0x35	; 53
    378c:	f4 e2       	ldi	r31, 0x24	; 36
    378e:	04 e0       	ldi	r16, 0x04	; 4
    3790:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    3792:	ed e2       	ldi	r30, 0x2D	; 45
    3794:	f4 e2       	ldi	r31, 0x24	; 36
    3796:	04 e0       	ldi	r16, 0x04	; 4
    3798:	05 93       	las	Z, r16
    379a:	39 c0       	rjmp	.+114    	; 0x380e <__vector_125+0x144>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    379c:	80 e1       	ldi	r24, 0x10	; 16
    379e:	80 93 ca 04 	sts	0x04CA, r24
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    37a2:	81 e0       	ldi	r24, 0x01	; 1
    37a4:	1b df       	rcall	.-458    	; 0x35dc <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    37a6:	81 e8       	ldi	r24, 0x81	; 129
    37a8:	19 df       	rcall	.-462    	; 0x35dc <udd_ep_abort>
		}
#endif
		udc_reset();
    37aa:	d6 d5       	rcall	.+2988   	; 0x4358 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    37ac:	10 92 c3 04 	sts	0x04C3, r1
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    37b0:	ed e2       	ldi	r30, 0x2D	; 45
    37b2:	f4 e2       	ldi	r31, 0x24	; 36
    37b4:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    37b6:	96 e0       	ldi	r25, 0x06	; 6
    37b8:	90 93 2c 24 	sts	0x242C, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    37bc:	83 e4       	ldi	r24, 0x43	; 67
    37be:	80 83       	st	Z, r24
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    37c0:	e5 e3       	ldi	r30, 0x35	; 53
    37c2:	f4 e2       	ldi	r31, 0x24	; 36
    37c4:	10 82       	st	Z, r1
	udd_endpoint_clear_status(ep_ctrl);
    37c6:	90 93 34 24 	sts	0x2434, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    37ca:	80 83       	st	Z, r24
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    37cc:	88 ed       	ldi	r24, 0xD8	; 216
    37ce:	93 e2       	ldi	r25, 0x23	; 35
    37d0:	80 93 30 24 	sts	0x2430, r24
    37d4:	90 93 31 24 	sts	0x2431, r25
		// Reset endpoint control management
		udd_ctrl_init();
    37d8:	9a da       	rcall	.-2764   	; 0x2d0e <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    37da:	19 c0       	rjmp	.+50     	; 0x380e <__vector_125+0x144>
	}

	if (udd_is_suspend_event()) {
    37dc:	80 91 cb 04 	lds	r24, 0x04CB
    37e0:	86 ff       	sbrs	r24, 6
    37e2:	06 c0       	rjmp	.+12     	; 0x37f0 <__vector_125+0x126>
		udd_ack_suspend_event();
    37e4:	80 e4       	ldi	r24, 0x40	; 64
    37e6:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(false); // Enter in SUSPEND mode
    37ea:	80 e0       	ldi	r24, 0x00	; 0
    37ec:	71 da       	rcall	.-2846   	; 0x2cd0 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    37ee:	0f c0       	rjmp	.+30     	; 0x380e <__vector_125+0x144>
	}

	if (udd_is_resume_event()) {
    37f0:	80 91 cb 04 	lds	r24, 0x04CB
    37f4:	85 ff       	sbrs	r24, 5
    37f6:	0b c0       	rjmp	.+22     	; 0x380e <__vector_125+0x144>
		udd_ack_resume_event();
    37f8:	80 e2       	ldi	r24, 0x20	; 32
    37fa:	80 93 ca 04 	sts	0x04CA, r24
		udd_sleep_mode(true); // Enter in power reduction mode
    37fe:	81 e0       	ldi	r24, 0x01	; 1
    3800:	67 da       	rcall	.-2866   	; 0x2cd0 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    3802:	05 c0       	rjmp	.+10     	; 0x380e <__vector_125+0x144>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    3804:	80 91 cb 04 	lds	r24, 0x04CB
    3808:	84 ff       	sbrs	r24, 4
    380a:	e8 cf       	rjmp	.-48     	; 0x37dc <__vector_125+0x112>
    380c:	c7 cf       	rjmp	.-114    	; 0x379c <__vector_125+0xd2>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    380e:	ff 91       	pop	r31
    3810:	ef 91       	pop	r30
    3812:	bf 91       	pop	r27
    3814:	af 91       	pop	r26
    3816:	9f 91       	pop	r25
    3818:	8f 91       	pop	r24
    381a:	7f 91       	pop	r23
    381c:	6f 91       	pop	r22
    381e:	5f 91       	pop	r21
    3820:	4f 91       	pop	r20
    3822:	3f 91       	pop	r19
    3824:	2f 91       	pop	r18
    3826:	0f 91       	pop	r16
    3828:	0f 90       	pop	r0
    382a:	0f be       	out	0x3f, r0	; 63
    382c:	0f 90       	pop	r0
    382e:	1f 90       	pop	r1
    3830:	18 95       	reti

00003832 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    3832:	1f 92       	push	r1
    3834:	0f 92       	push	r0
    3836:	0f b6       	in	r0, 0x3f	; 63
    3838:	0f 92       	push	r0
    383a:	11 24       	eor	r1, r1
    383c:	0f 93       	push	r16
    383e:	1f 93       	push	r17
    3840:	2f 93       	push	r18
    3842:	3f 93       	push	r19
    3844:	4f 93       	push	r20
    3846:	5f 93       	push	r21
    3848:	6f 93       	push	r22
    384a:	7f 93       	push	r23
    384c:	8f 93       	push	r24
    384e:	9f 93       	push	r25
    3850:	af 93       	push	r26
    3852:	bf 93       	push	r27
    3854:	cf 93       	push	r28
    3856:	df 93       	push	r29
    3858:	ef 93       	push	r30
    385a:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    385c:	80 91 cc 04 	lds	r24, 0x04CC
    3860:	81 fd       	sbrc	r24, 1
    3862:	03 c0       	rjmp	.+6      	; 0x386a <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    3864:	51 db       	rcall	.-2398   	; 0x2f08 <udd_ctrl_interrupt_tc_setup>
    3866:	81 11       	cpse	r24, r1
    3868:	b9 c0       	rjmp	.+370    	; 0x39dc <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    386a:	82 e0       	ldi	r24, 0x02	; 2
    386c:	80 93 cc 04 	sts	0x04CC, r24

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    3870:	80 91 c5 04 	lds	r24, 0x04C5
	i_fifo = 2 * (1 + ~rp);
    3874:	81 95       	neg	r24
    3876:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    3878:	ec e2       	ldi	r30, 0x2C	; 44
    387a:	f4 e2       	ldi	r31, 0x24	; 36
    387c:	e8 1b       	sub	r30, r24
    387e:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    3880:	20 81       	ld	r18, Z
    3882:	31 81       	ldd	r19, Z+1	; 0x01
    3884:	2c 52       	subi	r18, 0x2C	; 44
    3886:	34 42       	sbci	r19, 0x24	; 36
    3888:	36 95       	lsr	r19
    388a:	27 95       	ror	r18
    388c:	36 95       	lsr	r19
    388e:	27 95       	ror	r18
    3890:	36 95       	lsr	r19
    3892:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    3894:	82 2f       	mov	r24, r18
    3896:	86 95       	lsr	r24
    3898:	20 ff       	sbrs	r18, 0
    389a:	02 c0       	rjmp	.+4      	; 0x38a0 <__vector_126+0x6e>
    389c:	90 e8       	ldi	r25, 0x80	; 128
    389e:	01 c0       	rjmp	.+2      	; 0x38a2 <__vector_126+0x70>
    38a0:	90 e0       	ldi	r25, 0x00	; 0
    38a2:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    38a4:	e8 2f       	mov	r30, r24
    38a6:	ef 70       	andi	r30, 0x0F	; 15
    38a8:	f0 e0       	ldi	r31, 0x00	; 0
    38aa:	ee 0f       	add	r30, r30
    38ac:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    38ae:	28 2f       	mov	r18, r24
    38b0:	33 27       	eor	r19, r19
    38b2:	27 fd       	sbrc	r18, 7
    38b4:	30 95       	com	r19
    38b6:	22 27       	eor	r18, r18
    38b8:	33 0f       	add	r19, r19
    38ba:	22 1f       	adc	r18, r18
    38bc:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    38be:	e2 0f       	add	r30, r18
    38c0:	f3 1f       	adc	r31, r19
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
    38c2:	ee 0f       	add	r30, r30
    38c4:	ff 1f       	adc	r31, r31
    38c6:	ee 0f       	add	r30, r30
    38c8:	ff 1f       	adc	r31, r31
    38ca:	ee 0f       	add	r30, r30
    38cc:	ff 1f       	adc	r31, r31
    38ce:	e4 5d       	subi	r30, 0xD4	; 212
    38d0:	fb 4d       	sbci	r31, 0xDB	; 219
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    38d2:	90 81       	ld	r25, Z
    38d4:	95 ff       	sbrs	r25, 5
    38d6:	82 c0       	rjmp	.+260    	; 0x39dc <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    38d8:	00 e2       	ldi	r16, 0x20	; 32
    38da:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    38dc:	81 11       	cpse	r24, r1
    38de:	79 c0       	rjmp	.+242    	; 0x39d2 <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    38e0:	80 91 1c 24 	lds	r24, 0x241C
    38e4:	84 30       	cpi	r24, 0x04	; 4
    38e6:	19 f4       	brne	.+6      	; 0x38ee <__vector_126+0xbc>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    38e8:	59 da       	rcall	.-2894   	; 0x2d9c <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    38ea:	11 da       	rcall	.-3038   	; 0x2d0e <udd_ctrl_init>
    38ec:	77 c0       	rjmp	.+238    	; 0x39dc <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    38ee:	c0 91 2e 24 	lds	r28, 0x242E
    38f2:	d0 91 2f 24 	lds	r29, 0x242F

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    38f6:	80 91 9f 29 	lds	r24, 0x299F
    38fa:	90 91 a0 29 	lds	r25, 0x29A0
    38fe:	00 91 18 24 	lds	r16, 0x2418
    3902:	10 91 19 24 	lds	r17, 0x2419
    3906:	98 01       	movw	r18, r16
    3908:	2c 0f       	add	r18, r28
    390a:	3d 1f       	adc	r19, r29
    390c:	82 17       	cp	r24, r18
    390e:	93 07       	cpc	r25, r19
    3910:	18 f4       	brcc	.+6      	; 0x3918 <__vector_126+0xe6>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    3912:	ec 01       	movw	r28, r24
    3914:	c0 1b       	sub	r28, r16
    3916:	d1 0b       	sbc	r29, r17
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    3918:	80 91 9d 29 	lds	r24, 0x299D
    391c:	90 91 9e 29 	lds	r25, 0x299E
    3920:	ae 01       	movw	r20, r28
    3922:	68 ed       	ldi	r22, 0xD8	; 216
    3924:	73 e2       	ldi	r23, 0x23	; 35
    3926:	80 0f       	add	r24, r16
    3928:	91 1f       	adc	r25, r17
    392a:	0e 94 83 26 	call	0x4d06	; 0x4d06 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    392e:	0c 0f       	add	r16, r28
    3930:	1d 1f       	adc	r17, r29
    3932:	00 93 18 24 	sts	0x2418, r16
    3936:	10 93 19 24 	sts	0x2419, r17

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    393a:	c0 34       	cpi	r28, 0x40	; 64
    393c:	d1 05       	cpc	r29, r1
    393e:	69 f4       	brne	.+26     	; 0x395a <__vector_126+0x128>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    3940:	80 91 1a 24 	lds	r24, 0x241A
    3944:	90 91 1b 24 	lds	r25, 0x241B
    3948:	80 0f       	add	r24, r16
    394a:	91 1f       	adc	r25, r17

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    394c:	20 91 9b 29 	lds	r18, 0x299B
    3950:	30 91 9c 29 	lds	r19, 0x299C
    3954:	82 17       	cp	r24, r18
    3956:	93 07       	cpc	r25, r19
    3958:	88 f0       	brcs	.+34     	; 0x397c <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    395a:	00 93 9f 29 	sts	0x299F, r16
    395e:	10 93 a0 29 	sts	0x29A0, r17
		if (NULL != udd_g_ctrlreq.over_under_run) {
    3962:	e0 91 a3 29 	lds	r30, 0x29A3
    3966:	f0 91 a4 29 	lds	r31, 0x29A4
    396a:	30 97       	sbiw	r30, 0x00	; 0
    396c:	29 f0       	breq	.+10     	; 0x3978 <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    396e:	09 95       	icall
    3970:	81 11       	cpse	r24, r1
    3972:	02 c0       	rjmp	.+4      	; 0x3978 <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    3974:	f7 d9       	rcall	.-3090   	; 0x2d64 <udd_ctrl_stall_data>
    3976:	32 c0       	rjmp	.+100    	; 0x39dc <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    3978:	03 da       	rcall	.-3066   	; 0x2d80 <udd_ctrl_send_zlp_in>
    397a:	30 c0       	rjmp	.+96     	; 0x39dc <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    397c:	80 91 9f 29 	lds	r24, 0x299F
    3980:	90 91 a0 29 	lds	r25, 0x29A0
    3984:	08 17       	cp	r16, r24
    3986:	19 07       	cpc	r17, r25
    3988:	f9 f4       	brne	.+62     	; 0x39c8 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    398a:	e0 91 a3 29 	lds	r30, 0x29A3
    398e:	f0 91 a4 29 	lds	r31, 0x29A4
    3992:	30 97       	sbiw	r30, 0x00	; 0
    3994:	11 f4       	brne	.+4      	; 0x399a <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    3996:	e6 d9       	rcall	.-3124   	; 0x2d64 <udd_ctrl_stall_data>
    3998:	21 c0       	rjmp	.+66     	; 0x39dc <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    399a:	09 95       	icall
    399c:	81 11       	cpse	r24, r1
    399e:	02 c0       	rjmp	.+4      	; 0x39a4 <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    39a0:	e1 d9       	rcall	.-3134   	; 0x2d64 <udd_ctrl_stall_data>
    39a2:	1c c0       	rjmp	.+56     	; 0x39dc <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    39a4:	20 91 1a 24 	lds	r18, 0x241A
    39a8:	30 91 1b 24 	lds	r19, 0x241B
    39ac:	80 91 18 24 	lds	r24, 0x2418
    39b0:	90 91 19 24 	lds	r25, 0x2419
    39b4:	82 0f       	add	r24, r18
    39b6:	93 1f       	adc	r25, r19
    39b8:	80 93 1a 24 	sts	0x241A, r24
    39bc:	90 93 1b 24 	sts	0x241B, r25
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    39c0:	10 92 18 24 	sts	0x2418, r1
    39c4:	10 92 19 24 	sts	0x2419, r1
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    39c8:	ec e2       	ldi	r30, 0x2C	; 44
    39ca:	f4 e2       	ldi	r31, 0x24	; 36
    39cc:	02 e0       	ldi	r16, 0x02	; 2
    39ce:	06 93       	lac	Z, r16
    39d0:	05 c0       	rjmp	.+10     	; 0x39dc <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    39d2:	80 38       	cpi	r24, 0x80	; 128
    39d4:	11 f4       	brne	.+4      	; 0x39da <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    39d6:	ea d9       	rcall	.-3116   	; 0x2dac <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    39d8:	01 c0       	rjmp	.+2      	; 0x39dc <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    39da:	06 db       	rcall	.-2548   	; 0x2fe8 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    39dc:	ff 91       	pop	r31
    39de:	ef 91       	pop	r30
    39e0:	df 91       	pop	r29
    39e2:	cf 91       	pop	r28
    39e4:	bf 91       	pop	r27
    39e6:	af 91       	pop	r26
    39e8:	9f 91       	pop	r25
    39ea:	8f 91       	pop	r24
    39ec:	7f 91       	pop	r23
    39ee:	6f 91       	pop	r22
    39f0:	5f 91       	pop	r21
    39f2:	4f 91       	pop	r20
    39f4:	3f 91       	pop	r19
    39f6:	2f 91       	pop	r18
    39f8:	1f 91       	pop	r17
    39fa:	0f 91       	pop	r16
    39fc:	0f 90       	pop	r0
    39fe:	0f be       	out	0x3f, r0	; 63
    3a00:	0f 90       	pop	r0
    3a02:	1f 90       	pop	r1
    3a04:	18 95       	reti

00003a06 <udi_cdc_comm_enable>:
}

bool udi_cdc_is_tx_ready(void)
{
	return udi_cdc_multi_is_tx_ready(0);
}
    3a06:	10 92 76 25 	sts	0x2576, r1
    3a0a:	10 92 82 25 	sts	0x2582, r1
    3a0e:	10 92 83 25 	sts	0x2583, r1
    3a12:	81 ea       	ldi	r24, 0xA1	; 161
    3a14:	80 93 78 25 	sts	0x2578, r24
    3a18:	80 e2       	ldi	r24, 0x20	; 32
    3a1a:	80 93 79 25 	sts	0x2579, r24
    3a1e:	10 92 7a 25 	sts	0x257A, r1
    3a22:	10 92 7b 25 	sts	0x257B, r1
    3a26:	10 92 7c 25 	sts	0x257C, r1
    3a2a:	10 92 7d 25 	sts	0x257D, r1
    3a2e:	82 e0       	ldi	r24, 0x02	; 2
    3a30:	90 e0       	ldi	r25, 0x00	; 0
    3a32:	80 93 7e 25 	sts	0x257E, r24
    3a36:	90 93 7f 25 	sts	0x257F, r25
    3a3a:	10 92 80 25 	sts	0x2580, r1
    3a3e:	10 92 81 25 	sts	0x2581, r1
    3a42:	80 e0       	ldi	r24, 0x00	; 0
    3a44:	92 ec       	ldi	r25, 0xC2	; 194
    3a46:	a1 e0       	ldi	r26, 0x01	; 1
    3a48:	b0 e0       	ldi	r27, 0x00	; 0
    3a4a:	80 93 84 25 	sts	0x2584, r24
    3a4e:	90 93 85 25 	sts	0x2585, r25
    3a52:	a0 93 86 25 	sts	0x2586, r26
    3a56:	b0 93 87 25 	sts	0x2587, r27
    3a5a:	10 92 88 25 	sts	0x2588, r1
    3a5e:	10 92 89 25 	sts	0x2589, r1
    3a62:	88 e0       	ldi	r24, 0x08	; 8
    3a64:	80 93 8a 25 	sts	0x258A, r24
    3a68:	80 91 76 25 	lds	r24, 0x2576
    3a6c:	8f 5f       	subi	r24, 0xFF	; 255
    3a6e:	80 93 76 25 	sts	0x2576, r24
    3a72:	81 e0       	ldi	r24, 0x01	; 1
    3a74:	08 95       	ret

00003a76 <udi_cdc_comm_disable>:
    3a76:	80 91 76 25 	lds	r24, 0x2576
    3a7a:	81 50       	subi	r24, 0x01	; 1
    3a7c:	80 93 76 25 	sts	0x2576, r24
    3a80:	08 95       	ret

00003a82 <udi_cdc_data_disable>:
    3a82:	80 91 75 25 	lds	r24, 0x2575
    3a86:	81 50       	subi	r24, 0x01	; 1
    3a88:	80 93 75 25 	sts	0x2575, r24
    3a8c:	80 91 75 25 	lds	r24, 0x2575
    3a90:	10 92 74 25 	sts	0x2574, r1
    3a94:	08 95       	ret

00003a96 <udi_cdc_data_setup>:
    3a96:	80 e0       	ldi	r24, 0x00	; 0
    3a98:	08 95       	ret

00003a9a <udi_cdc_getsetting>:
    3a9a:	80 e0       	ldi	r24, 0x00	; 0
    3a9c:	08 95       	ret

00003a9e <udi_cdc_comm_setup>:
    3a9e:	80 91 95 29 	lds	r24, 0x2995
    3aa2:	88 23       	and	r24, r24
    3aa4:	dc f4       	brge	.+54     	; 0x3adc <udi_cdc_comm_setup+0x3e>
    3aa6:	80 76       	andi	r24, 0x60	; 96
    3aa8:	80 32       	cpi	r24, 0x20	; 32
    3aaa:	e9 f5       	brne	.+122    	; 0x3b26 <udi_cdc_comm_setup+0x88>
    3aac:	80 91 96 29 	lds	r24, 0x2996
    3ab0:	81 32       	cpi	r24, 0x21	; 33
    3ab2:	d9 f5       	brne	.+118    	; 0x3b2a <udi_cdc_comm_setup+0x8c>
    3ab4:	80 91 9b 29 	lds	r24, 0x299B
    3ab8:	90 91 9c 29 	lds	r25, 0x299C
    3abc:	07 97       	sbiw	r24, 0x07	; 7
    3abe:	b9 f5       	brne	.+110    	; 0x3b2e <udi_cdc_comm_setup+0x90>
    3ac0:	84 e8       	ldi	r24, 0x84	; 132
    3ac2:	95 e2       	ldi	r25, 0x25	; 37
    3ac4:	80 93 9d 29 	sts	0x299D, r24
    3ac8:	90 93 9e 29 	sts	0x299E, r25
    3acc:	87 e0       	ldi	r24, 0x07	; 7
    3ace:	90 e0       	ldi	r25, 0x00	; 0
    3ad0:	80 93 9f 29 	sts	0x299F, r24
    3ad4:	90 93 a0 29 	sts	0x29A0, r25
    3ad8:	81 e0       	ldi	r24, 0x01	; 1
    3ada:	08 95       	ret
    3adc:	80 76       	andi	r24, 0x60	; 96
    3ade:	80 32       	cpi	r24, 0x20	; 32
    3ae0:	41 f5       	brne	.+80     	; 0x3b32 <udi_cdc_comm_setup+0x94>
    3ae2:	80 91 96 29 	lds	r24, 0x2996
    3ae6:	80 32       	cpi	r24, 0x20	; 32
    3ae8:	21 f0       	breq	.+8      	; 0x3af2 <udi_cdc_comm_setup+0x54>
    3aea:	82 32       	cpi	r24, 0x22	; 34
    3aec:	21 f5       	brne	.+72     	; 0x3b36 <udi_cdc_comm_setup+0x98>
    3aee:	81 e0       	ldi	r24, 0x01	; 1
    3af0:	08 95       	ret
    3af2:	80 91 9b 29 	lds	r24, 0x299B
    3af6:	90 91 9c 29 	lds	r25, 0x299C
    3afa:	07 97       	sbiw	r24, 0x07	; 7
    3afc:	f1 f4       	brne	.+60     	; 0x3b3a <udi_cdc_comm_setup+0x9c>
    3afe:	8f e9       	ldi	r24, 0x9F	; 159
    3b00:	9d e1       	ldi	r25, 0x1D	; 29
    3b02:	80 93 a1 29 	sts	0x29A1, r24
    3b06:	90 93 a2 29 	sts	0x29A2, r25
    3b0a:	84 e8       	ldi	r24, 0x84	; 132
    3b0c:	95 e2       	ldi	r25, 0x25	; 37
    3b0e:	80 93 9d 29 	sts	0x299D, r24
    3b12:	90 93 9e 29 	sts	0x299E, r25
    3b16:	87 e0       	ldi	r24, 0x07	; 7
    3b18:	90 e0       	ldi	r25, 0x00	; 0
    3b1a:	80 93 9f 29 	sts	0x299F, r24
    3b1e:	90 93 a0 29 	sts	0x29A0, r25
    3b22:	81 e0       	ldi	r24, 0x01	; 1
    3b24:	08 95       	ret
    3b26:	80 e0       	ldi	r24, 0x00	; 0
    3b28:	08 95       	ret
    3b2a:	80 e0       	ldi	r24, 0x00	; 0
    3b2c:	08 95       	ret
    3b2e:	80 e0       	ldi	r24, 0x00	; 0
    3b30:	08 95       	ret
    3b32:	80 e0       	ldi	r24, 0x00	; 0
    3b34:	08 95       	ret
    3b36:	80 e0       	ldi	r24, 0x00	; 0
    3b38:	08 95       	ret
    3b3a:	80 e0       	ldi	r24, 0x00	; 0
    3b3c:	08 95       	ret

00003b3e <udi_cdc_line_coding_received>:
    3b3e:	08 95       	ret

00003b40 <udi_cdc_tx_send>:
    3b40:	ff 92       	push	r15
    3b42:	0f 93       	push	r16
    3b44:	1f 93       	push	r17
    3b46:	cf 93       	push	r28
    3b48:	df 93       	push	r29
    3b4a:	80 91 64 24 	lds	r24, 0x2464
    3b4e:	81 11       	cpse	r24, r1
    3b50:	93 c0       	rjmp	.+294    	; 0x3c78 <udi_cdc_tx_send+0x138>
    3b52:	fd db       	rcall	.-2054   	; 0x334e <udd_is_high_speed>
    3b54:	88 23       	and	r24, r24
    3b56:	49 f0       	breq	.+18     	; 0x3b6a <udi_cdc_tx_send+0x2a>
    3b58:	c0 91 65 24 	lds	r28, 0x2465
    3b5c:	d0 91 66 24 	lds	r29, 0x2466
    3b60:	03 dc       	rcall	.-2042   	; 0x3368 <udd_get_micro_frame_number>
    3b62:	c8 17       	cp	r28, r24
    3b64:	d9 07       	cpc	r29, r25
    3b66:	51 f4       	brne	.+20     	; 0x3b7c <udi_cdc_tx_send+0x3c>
    3b68:	87 c0       	rjmp	.+270    	; 0x3c78 <udi_cdc_tx_send+0x138>
    3b6a:	c0 91 65 24 	lds	r28, 0x2465
    3b6e:	d0 91 66 24 	lds	r29, 0x2466
    3b72:	f5 db       	rcall	.-2070   	; 0x335e <udd_get_frame_number>
    3b74:	c8 17       	cp	r28, r24
    3b76:	d9 07       	cpc	r29, r25
    3b78:	09 f4       	brne	.+2      	; 0x3b7c <udi_cdc_tx_send+0x3c>
    3b7a:	7e c0       	rjmp	.+252    	; 0x3c78 <udi_cdc_tx_send+0x138>
    3b7c:	df b7       	in	r29, 0x3f	; 63
    3b7e:	f8 94       	cli
    3b80:	c0 91 67 24 	lds	r28, 0x2467
    3b84:	ec 2f       	mov	r30, r28
    3b86:	f0 e0       	ldi	r31, 0x00	; 0
    3b88:	ee 0f       	add	r30, r30
    3b8a:	ff 1f       	adc	r31, r31
    3b8c:	e8 59       	subi	r30, 0x98	; 152
    3b8e:	fb 4d       	sbci	r31, 0xDB	; 219
    3b90:	80 81       	ld	r24, Z
    3b92:	91 81       	ldd	r25, Z+1	; 0x01
    3b94:	89 2b       	or	r24, r25
    3b96:	f9 f4       	brne	.+62     	; 0x3bd6 <udi_cdc_tx_send+0x96>
    3b98:	80 91 61 24 	lds	r24, 0x2461
    3b9c:	90 91 62 24 	lds	r25, 0x2462
    3ba0:	01 96       	adiw	r24, 0x01	; 1
    3ba2:	80 93 61 24 	sts	0x2461, r24
    3ba6:	90 93 62 24 	sts	0x2462, r25
    3baa:	d1 db       	rcall	.-2142   	; 0x334e <udd_is_high_speed>
    3bac:	81 11       	cpse	r24, r1
    3bae:	07 c0       	rjmp	.+14     	; 0x3bbe <udi_cdc_tx_send+0x7e>
    3bb0:	80 91 61 24 	lds	r24, 0x2461
    3bb4:	90 91 62 24 	lds	r25, 0x2462
    3bb8:	84 36       	cpi	r24, 0x64	; 100
    3bba:	91 05       	cpc	r25, r1
    3bbc:	50 f0       	brcs	.+20     	; 0x3bd2 <udi_cdc_tx_send+0x92>
    3bbe:	c7 db       	rcall	.-2162   	; 0x334e <udd_is_high_speed>
    3bc0:	88 23       	and	r24, r24
    3bc2:	49 f0       	breq	.+18     	; 0x3bd6 <udi_cdc_tx_send+0x96>
    3bc4:	80 91 61 24 	lds	r24, 0x2461
    3bc8:	90 91 62 24 	lds	r25, 0x2462
    3bcc:	80 32       	cpi	r24, 0x20	; 32
    3bce:	93 40       	sbci	r25, 0x03	; 3
    3bd0:	10 f4       	brcc	.+4      	; 0x3bd6 <udi_cdc_tx_send+0x96>
    3bd2:	df bf       	out	0x3f, r29	; 63
    3bd4:	51 c0       	rjmp	.+162    	; 0x3c78 <udi_cdc_tx_send+0x138>
    3bd6:	10 92 61 24 	sts	0x2461, r1
    3bda:	10 92 62 24 	sts	0x2462, r1
    3bde:	80 91 63 24 	lds	r24, 0x2463
    3be2:	81 11       	cpse	r24, r1
    3be4:	06 c0       	rjmp	.+12     	; 0x3bf2 <udi_cdc_tx_send+0xb2>
    3be6:	81 e0       	ldi	r24, 0x01	; 1
    3be8:	c1 11       	cpse	r28, r1
    3bea:	80 e0       	ldi	r24, 0x00	; 0
    3bec:	80 93 67 24 	sts	0x2467, r24
    3bf0:	04 c0       	rjmp	.+8      	; 0x3bfa <udi_cdc_tx_send+0xba>
    3bf2:	81 e0       	ldi	r24, 0x01	; 1
    3bf4:	c1 11       	cpse	r28, r1
    3bf6:	80 e0       	ldi	r24, 0x00	; 0
    3bf8:	c8 2f       	mov	r28, r24
    3bfa:	81 e0       	ldi	r24, 0x01	; 1
    3bfc:	80 93 64 24 	sts	0x2464, r24
    3c00:	df bf       	out	0x3f, r29	; 63
    3c02:	d0 e0       	ldi	r29, 0x00	; 0
    3c04:	fe 01       	movw	r30, r28
    3c06:	ee 0f       	add	r30, r30
    3c08:	ff 1f       	adc	r31, r31
    3c0a:	e8 59       	subi	r30, 0x98	; 152
    3c0c:	fb 4d       	sbci	r31, 0xDB	; 219
    3c0e:	ff 24       	eor	r15, r15
    3c10:	f3 94       	inc	r15
    3c12:	80 81       	ld	r24, Z
    3c14:	91 81       	ldd	r25, Z+1	; 0x01
    3c16:	80 34       	cpi	r24, 0x40	; 64
    3c18:	91 05       	cpc	r25, r1
    3c1a:	09 f4       	brne	.+2      	; 0x3c1e <udi_cdc_tx_send+0xde>
    3c1c:	f1 2c       	mov	r15, r1
    3c1e:	ff 20       	and	r15, r15
    3c20:	79 f0       	breq	.+30     	; 0x3c40 <udi_cdc_tx_send+0x100>
    3c22:	95 db       	rcall	.-2262   	; 0x334e <udd_is_high_speed>
    3c24:	88 23       	and	r24, r24
    3c26:	31 f0       	breq	.+12     	; 0x3c34 <udi_cdc_tx_send+0xf4>
    3c28:	9f db       	rcall	.-2242   	; 0x3368 <udd_get_micro_frame_number>
    3c2a:	80 93 65 24 	sts	0x2465, r24
    3c2e:	90 93 66 24 	sts	0x2466, r25
    3c32:	0a c0       	rjmp	.+20     	; 0x3c48 <udi_cdc_tx_send+0x108>
    3c34:	94 db       	rcall	.-2264   	; 0x335e <udd_get_frame_number>
    3c36:	80 93 65 24 	sts	0x2465, r24
    3c3a:	90 93 66 24 	sts	0x2466, r25
    3c3e:	04 c0       	rjmp	.+8      	; 0x3c48 <udi_cdc_tx_send+0x108>
    3c40:	10 92 65 24 	sts	0x2465, r1
    3c44:	10 92 66 24 	sts	0x2466, r1
    3c48:	fe 01       	movw	r30, r28
    3c4a:	ee 0f       	add	r30, r30
    3c4c:	ff 1f       	adc	r31, r31
    3c4e:	e8 59       	subi	r30, 0x98	; 152
    3c50:	fb 4d       	sbci	r31, 0xDB	; 219
    3c52:	20 81       	ld	r18, Z
    3c54:	31 81       	ldd	r19, Z+1	; 0x01
    3c56:	ae 01       	movw	r20, r28
    3c58:	00 24       	eor	r0, r0
    3c5a:	56 95       	lsr	r21
    3c5c:	47 95       	ror	r20
    3c5e:	07 94       	ror	r0
    3c60:	56 95       	lsr	r21
    3c62:	47 95       	ror	r20
    3c64:	07 94       	ror	r0
    3c66:	54 2f       	mov	r21, r20
    3c68:	40 2d       	mov	r20, r0
    3c6a:	44 59       	subi	r20, 0x94	; 148
    3c6c:	5b 4d       	sbci	r21, 0xDB	; 219
    3c6e:	02 e4       	ldi	r16, 0x42	; 66
    3c70:	1e e1       	ldi	r17, 0x1E	; 30
    3c72:	6f 2d       	mov	r22, r15
    3c74:	81 e8       	ldi	r24, 0x81	; 129
    3c76:	2a dc       	rcall	.-1964   	; 0x34cc <udd_ep_run>
    3c78:	df 91       	pop	r29
    3c7a:	cf 91       	pop	r28
    3c7c:	1f 91       	pop	r17
    3c7e:	0f 91       	pop	r16
    3c80:	ff 90       	pop	r15
    3c82:	08 95       	ret

00003c84 <udi_cdc_data_sent>:
    3c84:	81 11       	cpse	r24, r1
    3c86:	15 c0       	rjmp	.+42     	; 0x3cb2 <udi_cdc_data_sent+0x2e>
    3c88:	20 91 67 24 	lds	r18, 0x2467
    3c8c:	81 e0       	ldi	r24, 0x01	; 1
    3c8e:	90 e0       	ldi	r25, 0x00	; 0
    3c90:	22 23       	and	r18, r18
    3c92:	11 f0       	breq	.+4      	; 0x3c98 <udi_cdc_data_sent+0x14>
    3c94:	80 e0       	ldi	r24, 0x00	; 0
    3c96:	90 e0       	ldi	r25, 0x00	; 0
    3c98:	fc 01       	movw	r30, r24
    3c9a:	ee 0f       	add	r30, r30
    3c9c:	ff 1f       	adc	r31, r31
    3c9e:	e8 59       	subi	r30, 0x98	; 152
    3ca0:	fb 4d       	sbci	r31, 0xDB	; 219
    3ca2:	10 82       	st	Z, r1
    3ca4:	11 82       	std	Z+1, r1	; 0x01
    3ca6:	10 92 63 24 	sts	0x2463, r1
    3caa:	10 92 64 24 	sts	0x2464, r1
    3cae:	80 e0       	ldi	r24, 0x00	; 0
    3cb0:	47 cf       	rjmp	.-370    	; 0x3b40 <udi_cdc_tx_send>
    3cb2:	08 95       	ret

00003cb4 <udi_cdc_data_sof_notify>:
    3cb4:	80 e0       	ldi	r24, 0x00	; 0
    3cb6:	44 cf       	rjmp	.-376    	; 0x3b40 <udi_cdc_tx_send>
    3cb8:	08 95       	ret

00003cba <udi_cdc_multi_get_nb_received_data>:
    3cba:	4f b7       	in	r20, 0x3f	; 63
    3cbc:	f8 94       	cli
    3cbe:	20 91 ed 24 	lds	r18, 0x24ED
    3cc2:	30 91 ee 24 	lds	r19, 0x24EE
    3cc6:	e0 91 ef 24 	lds	r30, 0x24EF
    3cca:	f0 e0       	ldi	r31, 0x00	; 0
    3ccc:	ee 0f       	add	r30, r30
    3cce:	ff 1f       	adc	r31, r31
    3cd0:	e0 51       	subi	r30, 0x10	; 16
    3cd2:	fb 4d       	sbci	r31, 0xDB	; 219
    3cd4:	80 81       	ld	r24, Z
    3cd6:	91 81       	ldd	r25, Z+1	; 0x01
    3cd8:	82 1b       	sub	r24, r18
    3cda:	93 0b       	sbc	r25, r19
    3cdc:	4f bf       	out	0x3f, r20	; 63
    3cde:	08 95       	ret

00003ce0 <udi_cdc_multi_is_rx_ready>:
    3ce0:	ec df       	rcall	.-40     	; 0x3cba <udi_cdc_multi_get_nb_received_data>
    3ce2:	21 e0       	ldi	r18, 0x01	; 1
    3ce4:	89 2b       	or	r24, r25
    3ce6:	09 f4       	brne	.+2      	; 0x3cea <udi_cdc_multi_is_rx_ready+0xa>
    3ce8:	20 e0       	ldi	r18, 0x00	; 0
    3cea:	82 2f       	mov	r24, r18
    3cec:	08 95       	ret

00003cee <udi_cdc_rx_start>:
    3cee:	0f 93       	push	r16
    3cf0:	1f 93       	push	r17
    3cf2:	cf 93       	push	r28
    3cf4:	df 93       	push	r29
    3cf6:	4f b7       	in	r20, 0x3f	; 63
    3cf8:	f8 94       	cli
    3cfa:	50 91 ef 24 	lds	r21, 0x24EF
    3cfe:	80 91 ec 24 	lds	r24, 0x24EC
    3d02:	81 11       	cpse	r24, r1
    3d04:	10 c0       	rjmp	.+32     	; 0x3d26 <udi_cdc_rx_start+0x38>
    3d06:	20 91 ed 24 	lds	r18, 0x24ED
    3d0a:	30 91 ee 24 	lds	r19, 0x24EE
    3d0e:	c5 2f       	mov	r28, r21
    3d10:	d0 e0       	ldi	r29, 0x00	; 0
    3d12:	fe 01       	movw	r30, r28
    3d14:	ee 0f       	add	r30, r30
    3d16:	ff 1f       	adc	r31, r31
    3d18:	e0 51       	subi	r30, 0x10	; 16
    3d1a:	fb 4d       	sbci	r31, 0xDB	; 219
    3d1c:	80 81       	ld	r24, Z
    3d1e:	91 81       	ldd	r25, Z+1	; 0x01
    3d20:	28 17       	cp	r18, r24
    3d22:	39 07       	cpc	r19, r25
    3d24:	18 f4       	brcc	.+6      	; 0x3d2c <udi_cdc_rx_start+0x3e>
    3d26:	4f bf       	out	0x3f, r20	; 63
    3d28:	80 e0       	ldi	r24, 0x00	; 0
    3d2a:	27 c0       	rjmp	.+78     	; 0x3d7a <udi_cdc_rx_start+0x8c>
    3d2c:	10 92 ed 24 	sts	0x24ED, r1
    3d30:	10 92 ee 24 	sts	0x24EE, r1
    3d34:	81 e0       	ldi	r24, 0x01	; 1
    3d36:	51 11       	cpse	r21, r1
    3d38:	80 e0       	ldi	r24, 0x00	; 0
    3d3a:	80 93 ef 24 	sts	0x24EF, r24
    3d3e:	81 e0       	ldi	r24, 0x01	; 1
    3d40:	80 93 ec 24 	sts	0x24EC, r24
    3d44:	4f bf       	out	0x3f, r20	; 63
    3d46:	80 e0       	ldi	r24, 0x00	; 0
    3d48:	cb df       	rcall	.-106    	; 0x3ce0 <udi_cdc_multi_is_rx_ready>
    3d4a:	88 23       	and	r24, r24
    3d4c:	19 f0       	breq	.+6      	; 0x3d54 <udi_cdc_rx_start+0x66>
    3d4e:	80 e0       	ldi	r24, 0x00	; 0
    3d50:	0e 94 3b 14 	call	0x2876	; 0x2876 <main_cdc_rx_notify>
    3d54:	ae 01       	movw	r20, r28
    3d56:	00 24       	eor	r0, r0
    3d58:	56 95       	lsr	r21
    3d5a:	47 95       	ror	r20
    3d5c:	07 94       	ror	r0
    3d5e:	56 95       	lsr	r21
    3d60:	47 95       	ror	r20
    3d62:	07 94       	ror	r0
    3d64:	54 2f       	mov	r21, r20
    3d66:	40 2d       	mov	r20, r0
    3d68:	4c 50       	subi	r20, 0x0C	; 12
    3d6a:	5b 4d       	sbci	r21, 0xDB	; 219
    3d6c:	04 ef       	ldi	r16, 0xF4	; 244
    3d6e:	1e e1       	ldi	r17, 0x1E	; 30
    3d70:	20 e4       	ldi	r18, 0x40	; 64
    3d72:	30 e0       	ldi	r19, 0x00	; 0
    3d74:	61 e0       	ldi	r22, 0x01	; 1
    3d76:	82 e0       	ldi	r24, 0x02	; 2
    3d78:	a9 db       	rcall	.-2222   	; 0x34cc <udd_ep_run>
    3d7a:	df 91       	pop	r29
    3d7c:	cf 91       	pop	r28
    3d7e:	1f 91       	pop	r17
    3d80:	0f 91       	pop	r16
    3d82:	08 95       	ret

00003d84 <udi_cdc_data_enable>:
    3d84:	10 92 75 25 	sts	0x2575, r1
    3d88:	10 92 64 24 	sts	0x2464, r1
    3d8c:	10 92 63 24 	sts	0x2463, r1
    3d90:	10 92 67 24 	sts	0x2467, r1
    3d94:	10 92 68 24 	sts	0x2468, r1
    3d98:	10 92 69 24 	sts	0x2469, r1
    3d9c:	10 92 6a 24 	sts	0x246A, r1
    3da0:	10 92 6b 24 	sts	0x246B, r1
    3da4:	10 92 65 24 	sts	0x2465, r1
    3da8:	10 92 66 24 	sts	0x2466, r1
    3dac:	80 e0       	ldi	r24, 0x00	; 0
    3dae:	c8 de       	rcall	.-624    	; 0x3b40 <udi_cdc_tx_send>
    3db0:	10 92 ec 24 	sts	0x24EC, r1
    3db4:	10 92 ef 24 	sts	0x24EF, r1
    3db8:	10 92 f0 24 	sts	0x24F0, r1
    3dbc:	10 92 f1 24 	sts	0x24F1, r1
    3dc0:	10 92 ed 24 	sts	0x24ED, r1
    3dc4:	10 92 ee 24 	sts	0x24EE, r1
    3dc8:	80 e0       	ldi	r24, 0x00	; 0
    3dca:	91 df       	rcall	.-222    	; 0x3cee <udi_cdc_rx_start>
    3dcc:	88 23       	and	r24, r24
    3dce:	59 f0       	breq	.+22     	; 0x3de6 <udi_cdc_data_enable+0x62>
    3dd0:	90 91 75 25 	lds	r25, 0x2575
    3dd4:	9f 5f       	subi	r25, 0xFF	; 255
    3dd6:	90 93 75 25 	sts	0x2575, r25
    3dda:	90 91 75 25 	lds	r25, 0x2575
    3dde:	91 30       	cpi	r25, 0x01	; 1
    3de0:	11 f4       	brne	.+4      	; 0x3de6 <udi_cdc_data_enable+0x62>
    3de2:	90 93 74 25 	sts	0x2574, r25
    3de6:	08 95       	ret

00003de8 <udi_cdc_data_received>:
    3de8:	0f 93       	push	r16
    3dea:	1f 93       	push	r17
    3dec:	94 2f       	mov	r25, r20
    3dee:	81 11       	cpse	r24, r1
    3df0:	28 c0       	rjmp	.+80     	; 0x3e42 <udi_cdc_data_received+0x5a>
    3df2:	80 91 ef 24 	lds	r24, 0x24EF
    3df6:	e1 e0       	ldi	r30, 0x01	; 1
    3df8:	81 11       	cpse	r24, r1
    3dfa:	e0 e0       	ldi	r30, 0x00	; 0
    3dfc:	61 15       	cp	r22, r1
    3dfe:	71 05       	cpc	r23, r1
    3e00:	a9 f4       	brne	.+42     	; 0x3e2c <udi_cdc_data_received+0x44>
    3e02:	f0 e0       	ldi	r31, 0x00	; 0
    3e04:	00 24       	eor	r0, r0
    3e06:	f6 95       	lsr	r31
    3e08:	e7 95       	ror	r30
    3e0a:	07 94       	ror	r0
    3e0c:	f6 95       	lsr	r31
    3e0e:	e7 95       	ror	r30
    3e10:	07 94       	ror	r0
    3e12:	fe 2f       	mov	r31, r30
    3e14:	e0 2d       	mov	r30, r0
    3e16:	af 01       	movw	r20, r30
    3e18:	4c 50       	subi	r20, 0x0C	; 12
    3e1a:	5b 4d       	sbci	r21, 0xDB	; 219
    3e1c:	04 ef       	ldi	r16, 0xF4	; 244
    3e1e:	1e e1       	ldi	r17, 0x1E	; 30
    3e20:	20 e4       	ldi	r18, 0x40	; 64
    3e22:	30 e0       	ldi	r19, 0x00	; 0
    3e24:	61 e0       	ldi	r22, 0x01	; 1
    3e26:	89 2f       	mov	r24, r25
    3e28:	51 db       	rcall	.-2398   	; 0x34cc <udd_ep_run>
    3e2a:	0b c0       	rjmp	.+22     	; 0x3e42 <udi_cdc_data_received+0x5a>
    3e2c:	f0 e0       	ldi	r31, 0x00	; 0
    3e2e:	ee 0f       	add	r30, r30
    3e30:	ff 1f       	adc	r31, r31
    3e32:	e0 51       	subi	r30, 0x10	; 16
    3e34:	fb 4d       	sbci	r31, 0xDB	; 219
    3e36:	60 83       	st	Z, r22
    3e38:	71 83       	std	Z+1, r23	; 0x01
    3e3a:	10 92 ec 24 	sts	0x24EC, r1
    3e3e:	80 e0       	ldi	r24, 0x00	; 0
    3e40:	56 df       	rcall	.-340    	; 0x3cee <udi_cdc_rx_start>
    3e42:	1f 91       	pop	r17
    3e44:	0f 91       	pop	r16
    3e46:	08 95       	ret

00003e48 <udi_cdc_is_rx_ready>:
    3e48:	80 e0       	ldi	r24, 0x00	; 0
    3e4a:	4a cf       	rjmp	.-364    	; 0x3ce0 <udi_cdc_multi_is_rx_ready>
    3e4c:	08 95       	ret

00003e4e <udi_cdc_multi_getc>:
    3e4e:	1f 93       	push	r17
    3e50:	cf 93       	push	r28
    3e52:	df 93       	push	r29
    3e54:	11 e0       	ldi	r17, 0x01	; 1
    3e56:	80 91 8a 25 	lds	r24, 0x258A
    3e5a:	89 30       	cpi	r24, 0x09	; 9
    3e5c:	09 f0       	breq	.+2      	; 0x3e60 <udi_cdc_multi_getc+0x12>
    3e5e:	10 e0       	ldi	r17, 0x00	; 0
    3e60:	60 e0       	ldi	r22, 0x00	; 0
    3e62:	70 e0       	ldi	r23, 0x00	; 0
    3e64:	3f b7       	in	r19, 0x3f	; 63
    3e66:	f8 94       	cli
    3e68:	80 91 ed 24 	lds	r24, 0x24ED
    3e6c:	90 91 ee 24 	lds	r25, 0x24EE
    3e70:	20 91 ef 24 	lds	r18, 0x24EF
    3e74:	3f bf       	out	0x3f, r19	; 63
    3e76:	30 e0       	ldi	r19, 0x00	; 0
    3e78:	f9 01       	movw	r30, r18
    3e7a:	ee 0f       	add	r30, r30
    3e7c:	ff 1f       	adc	r31, r31
    3e7e:	e0 51       	subi	r30, 0x10	; 16
    3e80:	fb 4d       	sbci	r31, 0xDB	; 219
    3e82:	40 81       	ld	r20, Z
    3e84:	51 81       	ldd	r21, Z+1	; 0x01
    3e86:	84 17       	cp	r24, r20
    3e88:	95 07       	cpc	r25, r21
    3e8a:	30 f0       	brcs	.+12     	; 0x3e98 <udi_cdc_multi_getc+0x4a>
    3e8c:	80 91 74 25 	lds	r24, 0x2574
    3e90:	81 11       	cpse	r24, r1
    3e92:	e8 cf       	rjmp	.-48     	; 0x3e64 <udi_cdc_multi_getc+0x16>
    3e94:	90 e0       	ldi	r25, 0x00	; 0
    3e96:	20 c0       	rjmp	.+64     	; 0x3ed8 <udi_cdc_multi_getc+0x8a>
    3e98:	f9 01       	movw	r30, r18
    3e9a:	00 24       	eor	r0, r0
    3e9c:	f6 95       	lsr	r31
    3e9e:	e7 95       	ror	r30
    3ea0:	07 94       	ror	r0
    3ea2:	f6 95       	lsr	r31
    3ea4:	e7 95       	ror	r30
    3ea6:	07 94       	ror	r0
    3ea8:	fe 2f       	mov	r31, r30
    3eaa:	e0 2d       	mov	r30, r0
    3eac:	e8 0f       	add	r30, r24
    3eae:	f9 1f       	adc	r31, r25
    3eb0:	ec 50       	subi	r30, 0x0C	; 12
    3eb2:	fb 4d       	sbci	r31, 0xDB	; 219
    3eb4:	20 81       	ld	r18, Z
    3eb6:	eb 01       	movw	r28, r22
    3eb8:	c2 2b       	or	r28, r18
    3eba:	01 96       	adiw	r24, 0x01	; 1
    3ebc:	80 93 ed 24 	sts	0x24ED, r24
    3ec0:	90 93 ee 24 	sts	0x24EE, r25
    3ec4:	80 e0       	ldi	r24, 0x00	; 0
    3ec6:	13 df       	rcall	.-474    	; 0x3cee <udi_cdc_rx_start>
    3ec8:	11 23       	and	r17, r17
    3eca:	21 f0       	breq	.+8      	; 0x3ed4 <udi_cdc_multi_getc+0x86>
    3ecc:	7c 2f       	mov	r23, r28
    3ece:	66 27       	eor	r22, r22
    3ed0:	10 e0       	ldi	r17, 0x00	; 0
    3ed2:	c8 cf       	rjmp	.-112    	; 0x3e64 <udi_cdc_multi_getc+0x16>
    3ed4:	8c 2f       	mov	r24, r28
    3ed6:	9d 2f       	mov	r25, r29
    3ed8:	df 91       	pop	r29
    3eda:	cf 91       	pop	r28
    3edc:	1f 91       	pop	r17
    3ede:	08 95       	ret

00003ee0 <udi_cdc_getc>:
    3ee0:	80 e0       	ldi	r24, 0x00	; 0
    3ee2:	b5 cf       	rjmp	.-150    	; 0x3e4e <udi_cdc_multi_getc>
    3ee4:	08 95       	ret

00003ee6 <udi_cdc_multi_read_buf>:
    3ee6:	ef 92       	push	r14
    3ee8:	ff 92       	push	r15
    3eea:	0f 93       	push	r16
    3eec:	1f 93       	push	r17
    3eee:	cf 93       	push	r28
    3ef0:	df 93       	push	r29
    3ef2:	7b 01       	movw	r14, r22
    3ef4:	8a 01       	movw	r16, r20
    3ef6:	8f b7       	in	r24, 0x3f	; 63
    3ef8:	f8 94       	cli
    3efa:	20 91 ed 24 	lds	r18, 0x24ED
    3efe:	30 91 ee 24 	lds	r19, 0x24EE
    3f02:	40 91 ef 24 	lds	r20, 0x24EF
    3f06:	8f bf       	out	0x3f, r24	; 63
    3f08:	50 e0       	ldi	r21, 0x00	; 0
    3f0a:	fa 01       	movw	r30, r20
    3f0c:	ee 0f       	add	r30, r30
    3f0e:	ff 1f       	adc	r31, r31
    3f10:	e0 51       	subi	r30, 0x10	; 16
    3f12:	fb 4d       	sbci	r31, 0xDB	; 219
    3f14:	80 81       	ld	r24, Z
    3f16:	91 81       	ldd	r25, Z+1	; 0x01
    3f18:	28 17       	cp	r18, r24
    3f1a:	39 07       	cpc	r19, r25
    3f1c:	38 f0       	brcs	.+14     	; 0x3f2c <udi_cdc_multi_read_buf+0x46>
    3f1e:	80 91 74 25 	lds	r24, 0x2574
    3f22:	81 11       	cpse	r24, r1
    3f24:	e8 cf       	rjmp	.-48     	; 0x3ef6 <udi_cdc_multi_read_buf+0x10>
    3f26:	80 2f       	mov	r24, r16
    3f28:	91 2f       	mov	r25, r17
    3f2a:	2f c0       	rjmp	.+94     	; 0x3f8a <udi_cdc_multi_read_buf+0xa4>
    3f2c:	82 1b       	sub	r24, r18
    3f2e:	93 0b       	sbc	r25, r19
    3f30:	e8 01       	movw	r28, r16
    3f32:	80 17       	cp	r24, r16
    3f34:	91 07       	cpc	r25, r17
    3f36:	08 f4       	brcc	.+2      	; 0x3f3a <udi_cdc_multi_read_buf+0x54>
    3f38:	ec 01       	movw	r28, r24
    3f3a:	ba 01       	movw	r22, r20
    3f3c:	00 24       	eor	r0, r0
    3f3e:	76 95       	lsr	r23
    3f40:	67 95       	ror	r22
    3f42:	07 94       	ror	r0
    3f44:	76 95       	lsr	r23
    3f46:	67 95       	ror	r22
    3f48:	07 94       	ror	r0
    3f4a:	76 2f       	mov	r23, r22
    3f4c:	60 2d       	mov	r22, r0
    3f4e:	26 0f       	add	r18, r22
    3f50:	37 1f       	adc	r19, r23
    3f52:	b9 01       	movw	r22, r18
    3f54:	6c 50       	subi	r22, 0x0C	; 12
    3f56:	7b 4d       	sbci	r23, 0xDB	; 219
    3f58:	ae 01       	movw	r20, r28
    3f5a:	c7 01       	movw	r24, r14
    3f5c:	d4 d6       	rcall	.+3496   	; 0x4d06 <memcpy>
    3f5e:	80 91 ed 24 	lds	r24, 0x24ED
    3f62:	90 91 ee 24 	lds	r25, 0x24EE
    3f66:	8c 0f       	add	r24, r28
    3f68:	9d 1f       	adc	r25, r29
    3f6a:	80 93 ed 24 	sts	0x24ED, r24
    3f6e:	90 93 ee 24 	sts	0x24EE, r25
    3f72:	ec 0e       	add	r14, r28
    3f74:	fd 1e       	adc	r15, r29
    3f76:	0c 1b       	sub	r16, r28
    3f78:	1d 0b       	sbc	r17, r29
    3f7a:	80 e0       	ldi	r24, 0x00	; 0
    3f7c:	b8 de       	rcall	.-656    	; 0x3cee <udi_cdc_rx_start>
    3f7e:	01 15       	cp	r16, r1
    3f80:	11 05       	cpc	r17, r1
    3f82:	09 f0       	breq	.+2      	; 0x3f86 <udi_cdc_multi_read_buf+0xa0>
    3f84:	b8 cf       	rjmp	.-144    	; 0x3ef6 <udi_cdc_multi_read_buf+0x10>
    3f86:	80 e0       	ldi	r24, 0x00	; 0
    3f88:	90 e0       	ldi	r25, 0x00	; 0
    3f8a:	df 91       	pop	r29
    3f8c:	cf 91       	pop	r28
    3f8e:	1f 91       	pop	r17
    3f90:	0f 91       	pop	r16
    3f92:	ff 90       	pop	r15
    3f94:	ef 90       	pop	r14
    3f96:	08 95       	ret

00003f98 <udi_cdc_read_buf>:
    3f98:	ab 01       	movw	r20, r22
    3f9a:	bc 01       	movw	r22, r24
    3f9c:	80 e0       	ldi	r24, 0x00	; 0
    3f9e:	a3 cf       	rjmp	.-186    	; 0x3ee6 <udi_cdc_multi_read_buf>
    3fa0:	08 95       	ret

00003fa2 <udi_cdc_multi_get_free_tx_buffer>:
    3fa2:	5f b7       	in	r21, 0x3f	; 63
    3fa4:	f8 94       	cli
    3fa6:	20 91 67 24 	lds	r18, 0x2467
    3faa:	e2 2f       	mov	r30, r18
    3fac:	f0 e0       	ldi	r31, 0x00	; 0
    3fae:	ee 0f       	add	r30, r30
    3fb0:	ff 1f       	adc	r31, r31
    3fb2:	e8 59       	subi	r30, 0x98	; 152
    3fb4:	fb 4d       	sbci	r31, 0xDB	; 219
    3fb6:	80 81       	ld	r24, Z
    3fb8:	91 81       	ldd	r25, Z+1	; 0x01
    3fba:	41 e0       	ldi	r20, 0x01	; 1
    3fbc:	21 11       	cpse	r18, r1
    3fbe:	40 e0       	ldi	r20, 0x00	; 0
    3fc0:	e4 2f       	mov	r30, r20
    3fc2:	f0 e0       	ldi	r31, 0x00	; 0
    3fc4:	ee 0f       	add	r30, r30
    3fc6:	ff 1f       	adc	r31, r31
    3fc8:	e8 59       	subi	r30, 0x98	; 152
    3fca:	fb 4d       	sbci	r31, 0xDB	; 219
    3fcc:	20 81       	ld	r18, Z
    3fce:	31 81       	ldd	r19, Z+1	; 0x01
    3fd0:	80 34       	cpi	r24, 0x40	; 64
    3fd2:	91 05       	cpc	r25, r1
    3fd4:	89 f4       	brne	.+34     	; 0x3ff8 <udi_cdc_multi_get_free_tx_buffer+0x56>
    3fd6:	60 91 64 24 	lds	r22, 0x2464
    3fda:	61 11       	cpse	r22, r1
    3fdc:	0d c0       	rjmp	.+26     	; 0x3ff8 <udi_cdc_multi_get_free_tx_buffer+0x56>
    3fde:	60 91 63 24 	lds	r22, 0x2463
    3fe2:	61 11       	cpse	r22, r1
    3fe4:	09 c0       	rjmp	.+18     	; 0x3ff8 <udi_cdc_multi_get_free_tx_buffer+0x56>
    3fe6:	81 e0       	ldi	r24, 0x01	; 1
    3fe8:	80 93 63 24 	sts	0x2463, r24
    3fec:	40 93 67 24 	sts	0x2467, r20
    3ff0:	20 e4       	ldi	r18, 0x40	; 64
    3ff2:	30 e0       	ldi	r19, 0x00	; 0
    3ff4:	80 e0       	ldi	r24, 0x00	; 0
    3ff6:	90 e0       	ldi	r25, 0x00	; 0
    3ff8:	5f bf       	out	0x3f, r21	; 63
    3ffa:	28 0f       	add	r18, r24
    3ffc:	39 1f       	adc	r19, r25
    3ffe:	80 e8       	ldi	r24, 0x80	; 128
    4000:	90 e0       	ldi	r25, 0x00	; 0
    4002:	82 1b       	sub	r24, r18
    4004:	93 0b       	sbc	r25, r19
    4006:	08 95       	ret

00004008 <udi_cdc_multi_is_tx_ready>:
    4008:	cc df       	rcall	.-104    	; 0x3fa2 <udi_cdc_multi_get_free_tx_buffer>
    400a:	21 e0       	ldi	r18, 0x01	; 1
    400c:	89 2b       	or	r24, r25
    400e:	09 f4       	brne	.+2      	; 0x4012 <udi_cdc_multi_is_tx_ready+0xa>
    4010:	20 e0       	ldi	r18, 0x00	; 0
    4012:	82 2f       	mov	r24, r18
    4014:	08 95       	ret

00004016 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
    4016:	1f 93       	push	r17
    4018:	cf 93       	push	r28
    401a:	df 93       	push	r29
    401c:	16 2f       	mov	r17, r22
    401e:	c7 2f       	mov	r28, r23

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
    4020:	d1 e0       	ldi	r29, 0x01	; 1
    4022:	80 91 8a 25 	lds	r24, 0x258A
    4026:	89 30       	cpi	r24, 0x09	; 9
    4028:	09 f0       	breq	.+2      	; 0x402c <udi_cdc_multi_putc+0x16>
    402a:	d0 e0       	ldi	r29, 0x00	; 0

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
    402c:	80 e0       	ldi	r24, 0x00	; 0
    402e:	ec df       	rcall	.-40     	; 0x4008 <udi_cdc_multi_is_tx_ready>
    4030:	81 11       	cpse	r24, r1
    4032:	07 c0       	rjmp	.+14     	; 0x4042 <udi_cdc_multi_putc+0x2c>
		if (!udi_cdc_data_running) {
    4034:	80 91 74 25 	lds	r24, 0x2574
    4038:	81 11       	cpse	r24, r1
    403a:	f8 cf       	rjmp	.-16     	; 0x402c <udi_cdc_multi_putc+0x16>
			return false;
    403c:	80 e0       	ldi	r24, 0x00	; 0
    403e:	90 e0       	ldi	r25, 0x00	; 0
    4040:	2b c0       	rjmp	.+86     	; 0x4098 <udi_cdc_multi_putc+0x82>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    4042:	6f b7       	in	r22, 0x3f	; 63
	cpu_irq_disable();
    4044:	f8 94       	cli
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    4046:	20 91 67 24 	lds	r18, 0x2467
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
    404a:	30 e0       	ldi	r19, 0x00	; 0
    404c:	f9 01       	movw	r30, r18
    404e:	ee 0f       	add	r30, r30
    4050:	ff 1f       	adc	r31, r31
    4052:	e8 59       	subi	r30, 0x98	; 152
    4054:	fb 4d       	sbci	r31, 0xDB	; 219
    4056:	80 81       	ld	r24, Z
    4058:	91 81       	ldd	r25, Z+1	; 0x01
    405a:	ac 01       	movw	r20, r24
    405c:	4f 5f       	subi	r20, 0xFF	; 255
    405e:	5f 4f       	sbci	r21, 0xFF	; 255
    4060:	40 83       	st	Z, r20
    4062:	51 83       	std	Z+1, r21	; 0x01
    4064:	f9 01       	movw	r30, r18
    4066:	00 24       	eor	r0, r0
    4068:	f6 95       	lsr	r31
    406a:	e7 95       	ror	r30
    406c:	07 94       	ror	r0
    406e:	f6 95       	lsr	r31
    4070:	e7 95       	ror	r30
    4072:	07 94       	ror	r0
    4074:	fe 2f       	mov	r31, r30
    4076:	e0 2d       	mov	r30, r0
    4078:	8e 0f       	add	r24, r30
    407a:	9f 1f       	adc	r25, r31
    407c:	fc 01       	movw	r30, r24
    407e:	e4 59       	subi	r30, 0x94	; 148
    4080:	fb 4d       	sbci	r31, 0xDB	; 219
    4082:	10 83       	st	Z, r17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4084:	6f bf       	out	0x3f, r22	; 63
	cpu_irq_restore(flags);

	if (b_databit_9) {
    4086:	dd 23       	and	r29, r29
    4088:	29 f0       	breq	.+10     	; 0x4094 <udi_cdc_multi_putc+0x7e>
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
    408a:	1c 2f       	mov	r17, r28
    408c:	cc 0f       	add	r28, r28
    408e:	cc 0b       	sbc	r28, r28
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
    4090:	d0 e0       	ldi	r29, 0x00	; 0
		value = value >> 8;
		goto udi_cdc_putc_process_one_byte;
    4092:	cc cf       	rjmp	.-104    	; 0x402c <udi_cdc_multi_putc+0x16>
	}
	return true;
    4094:	81 e0       	ldi	r24, 0x01	; 1
    4096:	90 e0       	ldi	r25, 0x00	; 0
}
    4098:	df 91       	pop	r29
    409a:	cf 91       	pop	r28
    409c:	1f 91       	pop	r17
    409e:	08 95       	ret

000040a0 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
	return udi_cdc_multi_putc(0, value);
    40a0:	bc 01       	movw	r22, r24
    40a2:	80 e0       	ldi	r24, 0x00	; 0
    40a4:	b8 cf       	rjmp	.-144    	; 0x4016 <udi_cdc_multi_putc>
}
    40a6:	08 95       	ret

000040a8 <udi_cdc_multi_write_buf>:

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
    40a8:	7f 92       	push	r7
    40aa:	8f 92       	push	r8
    40ac:	9f 92       	push	r9
    40ae:	af 92       	push	r10
    40b0:	bf 92       	push	r11
    40b2:	cf 92       	push	r12
    40b4:	df 92       	push	r13
    40b6:	ef 92       	push	r14
    40b8:	ff 92       	push	r15
    40ba:	0f 93       	push	r16
    40bc:	1f 93       	push	r17
    40be:	cf 93       	push	r28
    40c0:	df 93       	push	r29
    40c2:	6b 01       	movw	r12, r22
    40c4:	8a 01       	movw	r16, r20

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
    40c6:	80 91 8a 25 	lds	r24, 0x258A
    40ca:	89 30       	cpi	r24, 0x09	; 9
    40cc:	11 f4       	brne	.+4      	; 0x40d2 <udi_cdc_multi_write_buf+0x2a>
		size *=2;
    40ce:	00 0f       	add	r16, r16
    40d0:	11 1f       	adc	r17, r17

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
    40d2:	68 94       	set
    40d4:	aa 24       	eor	r10, r10
    40d6:	a6 f8       	bld	r10, 6
    40d8:	b1 2c       	mov	r11, r1
		size *=2;
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
    40da:	80 e0       	ldi	r24, 0x00	; 0
    40dc:	95 df       	rcall	.-214    	; 0x4008 <udi_cdc_multi_is_tx_ready>
    40de:	81 11       	cpse	r24, r1
    40e0:	07 c0       	rjmp	.+14     	; 0x40f0 <udi_cdc_multi_write_buf+0x48>
		if (!udi_cdc_data_running) {
    40e2:	80 91 74 25 	lds	r24, 0x2574
    40e6:	81 11       	cpse	r24, r1
    40e8:	f8 cf       	rjmp	.-16     	; 0x40da <udi_cdc_multi_write_buf+0x32>
    40ea:	80 2f       	mov	r24, r16
    40ec:	91 2f       	mov	r25, r17
    40ee:	37 c0       	rjmp	.+110    	; 0x415e <udi_cdc_multi_write_buf+0xb6>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    40f0:	7f b6       	in	r7, 0x3f	; 63
	cpu_irq_disable();
    40f2:	f8 94       	cli
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
    40f4:	80 90 67 24 	lds	r8, 0x2467
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
    40f8:	91 2c       	mov	r9, r1
    40fa:	f4 01       	movw	r30, r8
    40fc:	ee 0f       	add	r30, r30
    40fe:	ff 1f       	adc	r31, r31
    4100:	e8 59       	subi	r30, 0x98	; 152
    4102:	fb 4d       	sbci	r31, 0xDB	; 219
    4104:	e0 80       	ld	r14, Z
    4106:	f1 80       	ldd	r15, Z+1	; 0x01
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
    4108:	c5 01       	movw	r24, r10
    410a:	8e 19       	sub	r24, r14
    410c:	9f 09       	sbc	r25, r15
    410e:	e8 01       	movw	r28, r16
    4110:	80 17       	cp	r24, r16
    4112:	91 07       	cpc	r25, r17
    4114:	08 f4       	brcc	.+2      	; 0x4118 <udi_cdc_multi_write_buf+0x70>
    4116:	ec 01       	movw	r28, r24
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
    4118:	c4 01       	movw	r24, r8
    411a:	00 24       	eor	r0, r0
    411c:	96 95       	lsr	r25
    411e:	87 95       	ror	r24
    4120:	07 94       	ror	r0
    4122:	96 95       	lsr	r25
    4124:	87 95       	ror	r24
    4126:	07 94       	ror	r0
    4128:	98 2f       	mov	r25, r24
    412a:	80 2d       	mov	r24, r0
    412c:	8e 0d       	add	r24, r14
    412e:	9f 1d       	adc	r25, r15
    4130:	ae 01       	movw	r20, r28
    4132:	b6 01       	movw	r22, r12
    4134:	84 59       	subi	r24, 0x94	; 148
    4136:	9b 4d       	sbci	r25, 0xDB	; 219
    4138:	e6 d5       	rcall	.+3020   	; 0x4d06 <memcpy>
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
    413a:	f4 01       	movw	r30, r8
    413c:	ee 0f       	add	r30, r30
    413e:	ff 1f       	adc	r31, r31
    4140:	e8 59       	subi	r30, 0x98	; 152
    4142:	fb 4d       	sbci	r31, 0xDB	; 219
    4144:	ec 0e       	add	r14, r28
    4146:	fd 1e       	adc	r15, r29
    4148:	e0 82       	st	Z, r14
    414a:	f1 82       	std	Z+1, r15	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    414c:	7f be       	out	0x3f, r7	; 63
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
    414e:	cc 0e       	add	r12, r28
    4150:	dd 1e       	adc	r13, r29
	size -= copy_nb;
    4152:	0c 1b       	sub	r16, r28
    4154:	1d 0b       	sbc	r17, r29

	if (size) {
    4156:	09 f0       	breq	.+2      	; 0x415a <udi_cdc_multi_write_buf+0xb2>
    4158:	c0 cf       	rjmp	.-128    	; 0x40da <udi_cdc_multi_write_buf+0x32>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
    415a:	80 e0       	ldi	r24, 0x00	; 0
    415c:	90 e0       	ldi	r25, 0x00	; 0
}
    415e:	df 91       	pop	r29
    4160:	cf 91       	pop	r28
    4162:	1f 91       	pop	r17
    4164:	0f 91       	pop	r16
    4166:	ff 90       	pop	r15
    4168:	ef 90       	pop	r14
    416a:	df 90       	pop	r13
    416c:	cf 90       	pop	r12
    416e:	bf 90       	pop	r11
    4170:	af 90       	pop	r10
    4172:	9f 90       	pop	r9
    4174:	8f 90       	pop	r8
    4176:	7f 90       	pop	r7
    4178:	08 95       	ret

0000417a <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
    417a:	ab 01       	movw	r20, r22
	return udi_cdc_multi_write_buf(0, buf, size);
    417c:	bc 01       	movw	r22, r24
    417e:	80 e0       	ldi	r24, 0x00	; 0
    4180:	93 cf       	rjmp	.-218    	; 0x40a8 <udi_cdc_multi_write_buf>
}
    4182:	08 95       	ret

00004184 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    4184:	e0 91 90 25 	lds	r30, 0x2590
    4188:	f0 91 91 25 	lds	r31, 0x2591
    418c:	01 90       	ld	r0, Z+
    418e:	f0 81       	ld	r31, Z
    4190:	e0 2d       	mov	r30, r0
    4192:	22 81       	ldd	r18, Z+2	; 0x02
    4194:	33 81       	ldd	r19, Z+3	; 0x03
    4196:	2e 0f       	add	r18, r30
    4198:	3f 1f       	adc	r19, r31
    419a:	fc 01       	movw	r30, r24
    419c:	40 81       	ld	r20, Z
    419e:	e4 0f       	add	r30, r20
    41a0:	f1 1d       	adc	r31, r1
    41a2:	e2 17       	cp	r30, r18
    41a4:	f3 07       	cpc	r31, r19
    41a6:	a0 f4       	brcc	.+40     	; 0x41d0 <udc_next_desc_in_iface+0x4c>
    41a8:	81 81       	ldd	r24, Z+1	; 0x01
    41aa:	84 30       	cpi	r24, 0x04	; 4
    41ac:	a1 f0       	breq	.+40     	; 0x41d6 <udc_next_desc_in_iface+0x52>
    41ae:	86 13       	cpse	r24, r22
    41b0:	06 c0       	rjmp	.+12     	; 0x41be <udc_next_desc_in_iface+0x3a>
    41b2:	14 c0       	rjmp	.+40     	; 0x41dc <udc_next_desc_in_iface+0x58>
    41b4:	81 81       	ldd	r24, Z+1	; 0x01
    41b6:	84 30       	cpi	r24, 0x04	; 4
    41b8:	a1 f0       	breq	.+40     	; 0x41e2 <udc_next_desc_in_iface+0x5e>
    41ba:	86 17       	cp	r24, r22
    41bc:	a9 f0       	breq	.+42     	; 0x41e8 <udc_next_desc_in_iface+0x64>
    41be:	80 81       	ld	r24, Z
    41c0:	e8 0f       	add	r30, r24
    41c2:	f1 1d       	adc	r31, r1
    41c4:	e2 17       	cp	r30, r18
    41c6:	f3 07       	cpc	r31, r19
    41c8:	a8 f3       	brcs	.-22     	; 0x41b4 <udc_next_desc_in_iface+0x30>
    41ca:	80 e0       	ldi	r24, 0x00	; 0
    41cc:	90 e0       	ldi	r25, 0x00	; 0
    41ce:	08 95       	ret
    41d0:	80 e0       	ldi	r24, 0x00	; 0
    41d2:	90 e0       	ldi	r25, 0x00	; 0
    41d4:	08 95       	ret
    41d6:	80 e0       	ldi	r24, 0x00	; 0
    41d8:	90 e0       	ldi	r25, 0x00	; 0
    41da:	08 95       	ret
    41dc:	8e 2f       	mov	r24, r30
    41de:	9f 2f       	mov	r25, r31
    41e0:	08 95       	ret
    41e2:	80 e0       	ldi	r24, 0x00	; 0
    41e4:	90 e0       	ldi	r25, 0x00	; 0
    41e6:	08 95       	ret
    41e8:	8e 2f       	mov	r24, r30
    41ea:	9f 2f       	mov	r25, r31
    41ec:	08 95       	ret

000041ee <udc_valid_address>:
    41ee:	80 91 97 29 	lds	r24, 0x2997
    41f2:	8f 77       	andi	r24, 0x7F	; 127
    41f4:	ae c8       	rjmp	.-3748   	; 0x3352 <udd_set_address>
    41f6:	08 95       	ret

000041f8 <udc_update_iface_desc>:
    41f8:	90 91 92 25 	lds	r25, 0x2592
    41fc:	99 23       	and	r25, r25
    41fe:	81 f1       	breq	.+96     	; 0x4260 <udc_update_iface_desc+0x68>
    4200:	e0 91 90 25 	lds	r30, 0x2590
    4204:	f0 91 91 25 	lds	r31, 0x2591
    4208:	01 90       	ld	r0, Z+
    420a:	f0 81       	ld	r31, Z
    420c:	e0 2d       	mov	r30, r0
    420e:	94 81       	ldd	r25, Z+4	; 0x04
    4210:	89 17       	cp	r24, r25
    4212:	40 f5       	brcc	.+80     	; 0x4264 <udc_update_iface_desc+0x6c>
    4214:	e0 93 8e 25 	sts	0x258E, r30
    4218:	f0 93 8f 25 	sts	0x258F, r31
    421c:	22 81       	ldd	r18, Z+2	; 0x02
    421e:	33 81       	ldd	r19, Z+3	; 0x03
    4220:	2e 0f       	add	r18, r30
    4222:	3f 1f       	adc	r19, r31
    4224:	e2 17       	cp	r30, r18
    4226:	f3 07       	cpc	r31, r19
    4228:	f8 f4       	brcc	.+62     	; 0x4268 <udc_update_iface_desc+0x70>
    422a:	91 81       	ldd	r25, Z+1	; 0x01
    422c:	94 30       	cpi	r25, 0x04	; 4
    422e:	61 f4       	brne	.+24     	; 0x4248 <udc_update_iface_desc+0x50>
    4230:	92 81       	ldd	r25, Z+2	; 0x02
    4232:	98 13       	cpse	r25, r24
    4234:	09 c0       	rjmp	.+18     	; 0x4248 <udc_update_iface_desc+0x50>
    4236:	93 81       	ldd	r25, Z+3	; 0x03
    4238:	96 13       	cpse	r25, r22
    423a:	06 c0       	rjmp	.+12     	; 0x4248 <udc_update_iface_desc+0x50>
    423c:	e0 93 8e 25 	sts	0x258E, r30
    4240:	f0 93 8f 25 	sts	0x258F, r31
    4244:	81 e0       	ldi	r24, 0x01	; 1
    4246:	08 95       	ret
    4248:	90 81       	ld	r25, Z
    424a:	e9 0f       	add	r30, r25
    424c:	f1 1d       	adc	r31, r1
    424e:	e2 17       	cp	r30, r18
    4250:	f3 07       	cpc	r31, r19
    4252:	58 f3       	brcs	.-42     	; 0x422a <udc_update_iface_desc+0x32>
    4254:	e0 93 8e 25 	sts	0x258E, r30
    4258:	f0 93 8f 25 	sts	0x258F, r31
    425c:	80 e0       	ldi	r24, 0x00	; 0
    425e:	08 95       	ret
    4260:	80 e0       	ldi	r24, 0x00	; 0
    4262:	08 95       	ret
    4264:	80 e0       	ldi	r24, 0x00	; 0
    4266:	08 95       	ret
    4268:	80 e0       	ldi	r24, 0x00	; 0
    426a:	08 95       	ret

0000426c <udc_iface_disable>:
    426c:	ff 92       	push	r15
    426e:	0f 93       	push	r16
    4270:	1f 93       	push	r17
    4272:	cf 93       	push	r28
    4274:	df 93       	push	r29
    4276:	c8 2f       	mov	r28, r24
    4278:	60 e0       	ldi	r22, 0x00	; 0
    427a:	be df       	rcall	.-132    	; 0x41f8 <udc_update_iface_desc>
    427c:	f8 2e       	mov	r15, r24
    427e:	88 23       	and	r24, r24
    4280:	79 f1       	breq	.+94     	; 0x42e0 <udc_iface_disable+0x74>
    4282:	a0 91 90 25 	lds	r26, 0x2590
    4286:	b0 91 91 25 	lds	r27, 0x2591
    428a:	ec 2f       	mov	r30, r28
    428c:	f0 e0       	ldi	r31, 0x00	; 0
    428e:	ee 0f       	add	r30, r30
    4290:	ff 1f       	adc	r31, r31
    4292:	12 96       	adiw	r26, 0x02	; 2
    4294:	2d 91       	ld	r18, X+
    4296:	3c 91       	ld	r19, X
    4298:	13 97       	sbiw	r26, 0x03	; 3
    429a:	e2 0f       	add	r30, r18
    429c:	f3 1f       	adc	r31, r19
    429e:	00 81       	ld	r16, Z
    42a0:	11 81       	ldd	r17, Z+1	; 0x01
    42a2:	d8 01       	movw	r26, r16
    42a4:	16 96       	adiw	r26, 0x06	; 6
    42a6:	ed 91       	ld	r30, X+
    42a8:	fc 91       	ld	r31, X
    42aa:	17 97       	sbiw	r26, 0x07	; 7
    42ac:	09 95       	icall
    42ae:	68 2f       	mov	r22, r24
    42b0:	8c 2f       	mov	r24, r28
    42b2:	a2 df       	rcall	.-188    	; 0x41f8 <udc_update_iface_desc>
    42b4:	f8 2e       	mov	r15, r24
    42b6:	88 23       	and	r24, r24
    42b8:	99 f0       	breq	.+38     	; 0x42e0 <udc_iface_disable+0x74>
    42ba:	c0 91 8e 25 	lds	r28, 0x258E
    42be:	d0 91 8f 25 	lds	r29, 0x258F
    42c2:	65 e0       	ldi	r22, 0x05	; 5
    42c4:	ce 01       	movw	r24, r28
    42c6:	5e df       	rcall	.-324    	; 0x4184 <udc_next_desc_in_iface>
    42c8:	ec 01       	movw	r28, r24
    42ca:	00 97       	sbiw	r24, 0x00	; 0
    42cc:	19 f0       	breq	.+6      	; 0x42d4 <udc_iface_disable+0x68>
    42ce:	8a 81       	ldd	r24, Y+2	; 0x02
    42d0:	be d9       	rcall	.-3204   	; 0x364e <udd_ep_free>
    42d2:	f7 cf       	rjmp	.-18     	; 0x42c2 <udc_iface_disable+0x56>
    42d4:	d8 01       	movw	r26, r16
    42d6:	12 96       	adiw	r26, 0x02	; 2
    42d8:	ed 91       	ld	r30, X+
    42da:	fc 91       	ld	r31, X
    42dc:	13 97       	sbiw	r26, 0x03	; 3
    42de:	09 95       	icall
    42e0:	8f 2d       	mov	r24, r15
    42e2:	df 91       	pop	r29
    42e4:	cf 91       	pop	r28
    42e6:	1f 91       	pop	r17
    42e8:	0f 91       	pop	r16
    42ea:	ff 90       	pop	r15
    42ec:	08 95       	ret

000042ee <udc_iface_enable>:
    42ee:	1f 93       	push	r17
    42f0:	cf 93       	push	r28
    42f2:	df 93       	push	r29
    42f4:	18 2f       	mov	r17, r24
    42f6:	80 df       	rcall	.-256    	; 0x41f8 <udc_update_iface_desc>
    42f8:	88 23       	and	r24, r24
    42fa:	39 f1       	breq	.+78     	; 0x434a <udc_iface_enable+0x5c>
    42fc:	c0 91 8e 25 	lds	r28, 0x258E
    4300:	d0 91 8f 25 	lds	r29, 0x258F
    4304:	65 e0       	ldi	r22, 0x05	; 5
    4306:	ce 01       	movw	r24, r28
    4308:	3d df       	rcall	.-390    	; 0x4184 <udc_next_desc_in_iface>
    430a:	ec 01       	movw	r28, r24
    430c:	00 97       	sbiw	r24, 0x00	; 0
    430e:	41 f0       	breq	.+16     	; 0x4320 <udc_iface_enable+0x32>
    4310:	4c 81       	ldd	r20, Y+4	; 0x04
    4312:	5d 81       	ldd	r21, Y+5	; 0x05
    4314:	6b 81       	ldd	r22, Y+3	; 0x03
    4316:	8a 81       	ldd	r24, Y+2	; 0x02
    4318:	33 d8       	rcall	.-3994   	; 0x3380 <udd_ep_alloc>
    431a:	81 11       	cpse	r24, r1
    431c:	f3 cf       	rjmp	.-26     	; 0x4304 <udc_iface_enable+0x16>
    431e:	15 c0       	rjmp	.+42     	; 0x434a <udc_iface_enable+0x5c>
    4320:	a0 91 90 25 	lds	r26, 0x2590
    4324:	b0 91 91 25 	lds	r27, 0x2591
    4328:	81 2f       	mov	r24, r17
    432a:	90 e0       	ldi	r25, 0x00	; 0
    432c:	88 0f       	add	r24, r24
    432e:	99 1f       	adc	r25, r25
    4330:	12 96       	adiw	r26, 0x02	; 2
    4332:	ed 91       	ld	r30, X+
    4334:	fc 91       	ld	r31, X
    4336:	13 97       	sbiw	r26, 0x03	; 3
    4338:	e8 0f       	add	r30, r24
    433a:	f9 1f       	adc	r31, r25
    433c:	01 90       	ld	r0, Z+
    433e:	f0 81       	ld	r31, Z
    4340:	e0 2d       	mov	r30, r0
    4342:	01 90       	ld	r0, Z+
    4344:	f0 81       	ld	r31, Z
    4346:	e0 2d       	mov	r30, r0
    4348:	09 95       	icall
    434a:	df 91       	pop	r29
    434c:	cf 91       	pop	r28
    434e:	1f 91       	pop	r17
    4350:	08 95       	ret

00004352 <udc_start>:
    4352:	0c 94 2d 19 	jmp	0x325a	; 0x325a <udd_enable>
    4356:	08 95       	ret

00004358 <udc_reset>:
    4358:	cf 93       	push	r28
    435a:	80 91 92 25 	lds	r24, 0x2592
    435e:	88 23       	and	r24, r24
    4360:	c1 f0       	breq	.+48     	; 0x4392 <udc_reset+0x3a>
    4362:	e0 91 90 25 	lds	r30, 0x2590
    4366:	f0 91 91 25 	lds	r31, 0x2591
    436a:	01 90       	ld	r0, Z+
    436c:	f0 81       	ld	r31, Z
    436e:	e0 2d       	mov	r30, r0
    4370:	84 81       	ldd	r24, Z+4	; 0x04
    4372:	88 23       	and	r24, r24
    4374:	71 f0       	breq	.+28     	; 0x4392 <udc_reset+0x3a>
    4376:	c0 e0       	ldi	r28, 0x00	; 0
    4378:	8c 2f       	mov	r24, r28
    437a:	78 df       	rcall	.-272    	; 0x426c <udc_iface_disable>
    437c:	cf 5f       	subi	r28, 0xFF	; 255
    437e:	e0 91 90 25 	lds	r30, 0x2590
    4382:	f0 91 91 25 	lds	r31, 0x2591
    4386:	01 90       	ld	r0, Z+
    4388:	f0 81       	ld	r31, Z
    438a:	e0 2d       	mov	r30, r0
    438c:	84 81       	ldd	r24, Z+4	; 0x04
    438e:	c8 17       	cp	r28, r24
    4390:	98 f3       	brcs	.-26     	; 0x4378 <udc_reset+0x20>
    4392:	10 92 92 25 	sts	0x2592, r1
    4396:	81 e0       	ldi	r24, 0x01	; 1
    4398:	90 e0       	ldi	r25, 0x00	; 0
    439a:	80 93 93 25 	sts	0x2593, r24
    439e:	90 93 94 25 	sts	0x2594, r25
    43a2:	cf 91       	pop	r28
    43a4:	08 95       	ret

000043a6 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    43a6:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    43a8:	80 91 92 25 	lds	r24, 0x2592
    43ac:	88 23       	and	r24, r24
    43ae:	41 f1       	breq	.+80     	; 0x4400 <udc_sof_notify+0x5a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    43b0:	e0 91 90 25 	lds	r30, 0x2590
    43b4:	f0 91 91 25 	lds	r31, 0x2591
    43b8:	a0 81       	ld	r26, Z
    43ba:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    43bc:	14 96       	adiw	r26, 0x04	; 4
    43be:	8c 91       	ld	r24, X
    43c0:	88 23       	and	r24, r24
    43c2:	f1 f0       	breq	.+60     	; 0x4400 <udc_sof_notify+0x5a>
    43c4:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    43c6:	8c 2f       	mov	r24, r28
    43c8:	90 e0       	ldi	r25, 0x00	; 0
    43ca:	88 0f       	add	r24, r24
    43cc:	99 1f       	adc	r25, r25
    43ce:	02 80       	ldd	r0, Z+2	; 0x02
    43d0:	f3 81       	ldd	r31, Z+3	; 0x03
    43d2:	e0 2d       	mov	r30, r0
    43d4:	e8 0f       	add	r30, r24
    43d6:	f9 1f       	adc	r31, r25
    43d8:	01 90       	ld	r0, Z+
    43da:	f0 81       	ld	r31, Z
    43dc:	e0 2d       	mov	r30, r0
    43de:	00 84       	ldd	r0, Z+8	; 0x08
    43e0:	f1 85       	ldd	r31, Z+9	; 0x09
    43e2:	e0 2d       	mov	r30, r0
    43e4:	30 97       	sbiw	r30, 0x00	; 0
    43e6:	09 f0       	breq	.+2      	; 0x43ea <udc_sof_notify+0x44>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    43e8:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    43ea:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    43ec:	e0 91 90 25 	lds	r30, 0x2590
    43f0:	f0 91 91 25 	lds	r31, 0x2591
    43f4:	a0 81       	ld	r26, Z
    43f6:	b1 81       	ldd	r27, Z+1	; 0x01
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    43f8:	14 96       	adiw	r26, 0x04	; 4
    43fa:	8c 91       	ld	r24, X
    43fc:	c8 17       	cp	r28, r24
    43fe:	18 f3       	brcs	.-58     	; 0x43c6 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    4400:	cf 91       	pop	r28
    4402:	08 95       	ret

00004404 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    4404:	ef 92       	push	r14
    4406:	ff 92       	push	r15
    4408:	0f 93       	push	r16
    440a:	1f 93       	push	r17
    440c:	cf 93       	push	r28
    440e:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    4410:	10 92 9f 29 	sts	0x299F, r1
    4414:	10 92 a0 29 	sts	0x29A0, r1
	udd_g_ctrlreq.callback = NULL;
    4418:	10 92 a1 29 	sts	0x29A1, r1
    441c:	10 92 a2 29 	sts	0x29A2, r1
	udd_g_ctrlreq.over_under_run = NULL;
    4420:	10 92 a3 29 	sts	0x29A3, r1
    4424:	10 92 a4 29 	sts	0x29A4, r1

	if (Udd_setup_is_in()) {
    4428:	20 91 95 29 	lds	r18, 0x2995
    442c:	22 23       	and	r18, r18
    442e:	0c f0       	brlt	.+2      	; 0x4432 <udc_process_setup+0x2e>
    4430:	9a c2       	rjmp	.+1332   	; 0x4966 <udc_process_setup+0x562>
		if (udd_g_ctrlreq.req.wLength == 0) {
    4432:	80 91 9b 29 	lds	r24, 0x299B
    4436:	90 91 9c 29 	lds	r25, 0x299C
    443a:	00 97       	sbiw	r24, 0x00	; 0
    443c:	09 f0       	breq	.+2      	; 0x4440 <udc_process_setup+0x3c>
    443e:	98 c2       	rjmp	.+1328   	; 0x4970 <udc_process_setup+0x56c>
    4440:	8e c2       	rjmp	.+1308   	; 0x495e <udc_process_setup+0x55a>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    4442:	2f 71       	andi	r18, 0x1F	; 31
    4444:	09 f0       	breq	.+2      	; 0x4448 <udc_process_setup+0x44>
    4446:	b9 c0       	rjmp	.+370    	; 0x45ba <udc_process_setup+0x1b6>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    4448:	30 91 96 29 	lds	r19, 0x2996
    444c:	36 30       	cpi	r19, 0x06	; 6
    444e:	89 f0       	breq	.+34     	; 0x4472 <udc_process_setup+0x6e>
    4450:	38 30       	cpi	r19, 0x08	; 8
    4452:	09 f4       	brne	.+2      	; 0x4456 <udc_process_setup+0x52>
    4454:	a6 c0       	rjmp	.+332    	; 0x45a2 <udc_process_setup+0x19e>
    4456:	31 11       	cpse	r19, r1
    4458:	b0 c0       	rjmp	.+352    	; 0x45ba <udc_process_setup+0x1b6>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    445a:	02 97       	sbiw	r24, 0x02	; 2
    445c:	41 f4       	brne	.+16     	; 0x446e <udc_process_setup+0x6a>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    445e:	62 e0       	ldi	r22, 0x02	; 2
    4460:	70 e0       	ldi	r23, 0x00	; 0
    4462:	83 e9       	ldi	r24, 0x93	; 147
    4464:	95 e2       	ldi	r25, 0x25	; 37
    4466:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
    446a:	01 e0       	ldi	r16, 0x01	; 1
    446c:	fb c1       	rjmp	.+1014   	; 0x4864 <udc_process_setup+0x460>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
    446e:	00 e0       	ldi	r16, 0x00	; 0
    4470:	f9 c1       	rjmp	.+1010   	; 0x4864 <udc_process_setup+0x460>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    4472:	20 91 97 29 	lds	r18, 0x2997
    4476:	30 91 98 29 	lds	r19, 0x2998

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    447a:	83 2f       	mov	r24, r19
    447c:	99 27       	eor	r25, r25
    447e:	82 30       	cpi	r24, 0x02	; 2
    4480:	91 05       	cpc	r25, r1
    4482:	a1 f0       	breq	.+40     	; 0x44ac <udc_process_setup+0xa8>
    4484:	1c f4       	brge	.+6      	; 0x448c <udc_process_setup+0x88>
    4486:	01 97       	sbiw	r24, 0x01	; 1
    4488:	39 f0       	breq	.+14     	; 0x4498 <udc_process_setup+0x94>
    448a:	81 c0       	rjmp	.+258    	; 0x458e <udc_process_setup+0x18a>
    448c:	83 30       	cpi	r24, 0x03	; 3
    448e:	91 05       	cpc	r25, r1
    4490:	f1 f1       	breq	.+124    	; 0x450e <udc_process_setup+0x10a>
    4492:	0f 97       	sbiw	r24, 0x0f	; 15
    4494:	69 f1       	breq	.+90     	; 0x44f0 <udc_process_setup+0xec>
    4496:	7b c0       	rjmp	.+246    	; 0x458e <udc_process_setup+0x18a>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    4498:	80 91 22 20 	lds	r24, 0x2022
    449c:	90 91 23 20 	lds	r25, 0x2023
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    44a0:	dc 01       	movw	r26, r24
    44a2:	6c 91       	ld	r22, X
    44a4:	70 e0       	ldi	r23, 0x00	; 0
    44a6:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
    44aa:	60 c0       	rjmp	.+192    	; 0x456c <udc_process_setup+0x168>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    44ac:	e0 91 22 20 	lds	r30, 0x2022
    44b0:	f0 91 23 20 	lds	r31, 0x2023
    44b4:	81 89       	ldd	r24, Z+17	; 0x11
    44b6:	28 17       	cp	r18, r24
    44b8:	08 f0       	brcs	.+2      	; 0x44bc <udc_process_setup+0xb8>
    44ba:	6b c0       	rjmp	.+214    	; 0x4592 <udc_process_setup+0x18e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    44bc:	c9 01       	movw	r24, r18
    44be:	99 27       	eor	r25, r25
    44c0:	88 0f       	add	r24, r24
    44c2:	99 1f       	adc	r25, r25
    44c4:	88 0f       	add	r24, r24
    44c6:	99 1f       	adc	r25, r25
    44c8:	e0 91 24 20 	lds	r30, 0x2024
    44cc:	f0 91 25 20 	lds	r31, 0x2025
    44d0:	e8 0f       	add	r30, r24
    44d2:	f9 1f       	adc	r31, r25
    44d4:	80 81       	ld	r24, Z
    44d6:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    44d8:	fc 01       	movw	r30, r24
    44da:	62 81       	ldd	r22, Z+2	; 0x02
    44dc:	73 81       	ldd	r23, Z+3	; 0x03
    44de:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    44e2:	e0 91 9d 29 	lds	r30, 0x299D
    44e6:	f0 91 9e 29 	lds	r31, 0x299E
    44ea:	82 e0       	ldi	r24, 0x02	; 2
    44ec:	81 83       	std	Z+1, r24	; 0x01
    44ee:	3e c0       	rjmp	.+124    	; 0x456c <udc_process_setup+0x168>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    44f0:	80 91 26 20 	lds	r24, 0x2026
    44f4:	90 91 27 20 	lds	r25, 0x2027
    44f8:	00 97       	sbiw	r24, 0x00	; 0
    44fa:	09 f4       	brne	.+2      	; 0x44fe <udc_process_setup+0xfa>
    44fc:	4c c0       	rjmp	.+152    	; 0x4596 <udc_process_setup+0x192>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    44fe:	dc 01       	movw	r26, r24
    4500:	12 96       	adiw	r26, 0x02	; 2
    4502:	6d 91       	ld	r22, X+
    4504:	7c 91       	ld	r23, X
    4506:	13 97       	sbiw	r26, 0x03	; 3
    4508:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
    450c:	2f c0       	rjmp	.+94     	; 0x456c <udc_process_setup+0x168>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    450e:	33 27       	eor	r19, r19
    4510:	21 30       	cpi	r18, 0x01	; 1
    4512:	31 05       	cpc	r19, r1
    4514:	89 f0       	breq	.+34     	; 0x4538 <udc_process_setup+0x134>
    4516:	48 f0       	brcs	.+18     	; 0x452a <udc_process_setup+0x126>
    4518:	22 30       	cpi	r18, 0x02	; 2
    451a:	31 05       	cpc	r19, r1
    451c:	09 f4       	brne	.+2      	; 0x4520 <udc_process_setup+0x11c>
    451e:	2d c2       	rjmp	.+1114   	; 0x497a <udc_process_setup+0x576>
    4520:	23 30       	cpi	r18, 0x03	; 3
    4522:	31 05       	cpc	r19, r1
    4524:	09 f4       	brne	.+2      	; 0x4528 <udc_process_setup+0x124>
    4526:	2c c2       	rjmp	.+1112   	; 0x4980 <udc_process_setup+0x57c>
    4528:	38 c0       	rjmp	.+112    	; 0x459a <udc_process_setup+0x196>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    452a:	64 e0       	ldi	r22, 0x04	; 4
    452c:	70 e0       	ldi	r23, 0x00	; 0
    452e:	8a ea       	ldi	r24, 0xAA	; 170
    4530:	90 e2       	ldi	r25, 0x20	; 32
    4532:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
    4536:	1a c0       	rjmp	.+52     	; 0x456c <udc_process_setup+0x168>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    4538:	84 ea       	ldi	r24, 0xA4	; 164
    453a:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    453c:	25 e0       	ldi	r18, 0x05	; 5
    453e:	38 2f       	mov	r19, r24
    4540:	a8 e8       	ldi	r26, 0x88	; 136
    4542:	b0 e2       	ldi	r27, 0x20	; 32
    4544:	e8 2f       	mov	r30, r24
    4546:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    4548:	81 91       	ld	r24, Z+
    454a:	90 e0       	ldi	r25, 0x00	; 0
    454c:	8d 93       	st	X+, r24
    454e:	9d 93       	st	X+, r25
    4550:	8e 2f       	mov	r24, r30
    4552:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    4554:	82 17       	cp	r24, r18
    4556:	c0 f3       	brcs	.-16     	; 0x4548 <udc_process_setup+0x144>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    4558:	22 0f       	add	r18, r18
    455a:	62 e0       	ldi	r22, 0x02	; 2
    455c:	62 0f       	add	r22, r18
    455e:	60 93 86 20 	sts	0x2086, r22
		udd_set_setup_payload(
    4562:	70 e0       	ldi	r23, 0x00	; 0
    4564:	86 e8       	ldi	r24, 0x86	; 134
    4566:	90 e2       	ldi	r25, 0x20	; 32
    4568:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    456c:	80 91 9b 29 	lds	r24, 0x299B
    4570:	90 91 9c 29 	lds	r25, 0x299C
    4574:	20 91 9f 29 	lds	r18, 0x299F
    4578:	30 91 a0 29 	lds	r19, 0x29A0
    457c:	82 17       	cp	r24, r18
    457e:	93 07       	cpc	r25, r19
    4580:	70 f4       	brcc	.+28     	; 0x459e <udc_process_setup+0x19a>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    4582:	80 93 9f 29 	sts	0x299F, r24
    4586:	90 93 a0 29 	sts	0x29A0, r25
	}
	return true;
    458a:	01 e0       	ldi	r16, 0x01	; 1
    458c:	6b c1       	rjmp	.+726    	; 0x4864 <udc_process_setup+0x460>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    458e:	00 e0       	ldi	r16, 0x00	; 0
    4590:	69 c1       	rjmp	.+722    	; 0x4864 <udc_process_setup+0x460>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
    4592:	00 e0       	ldi	r16, 0x00	; 0
    4594:	67 c1       	rjmp	.+718    	; 0x4864 <udc_process_setup+0x460>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
    4596:	00 e0       	ldi	r16, 0x00	; 0
    4598:	65 c1       	rjmp	.+714    	; 0x4864 <udc_process_setup+0x460>
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
    459a:	00 e0       	ldi	r16, 0x00	; 0
    459c:	63 c1       	rjmp	.+710    	; 0x4864 <udc_process_setup+0x460>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
    459e:	01 e0       	ldi	r16, 0x01	; 1
    45a0:	61 c1       	rjmp	.+706    	; 0x4864 <udc_process_setup+0x460>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    45a2:	01 97       	sbiw	r24, 0x01	; 1
    45a4:	41 f4       	brne	.+16     	; 0x45b6 <udc_process_setup+0x1b2>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    45a6:	61 e0       	ldi	r22, 0x01	; 1
    45a8:	70 e0       	ldi	r23, 0x00	; 0
    45aa:	82 e9       	ldi	r24, 0x92	; 146
    45ac:	95 e2       	ldi	r25, 0x25	; 37
    45ae:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
	return true;
    45b2:	01 e0       	ldi	r16, 0x01	; 1
    45b4:	57 c1       	rjmp	.+686    	; 0x4864 <udc_process_setup+0x460>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
    45b6:	00 e0       	ldi	r16, 0x00	; 0
    45b8:	55 c1       	rjmp	.+682    	; 0x4864 <udc_process_setup+0x460>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    45ba:	21 30       	cpi	r18, 0x01	; 1
    45bc:	09 f0       	breq	.+2      	; 0x45c0 <udc_process_setup+0x1bc>
    45be:	40 c0       	rjmp	.+128    	; 0x4640 <udc_process_setup+0x23c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    45c0:	30 91 96 29 	lds	r19, 0x2996
    45c4:	3a 30       	cpi	r19, 0x0A	; 10
    45c6:	e1 f5       	brne	.+120    	; 0x4640 <udc_process_setup+0x23c>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    45c8:	01 97       	sbiw	r24, 0x01	; 1
    45ca:	a1 f5       	brne	.+104    	; 0x4634 <udc_process_setup+0x230>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    45cc:	80 91 92 25 	lds	r24, 0x2592
    45d0:	88 23       	and	r24, r24
    45d2:	91 f1       	breq	.+100    	; 0x4638 <udc_process_setup+0x234>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    45d4:	c0 91 99 29 	lds	r28, 0x2999
    45d8:	d0 91 9a 29 	lds	r29, 0x299A
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    45dc:	e0 90 90 25 	lds	r14, 0x2590
    45e0:	f0 90 91 25 	lds	r15, 0x2591
    45e4:	d7 01       	movw	r26, r14
    45e6:	ed 91       	ld	r30, X+
    45e8:	fc 91       	ld	r31, X
    45ea:	84 81       	ldd	r24, Z+4	; 0x04
    45ec:	c8 17       	cp	r28, r24
    45ee:	30 f5       	brcc	.+76     	; 0x463c <udc_process_setup+0x238>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    45f0:	60 e0       	ldi	r22, 0x00	; 0
    45f2:	8c 2f       	mov	r24, r28
    45f4:	01 de       	rcall	.-1022   	; 0x41f8 <udc_update_iface_desc>
    45f6:	08 2f       	mov	r16, r24
    45f8:	88 23       	and	r24, r24
    45fa:	09 f4       	brne	.+2      	; 0x45fe <udc_process_setup+0x1fa>
    45fc:	33 c1       	rjmp	.+614    	; 0x4864 <udc_process_setup+0x460>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    45fe:	ce 01       	movw	r24, r28
    4600:	99 27       	eor	r25, r25
    4602:	88 0f       	add	r24, r24
    4604:	99 1f       	adc	r25, r25
    4606:	d7 01       	movw	r26, r14
    4608:	12 96       	adiw	r26, 0x02	; 2
    460a:	ed 91       	ld	r30, X+
    460c:	fc 91       	ld	r31, X
    460e:	13 97       	sbiw	r26, 0x03	; 3
    4610:	e8 0f       	add	r30, r24
    4612:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    4614:	01 90       	ld	r0, Z+
    4616:	f0 81       	ld	r31, Z
    4618:	e0 2d       	mov	r30, r0
    461a:	06 80       	ldd	r0, Z+6	; 0x06
    461c:	f7 81       	ldd	r31, Z+7	; 0x07
    461e:	e0 2d       	mov	r30, r0
    4620:	09 95       	icall
    4622:	80 93 8d 25 	sts	0x258D, r24

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    4626:	61 e0       	ldi	r22, 0x01	; 1
    4628:	70 e0       	ldi	r23, 0x00	; 0
    462a:	8d e8       	ldi	r24, 0x8D	; 141
    462c:	95 e2       	ldi	r25, 0x25	; 37
    462e:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
    4632:	18 c1       	rjmp	.+560    	; 0x4864 <udc_process_setup+0x460>
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
    4634:	00 e0       	ldi	r16, 0x00	; 0
    4636:	16 c1       	rjmp	.+556    	; 0x4864 <udc_process_setup+0x460>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
    4638:	00 e0       	ldi	r16, 0x00	; 0
    463a:	14 c1       	rjmp	.+552    	; 0x4864 <udc_process_setup+0x460>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
    463c:	00 e0       	ldi	r16, 0x00	; 0
    463e:	12 c1       	rjmp	.+548    	; 0x4864 <udc_process_setup+0x460>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    4640:	22 30       	cpi	r18, 0x02	; 2
    4642:	09 f0       	breq	.+2      	; 0x4646 <udc_process_setup+0x242>
    4644:	11 c1       	rjmp	.+546    	; 0x4868 <udc_process_setup+0x464>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    4646:	20 91 96 29 	lds	r18, 0x2996
    464a:	21 11       	cpse	r18, r1
    464c:	06 c1       	rjmp	.+524    	; 0x485a <udc_process_setup+0x456>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    464e:	02 97       	sbiw	r24, 0x02	; 2
    4650:	89 f4       	brne	.+34     	; 0x4674 <udc_process_setup+0x270>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    4652:	80 91 99 29 	lds	r24, 0x2999
    4656:	0e 94 21 1a 	call	0x3442	; 0x3442 <udd_ep_is_halted>
    465a:	90 e0       	ldi	r25, 0x00	; 0
    465c:	80 93 8b 25 	sts	0x258B, r24
    4660:	90 93 8c 25 	sts	0x258C, r25
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    4664:	62 e0       	ldi	r22, 0x02	; 2
    4666:	70 e0       	ldi	r23, 0x00	; 0
    4668:	8b e8       	ldi	r24, 0x8B	; 139
    466a:	95 e2       	ldi	r25, 0x25	; 37
    466c:	0e 94 b7 19 	call	0x336e	; 0x336e <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
    4670:	01 e0       	ldi	r16, 0x01	; 1
    4672:	f8 c0       	rjmp	.+496    	; 0x4864 <udc_process_setup+0x460>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
    4674:	00 e0       	ldi	r16, 0x00	; 0
    4676:	f6 c0       	rjmp	.+492    	; 0x4864 <udc_process_setup+0x460>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    4678:	2f 71       	andi	r18, 0x1F	; 31
    467a:	09 f0       	breq	.+2      	; 0x467e <udc_process_setup+0x27a>
    467c:	91 c0       	rjmp	.+290    	; 0x47a0 <udc_process_setup+0x39c>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    467e:	80 91 96 29 	lds	r24, 0x2996
    4682:	83 30       	cpi	r24, 0x03	; 3
    4684:	09 f4       	brne	.+2      	; 0x4688 <udc_process_setup+0x284>
    4686:	eb c0       	rjmp	.+470    	; 0x485e <udc_process_setup+0x45a>
    4688:	18 f4       	brcc	.+6      	; 0x4690 <udc_process_setup+0x28c>
    468a:	81 30       	cpi	r24, 0x01	; 1
    468c:	b1 f0       	breq	.+44     	; 0x46ba <udc_process_setup+0x2b6>
    468e:	88 c0       	rjmp	.+272    	; 0x47a0 <udc_process_setup+0x39c>
    4690:	85 30       	cpi	r24, 0x05	; 5
    4692:	19 f0       	breq	.+6      	; 0x469a <udc_process_setup+0x296>
    4694:	89 30       	cpi	r24, 0x09	; 9
    4696:	61 f1       	breq	.+88     	; 0x46f0 <udc_process_setup+0x2ec>
    4698:	83 c0       	rjmp	.+262    	; 0x47a0 <udc_process_setup+0x39c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    469a:	80 91 9b 29 	lds	r24, 0x299B
    469e:	90 91 9c 29 	lds	r25, 0x299C
    46a2:	89 2b       	or	r24, r25
    46a4:	41 f4       	brne	.+16     	; 0x46b6 <udc_process_setup+0x2b2>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    46a6:	87 ef       	ldi	r24, 0xF7	; 247
    46a8:	90 e2       	ldi	r25, 0x20	; 32
    46aa:	80 93 a1 29 	sts	0x29A1, r24
    46ae:	90 93 a2 29 	sts	0x29A2, r25
	return true;
    46b2:	01 e0       	ldi	r16, 0x01	; 1
    46b4:	d7 c0       	rjmp	.+430    	; 0x4864 <udc_process_setup+0x460>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    46b6:	00 e0       	ldi	r16, 0x00	; 0
    46b8:	d5 c0       	rjmp	.+426    	; 0x4864 <udc_process_setup+0x460>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    46ba:	80 91 9b 29 	lds	r24, 0x299B
    46be:	90 91 9c 29 	lds	r25, 0x299C
    46c2:	89 2b       	or	r24, r25
    46c4:	89 f4       	brne	.+34     	; 0x46e8 <udc_process_setup+0x2e4>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    46c6:	80 91 97 29 	lds	r24, 0x2997
    46ca:	90 91 98 29 	lds	r25, 0x2998
    46ce:	01 97       	sbiw	r24, 0x01	; 1
    46d0:	69 f4       	brne	.+26     	; 0x46ec <udc_process_setup+0x2e8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    46d2:	80 91 93 25 	lds	r24, 0x2593
    46d6:	90 91 94 25 	lds	r25, 0x2594
    46da:	8d 7f       	andi	r24, 0xFD	; 253
    46dc:	80 93 93 25 	sts	0x2593, r24
    46e0:	90 93 94 25 	sts	0x2594, r25
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
    46e4:	01 e0       	ldi	r16, 0x01	; 1
    46e6:	be c0       	rjmp	.+380    	; 0x4864 <udc_process_setup+0x460>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    46e8:	00 e0       	ldi	r16, 0x00	; 0
    46ea:	bc c0       	rjmp	.+376    	; 0x4864 <udc_process_setup+0x460>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
    46ec:	00 e0       	ldi	r16, 0x00	; 0
    46ee:	ba c0       	rjmp	.+372    	; 0x4864 <udc_process_setup+0x460>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    46f0:	80 91 9b 29 	lds	r24, 0x299B
    46f4:	90 91 9c 29 	lds	r25, 0x299C
    46f8:	89 2b       	or	r24, r25
    46fa:	09 f0       	breq	.+2      	; 0x46fe <udc_process_setup+0x2fa>
    46fc:	47 c0       	rjmp	.+142    	; 0x478c <udc_process_setup+0x388>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    46fe:	0e 94 ac 19 	call	0x3358	; 0x3358 <udd_getaddress>
    4702:	88 23       	and	r24, r24
    4704:	09 f4       	brne	.+2      	; 0x4708 <udc_process_setup+0x304>
    4706:	44 c0       	rjmp	.+136    	; 0x4790 <udc_process_setup+0x38c>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    4708:	20 91 97 29 	lds	r18, 0x2997
    470c:	30 91 98 29 	lds	r19, 0x2998
    4710:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    4712:	e0 91 22 20 	lds	r30, 0x2022
    4716:	f0 91 23 20 	lds	r31, 0x2023
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    471a:	81 89       	ldd	r24, Z+17	; 0x11
    471c:	90 e0       	ldi	r25, 0x00	; 0
    471e:	82 17       	cp	r24, r18
    4720:	93 07       	cpc	r25, r19
    4722:	c0 f1       	brcs	.+112    	; 0x4794 <udc_process_setup+0x390>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    4724:	19 de       	rcall	.-974    	; 0x4358 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    4726:	80 91 97 29 	lds	r24, 0x2997
    472a:	90 91 98 29 	lds	r25, 0x2998
    472e:	80 93 92 25 	sts	0x2592, r24
	if (udc_num_configuration == 0) {
    4732:	88 23       	and	r24, r24
    4734:	89 f1       	breq	.+98     	; 0x4798 <udc_process_setup+0x394>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    4736:	99 27       	eor	r25, r25
    4738:	81 50       	subi	r24, 0x01	; 1
    473a:	90 4c       	sbci	r25, 0xC0	; 192
    473c:	88 0f       	add	r24, r24
    473e:	99 1f       	adc	r25, r25
    4740:	88 0f       	add	r24, r24
    4742:	99 1f       	adc	r25, r25
    4744:	e0 91 24 20 	lds	r30, 0x2024
    4748:	f0 91 25 20 	lds	r31, 0x2025
    474c:	e8 0f       	add	r30, r24
    474e:	f9 1f       	adc	r31, r25
    4750:	e0 93 90 25 	sts	0x2590, r30
    4754:	f0 93 91 25 	sts	0x2591, r31
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4758:	01 90       	ld	r0, Z+
    475a:	f0 81       	ld	r31, Z
    475c:	e0 2d       	mov	r30, r0
    475e:	84 81       	ldd	r24, Z+4	; 0x04
    4760:	88 23       	and	r24, r24
    4762:	e1 f0       	breq	.+56     	; 0x479c <udc_process_setup+0x398>
    4764:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    4766:	60 e0       	ldi	r22, 0x00	; 0
    4768:	8c 2f       	mov	r24, r28
    476a:	c1 dd       	rcall	.-1150   	; 0x42ee <udc_iface_enable>
    476c:	08 2f       	mov	r16, r24
    476e:	88 23       	and	r24, r24
    4770:	09 f4       	brne	.+2      	; 0x4774 <udc_process_setup+0x370>
    4772:	78 c0       	rjmp	.+240    	; 0x4864 <udc_process_setup+0x460>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    4774:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4776:	e0 91 90 25 	lds	r30, 0x2590
    477a:	f0 91 91 25 	lds	r31, 0x2591
    477e:	01 90       	ld	r0, Z+
    4780:	f0 81       	ld	r31, Z
    4782:	e0 2d       	mov	r30, r0
    4784:	84 81       	ldd	r24, Z+4	; 0x04
    4786:	c8 17       	cp	r28, r24
    4788:	70 f3       	brcs	.-36     	; 0x4766 <udc_process_setup+0x362>
    478a:	6c c0       	rjmp	.+216    	; 0x4864 <udc_process_setup+0x460>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    478c:	00 e0       	ldi	r16, 0x00	; 0
    478e:	6a c0       	rjmp	.+212    	; 0x4864 <udc_process_setup+0x460>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
    4790:	00 e0       	ldi	r16, 0x00	; 0
    4792:	68 c0       	rjmp	.+208    	; 0x4864 <udc_process_setup+0x460>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
    4794:	00 e0       	ldi	r16, 0x00	; 0
    4796:	66 c0       	rjmp	.+204    	; 0x4864 <udc_process_setup+0x460>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
    4798:	01 e0       	ldi	r16, 0x01	; 1
    479a:	64 c0       	rjmp	.+200    	; 0x4864 <udc_process_setup+0x460>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
    479c:	01 e0       	ldi	r16, 0x01	; 1
    479e:	62 c0       	rjmp	.+196    	; 0x4864 <udc_process_setup+0x460>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    47a0:	21 30       	cpi	r18, 0x01	; 1
    47a2:	09 f5       	brne	.+66     	; 0x47e6 <udc_process_setup+0x3e2>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    47a4:	80 91 96 29 	lds	r24, 0x2996
    47a8:	8b 30       	cpi	r24, 0x0B	; 11
    47aa:	e9 f4       	brne	.+58     	; 0x47e6 <udc_process_setup+0x3e2>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    47ac:	80 91 9b 29 	lds	r24, 0x299B
    47b0:	90 91 9c 29 	lds	r25, 0x299C
    47b4:	89 2b       	or	r24, r25
    47b6:	99 f4       	brne	.+38     	; 0x47de <udc_process_setup+0x3da>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    47b8:	80 91 92 25 	lds	r24, 0x2592
    47bc:	88 23       	and	r24, r24
    47be:	89 f0       	breq	.+34     	; 0x47e2 <udc_process_setup+0x3de>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    47c0:	c0 91 99 29 	lds	r28, 0x2999
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    47c4:	d0 91 97 29 	lds	r29, 0x2997

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    47c8:	8c 2f       	mov	r24, r28
    47ca:	50 dd       	rcall	.-1376   	; 0x426c <udc_iface_disable>
    47cc:	08 2f       	mov	r16, r24
    47ce:	88 23       	and	r24, r24
    47d0:	09 f4       	brne	.+2      	; 0x47d4 <udc_process_setup+0x3d0>
    47d2:	48 c0       	rjmp	.+144    	; 0x4864 <udc_process_setup+0x460>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    47d4:	6d 2f       	mov	r22, r29
    47d6:	8c 2f       	mov	r24, r28
    47d8:	8a dd       	rcall	.-1260   	; 0x42ee <udc_iface_enable>
    47da:	08 2f       	mov	r16, r24
    47dc:	43 c0       	rjmp	.+134    	; 0x4864 <udc_process_setup+0x460>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
    47de:	00 e0       	ldi	r16, 0x00	; 0
    47e0:	41 c0       	rjmp	.+130    	; 0x4864 <udc_process_setup+0x460>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
    47e2:	00 e0       	ldi	r16, 0x00	; 0
    47e4:	3f c0       	rjmp	.+126    	; 0x4864 <udc_process_setup+0x460>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    47e6:	22 30       	cpi	r18, 0x02	; 2
    47e8:	09 f0       	breq	.+2      	; 0x47ec <udc_process_setup+0x3e8>
    47ea:	3e c0       	rjmp	.+124    	; 0x4868 <udc_process_setup+0x464>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    47ec:	80 91 96 29 	lds	r24, 0x2996
    47f0:	81 30       	cpi	r24, 0x01	; 1
    47f2:	19 f0       	breq	.+6      	; 0x47fa <udc_process_setup+0x3f6>
    47f4:	83 30       	cpi	r24, 0x03	; 3
    47f6:	b9 f0       	breq	.+46     	; 0x4826 <udc_process_setup+0x422>
    47f8:	34 c0       	rjmp	.+104    	; 0x4862 <udc_process_setup+0x45e>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    47fa:	80 91 9b 29 	lds	r24, 0x299B
    47fe:	90 91 9c 29 	lds	r25, 0x299C
    4802:	89 2b       	or	r24, r25
    4804:	61 f4       	brne	.+24     	; 0x481e <udc_process_setup+0x41a>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    4806:	80 91 97 29 	lds	r24, 0x2997
    480a:	90 91 98 29 	lds	r25, 0x2998
    480e:	89 2b       	or	r24, r25
    4810:	41 f4       	brne	.+16     	; 0x4822 <udc_process_setup+0x41e>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    4812:	80 91 99 29 	lds	r24, 0x2999
    4816:	0e 94 3c 1a 	call	0x3478	; 0x3478 <udd_ep_clear_halt>
    481a:	08 2f       	mov	r16, r24
    481c:	23 c0       	rjmp	.+70     	; 0x4864 <udc_process_setup+0x460>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    481e:	00 e0       	ldi	r16, 0x00	; 0
    4820:	21 c0       	rjmp	.+66     	; 0x4864 <udc_process_setup+0x460>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
    4822:	00 e0       	ldi	r16, 0x00	; 0
    4824:	1f c0       	rjmp	.+62     	; 0x4864 <udc_process_setup+0x460>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    4826:	80 91 9b 29 	lds	r24, 0x299B
    482a:	90 91 9c 29 	lds	r25, 0x299C
    482e:	89 2b       	or	r24, r25
    4830:	81 f4       	brne	.+32     	; 0x4852 <udc_process_setup+0x44e>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    4832:	80 91 97 29 	lds	r24, 0x2997
    4836:	90 91 98 29 	lds	r25, 0x2998
    483a:	89 2b       	or	r24, r25
    483c:	61 f4       	brne	.+24     	; 0x4856 <udc_process_setup+0x452>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    483e:	c9 e9       	ldi	r28, 0x99	; 153
    4840:	d9 e2       	ldi	r29, 0x29	; 41
    4842:	88 81       	ld	r24, Y
    4844:	0e 94 ee 1a 	call	0x35dc	; 0x35dc <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    4848:	88 81       	ld	r24, Y
    484a:	0e 94 44 1b 	call	0x3688	; 0x3688 <udd_ep_set_halt>
    484e:	08 2f       	mov	r16, r24
    4850:	09 c0       	rjmp	.+18     	; 0x4864 <udc_process_setup+0x460>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
    4852:	00 e0       	ldi	r16, 0x00	; 0
    4854:	07 c0       	rjmp	.+14     	; 0x4864 <udc_process_setup+0x460>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
    4856:	00 e0       	ldi	r16, 0x00	; 0
    4858:	05 c0       	rjmp	.+10     	; 0x4864 <udc_process_setup+0x460>
				break;
			}
		}
#endif
	}
	return false;
    485a:	00 e0       	ldi	r16, 0x00	; 0
    485c:	03 c0       	rjmp	.+6      	; 0x4864 <udc_process_setup+0x460>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    485e:	00 e0       	ldi	r16, 0x00	; 0
    4860:	01 c0       	rjmp	.+2      	; 0x4864 <udc_process_setup+0x460>
				break;
			}
		}
#endif
	}
	return false;
    4862:	00 e0       	ldi	r16, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    4864:	01 11       	cpse	r16, r1
    4866:	90 c0       	rjmp	.+288    	; 0x4988 <udc_process_setup+0x584>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    4868:	80 91 95 29 	lds	r24, 0x2995
    486c:	8f 71       	andi	r24, 0x1F	; 31
    486e:	81 30       	cpi	r24, 0x01	; 1
    4870:	c1 f5       	brne	.+112    	; 0x48e2 <udc_process_setup+0x4de>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    4872:	80 91 92 25 	lds	r24, 0x2592
    4876:	88 23       	and	r24, r24
    4878:	a1 f1       	breq	.+104    	; 0x48e2 <udc_process_setup+0x4de>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    487a:	c0 91 99 29 	lds	r28, 0x2999
    487e:	d0 91 9a 29 	lds	r29, 0x299A
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    4882:	00 91 90 25 	lds	r16, 0x2590
    4886:	10 91 91 25 	lds	r17, 0x2591
    488a:	d8 01       	movw	r26, r16
    488c:	ed 91       	ld	r30, X+
    488e:	fc 91       	ld	r31, X
    4890:	84 81       	ldd	r24, Z+4	; 0x04
    4892:	c8 17       	cp	r28, r24
    4894:	30 f5       	brcc	.+76     	; 0x48e2 <udc_process_setup+0x4de>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    4896:	60 e0       	ldi	r22, 0x00	; 0
    4898:	8c 2f       	mov	r24, r28
    489a:	ae dc       	rcall	.-1700   	; 0x41f8 <udc_update_iface_desc>
    489c:	88 23       	and	r24, r24
    489e:	09 f1       	breq	.+66     	; 0x48e2 <udc_process_setup+0x4de>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    48a0:	ce 01       	movw	r24, r28
    48a2:	99 27       	eor	r25, r25
    48a4:	88 0f       	add	r24, r24
    48a6:	99 1f       	adc	r25, r25
    48a8:	d8 01       	movw	r26, r16
    48aa:	12 96       	adiw	r26, 0x02	; 2
    48ac:	ed 91       	ld	r30, X+
    48ae:	fc 91       	ld	r31, X
    48b0:	13 97       	sbiw	r26, 0x03	; 3
    48b2:	e8 0f       	add	r30, r24
    48b4:	f9 1f       	adc	r31, r25
    48b6:	00 81       	ld	r16, Z
    48b8:	11 81       	ldd	r17, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    48ba:	d8 01       	movw	r26, r16
    48bc:	16 96       	adiw	r26, 0x06	; 6
    48be:	ed 91       	ld	r30, X+
    48c0:	fc 91       	ld	r31, X
    48c2:	17 97       	sbiw	r26, 0x07	; 7
    48c4:	09 95       	icall
    48c6:	68 2f       	mov	r22, r24
    48c8:	8c 2f       	mov	r24, r28
    48ca:	96 dc       	rcall	.-1748   	; 0x41f8 <udc_update_iface_desc>
    48cc:	88 23       	and	r24, r24
    48ce:	49 f0       	breq	.+18     	; 0x48e2 <udc_process_setup+0x4de>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    48d0:	d8 01       	movw	r26, r16
    48d2:	14 96       	adiw	r26, 0x04	; 4
    48d4:	ed 91       	ld	r30, X+
    48d6:	fc 91       	ld	r31, X
    48d8:	15 97       	sbiw	r26, 0x05	; 5
    48da:	09 95       	icall
    48dc:	08 2f       	mov	r16, r24
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    48de:	81 11       	cpse	r24, r1
    48e0:	53 c0       	rjmp	.+166    	; 0x4988 <udc_process_setup+0x584>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    48e2:	80 91 95 29 	lds	r24, 0x2995
    48e6:	8f 71       	andi	r24, 0x1F	; 31
    48e8:	82 30       	cpi	r24, 0x02	; 2
    48ea:	d9 f5       	brne	.+118    	; 0x4962 <udc_process_setup+0x55e>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    48ec:	80 91 92 25 	lds	r24, 0x2592
    48f0:	88 23       	and	r24, r24
    48f2:	89 f1       	breq	.+98     	; 0x4956 <udc_process_setup+0x552>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    48f4:	e0 91 90 25 	lds	r30, 0x2590
    48f8:	f0 91 91 25 	lds	r31, 0x2591
    48fc:	a0 81       	ld	r26, Z
    48fe:	b1 81       	ldd	r27, Z+1	; 0x01
    4900:	14 96       	adiw	r26, 0x04	; 4
    4902:	8c 91       	ld	r24, X
    4904:	88 23       	and	r24, r24
    4906:	49 f1       	breq	.+82     	; 0x495a <udc_process_setup+0x556>
    4908:	10 e0       	ldi	r17, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    490a:	21 2f       	mov	r18, r17
    490c:	30 e0       	ldi	r19, 0x00	; 0
    490e:	22 0f       	add	r18, r18
    4910:	33 1f       	adc	r19, r19
    4912:	02 80       	ldd	r0, Z+2	; 0x02
    4914:	f3 81       	ldd	r31, Z+3	; 0x03
    4916:	e0 2d       	mov	r30, r0
    4918:	e2 0f       	add	r30, r18
    491a:	f3 1f       	adc	r31, r19
    491c:	c0 81       	ld	r28, Z
    491e:	d1 81       	ldd	r29, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    4920:	ee 81       	ldd	r30, Y+6	; 0x06
    4922:	ff 81       	ldd	r31, Y+7	; 0x07
    4924:	09 95       	icall
    4926:	68 2f       	mov	r22, r24
    4928:	81 2f       	mov	r24, r17
    492a:	66 dc       	rcall	.-1844   	; 0x41f8 <udc_update_iface_desc>
    492c:	08 2f       	mov	r16, r24
    492e:	88 23       	and	r24, r24
    4930:	59 f1       	breq	.+86     	; 0x4988 <udc_process_setup+0x584>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    4932:	ec 81       	ldd	r30, Y+4	; 0x04
    4934:	fd 81       	ldd	r31, Y+5	; 0x05
    4936:	09 95       	icall
    4938:	08 2f       	mov	r16, r24
    493a:	81 11       	cpse	r24, r1
    493c:	25 c0       	rjmp	.+74     	; 0x4988 <udc_process_setup+0x584>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    493e:	1f 5f       	subi	r17, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    4940:	e0 91 90 25 	lds	r30, 0x2590
    4944:	f0 91 91 25 	lds	r31, 0x2591
    4948:	a0 81       	ld	r26, Z
    494a:	b1 81       	ldd	r27, Z+1	; 0x01
    494c:	14 96       	adiw	r26, 0x04	; 4
    494e:	8c 91       	ld	r24, X
    4950:	18 17       	cp	r17, r24
    4952:	d8 f2       	brcs	.-74     	; 0x490a <udc_process_setup+0x506>
    4954:	19 c0       	rjmp	.+50     	; 0x4988 <udc_process_setup+0x584>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    4956:	00 e0       	ldi	r16, 0x00	; 0
    4958:	17 c0       	rjmp	.+46     	; 0x4988 <udc_process_setup+0x584>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    495a:	00 e0       	ldi	r16, 0x00	; 0
    495c:	15 c0       	rjmp	.+42     	; 0x4988 <udc_process_setup+0x584>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    495e:	00 e0       	ldi	r16, 0x00	; 0
    4960:	13 c0       	rjmp	.+38     	; 0x4988 <udc_process_setup+0x584>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    4962:	00 e0       	ldi	r16, 0x00	; 0
    4964:	11 c0       	rjmp	.+34     	; 0x4988 <udc_process_setup+0x584>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    4966:	82 2f       	mov	r24, r18
    4968:	80 76       	andi	r24, 0x60	; 96
    496a:	09 f0       	breq	.+2      	; 0x496e <udc_process_setup+0x56a>
    496c:	7d cf       	rjmp	.-262    	; 0x4868 <udc_process_setup+0x464>
    496e:	84 ce       	rjmp	.-760    	; 0x4678 <udc_process_setup+0x274>
    4970:	32 2f       	mov	r19, r18
    4972:	30 76       	andi	r19, 0x60	; 96
    4974:	09 f0       	breq	.+2      	; 0x4978 <udc_process_setup+0x574>
    4976:	78 cf       	rjmp	.-272    	; 0x4868 <udc_process_setup+0x464>
    4978:	64 cd       	rjmp	.-1336   	; 0x4442 <udc_process_setup+0x3e>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    497a:	8a e9       	ldi	r24, 0x9A	; 154
    497c:	90 e2       	ldi	r25, 0x20	; 32
    497e:	02 c0       	rjmp	.+4      	; 0x4984 <udc_process_setup+0x580>
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
		str = udc_get_string_serial_name();
    4980:	81 eb       	ldi	r24, 0xB1	; 177
    4982:	92 e2       	ldi	r25, 0x22	; 34
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    4984:	29 e0       	ldi	r18, 0x09	; 9
    4986:	db cd       	rjmp	.-1098   	; 0x453e <udc_process_setup+0x13a>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    4988:	80 2f       	mov	r24, r16
    498a:	df 91       	pop	r29
    498c:	cf 91       	pop	r28
    498e:	1f 91       	pop	r17
    4990:	0f 91       	pop	r16
    4992:	ff 90       	pop	r15
    4994:	ef 90       	pop	r14
    4996:	08 95       	ret

00004998 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    4998:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    499a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    499c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    499e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    49a0:	60 83       	st	Z, r22
	ret                             // Return to caller
    49a2:	08 95       	ret

000049a4 <nvm_eeprom_read_buffer>:
 * \param address   the address to where to read
 * \param buf       pointer to the data
 * \param len       the number of bytes to read
 */
void nvm_eeprom_read_buffer(eeprom_addr_t address, void *buf, uint16_t len)
{
    49a4:	cf 93       	push	r28
    49a6:	df 93       	push	r29
    49a8:	9b 01       	movw	r18, r22
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    49aa:	e0 ec       	ldi	r30, 0xC0	; 192
    49ac:	f1 e0       	ldi	r31, 0x01	; 1
    49ae:	67 85       	ldd	r22, Z+15	; 0x0f
    49b0:	66 23       	and	r22, r22
    49b2:	ec f3       	brlt	.-6      	; 0x49ae <nvm_eeprom_read_buffer+0xa>
 *        write operations still needs to be done through IO register.
 */
static inline void eeprom_enable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB | NVM_EEMAPEN_bm;
    49b4:	cc ec       	ldi	r28, 0xCC	; 204
    49b6:	d1 e0       	ldi	r29, 0x01	; 1
    49b8:	68 81       	ld	r22, Y
    49ba:	68 60       	ori	r22, 0x08	; 8
    49bc:	68 83       	st	Y, r22
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
    49be:	bc 01       	movw	r22, r24
    49c0:	70 5f       	subi	r23, 0xF0	; 240
    49c2:	c9 01       	movw	r24, r18
    49c4:	a0 d1       	rcall	.+832    	; 0x4d06 <memcpy>
 *  IO mapped access is now enabled.
 */
static inline void eeprom_disable_mapping(void)
{
#if !XMEGA_E
	NVM_CTRLB = NVM_CTRLB & ~NVM_EEMAPEN_bm;
    49c6:	88 81       	ld	r24, Y
    49c8:	87 7f       	andi	r24, 0xF7	; 247
    49ca:	88 83       	st	Y, r24
	eeprom_disable_mapping();
}
    49cc:	df 91       	pop	r29
    49ce:	cf 91       	pop	r28
    49d0:	08 95       	ret

000049d2 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    49d2:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
    49d6:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    49d8:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    49da:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
    49de:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    49e0:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    49e4:	08 95       	ret

000049e6 <__udivmodhi4>:
    49e6:	aa 1b       	sub	r26, r26
    49e8:	bb 1b       	sub	r27, r27
    49ea:	51 e1       	ldi	r21, 0x11	; 17
    49ec:	07 c0       	rjmp	.+14     	; 0x49fc <__udivmodhi4_ep>

000049ee <__udivmodhi4_loop>:
    49ee:	aa 1f       	adc	r26, r26
    49f0:	bb 1f       	adc	r27, r27
    49f2:	a6 17       	cp	r26, r22
    49f4:	b7 07       	cpc	r27, r23
    49f6:	10 f0       	brcs	.+4      	; 0x49fc <__udivmodhi4_ep>
    49f8:	a6 1b       	sub	r26, r22
    49fa:	b7 0b       	sbc	r27, r23

000049fc <__udivmodhi4_ep>:
    49fc:	88 1f       	adc	r24, r24
    49fe:	99 1f       	adc	r25, r25
    4a00:	5a 95       	dec	r21
    4a02:	a9 f7       	brne	.-22     	; 0x49ee <__udivmodhi4_loop>
    4a04:	80 95       	com	r24
    4a06:	90 95       	com	r25
    4a08:	bc 01       	movw	r22, r24
    4a0a:	cd 01       	movw	r24, r26
    4a0c:	08 95       	ret

00004a0e <__udivmodsi4>:
    4a0e:	a1 e2       	ldi	r26, 0x21	; 33
    4a10:	1a 2e       	mov	r1, r26
    4a12:	aa 1b       	sub	r26, r26
    4a14:	bb 1b       	sub	r27, r27
    4a16:	fd 01       	movw	r30, r26
    4a18:	0d c0       	rjmp	.+26     	; 0x4a34 <__udivmodsi4_ep>

00004a1a <__udivmodsi4_loop>:
    4a1a:	aa 1f       	adc	r26, r26
    4a1c:	bb 1f       	adc	r27, r27
    4a1e:	ee 1f       	adc	r30, r30
    4a20:	ff 1f       	adc	r31, r31
    4a22:	a2 17       	cp	r26, r18
    4a24:	b3 07       	cpc	r27, r19
    4a26:	e4 07       	cpc	r30, r20
    4a28:	f5 07       	cpc	r31, r21
    4a2a:	20 f0       	brcs	.+8      	; 0x4a34 <__udivmodsi4_ep>
    4a2c:	a2 1b       	sub	r26, r18
    4a2e:	b3 0b       	sbc	r27, r19
    4a30:	e4 0b       	sbc	r30, r20
    4a32:	f5 0b       	sbc	r31, r21

00004a34 <__udivmodsi4_ep>:
    4a34:	66 1f       	adc	r22, r22
    4a36:	77 1f       	adc	r23, r23
    4a38:	88 1f       	adc	r24, r24
    4a3a:	99 1f       	adc	r25, r25
    4a3c:	1a 94       	dec	r1
    4a3e:	69 f7       	brne	.-38     	; 0x4a1a <__udivmodsi4_loop>
    4a40:	60 95       	com	r22
    4a42:	70 95       	com	r23
    4a44:	80 95       	com	r24
    4a46:	90 95       	com	r25
    4a48:	9b 01       	movw	r18, r22
    4a4a:	ac 01       	movw	r20, r24
    4a4c:	bd 01       	movw	r22, r26
    4a4e:	cf 01       	movw	r24, r30
    4a50:	08 95       	ret

00004a52 <__divmodsi4>:
    4a52:	05 2e       	mov	r0, r21
    4a54:	97 fb       	bst	r25, 7
    4a56:	16 f4       	brtc	.+4      	; 0x4a5c <__divmodsi4+0xa>
    4a58:	00 94       	com	r0
    4a5a:	0f d0       	rcall	.+30     	; 0x4a7a <__negsi2>
    4a5c:	57 fd       	sbrc	r21, 7
    4a5e:	05 d0       	rcall	.+10     	; 0x4a6a <__divmodsi4_neg2>
    4a60:	d6 df       	rcall	.-84     	; 0x4a0e <__udivmodsi4>
    4a62:	07 fc       	sbrc	r0, 7
    4a64:	02 d0       	rcall	.+4      	; 0x4a6a <__divmodsi4_neg2>
    4a66:	46 f4       	brtc	.+16     	; 0x4a78 <__divmodsi4_exit>
    4a68:	08 c0       	rjmp	.+16     	; 0x4a7a <__negsi2>

00004a6a <__divmodsi4_neg2>:
    4a6a:	50 95       	com	r21
    4a6c:	40 95       	com	r20
    4a6e:	30 95       	com	r19
    4a70:	21 95       	neg	r18
    4a72:	3f 4f       	sbci	r19, 0xFF	; 255
    4a74:	4f 4f       	sbci	r20, 0xFF	; 255
    4a76:	5f 4f       	sbci	r21, 0xFF	; 255

00004a78 <__divmodsi4_exit>:
    4a78:	08 95       	ret

00004a7a <__negsi2>:
    4a7a:	90 95       	com	r25
    4a7c:	80 95       	com	r24
    4a7e:	70 95       	com	r23
    4a80:	61 95       	neg	r22
    4a82:	7f 4f       	sbci	r23, 0xFF	; 255
    4a84:	8f 4f       	sbci	r24, 0xFF	; 255
    4a86:	9f 4f       	sbci	r25, 0xFF	; 255
    4a88:	08 95       	ret

00004a8a <__tablejump2__>:
    4a8a:	ee 0f       	add	r30, r30
    4a8c:	ff 1f       	adc	r31, r31

00004a8e <__tablejump__>:
    4a8e:	05 90       	lpm	r0, Z+
    4a90:	f4 91       	lpm	r31, Z
    4a92:	e0 2d       	mov	r30, r0
    4a94:	09 94       	ijmp

00004a96 <__umulhisi3>:
    4a96:	a2 9f       	mul	r26, r18
    4a98:	b0 01       	movw	r22, r0
    4a9a:	b3 9f       	mul	r27, r19
    4a9c:	c0 01       	movw	r24, r0
    4a9e:	a3 9f       	mul	r26, r19
    4aa0:	70 0d       	add	r23, r0
    4aa2:	81 1d       	adc	r24, r1
    4aa4:	11 24       	eor	r1, r1
    4aa6:	91 1d       	adc	r25, r1
    4aa8:	b2 9f       	mul	r27, r18
    4aaa:	70 0d       	add	r23, r0
    4aac:	81 1d       	adc	r24, r1
    4aae:	11 24       	eor	r1, r1
    4ab0:	91 1d       	adc	r25, r1
    4ab2:	08 95       	ret

00004ab4 <__muluhisi3>:
    4ab4:	f0 df       	rcall	.-32     	; 0x4a96 <__umulhisi3>
    4ab6:	a5 9f       	mul	r26, r21
    4ab8:	90 0d       	add	r25, r0
    4aba:	b4 9f       	mul	r27, r20
    4abc:	90 0d       	add	r25, r0
    4abe:	a4 9f       	mul	r26, r20
    4ac0:	80 0d       	add	r24, r0
    4ac2:	91 1d       	adc	r25, r1
    4ac4:	11 24       	eor	r1, r1
    4ac6:	08 95       	ret

00004ac8 <__subsf3>:
    4ac8:	50 58       	subi	r21, 0x80	; 128

00004aca <__addsf3>:
    4aca:	bb 27       	eor	r27, r27
    4acc:	aa 27       	eor	r26, r26
    4ace:	0e d0       	rcall	.+28     	; 0x4aec <__addsf3x>
    4ad0:	e0 c0       	rjmp	.+448    	; 0x4c92 <__fp_round>
    4ad2:	d1 d0       	rcall	.+418    	; 0x4c76 <__fp_pscA>
    4ad4:	30 f0       	brcs	.+12     	; 0x4ae2 <__addsf3+0x18>
    4ad6:	d6 d0       	rcall	.+428    	; 0x4c84 <__fp_pscB>
    4ad8:	20 f0       	brcs	.+8      	; 0x4ae2 <__addsf3+0x18>
    4ada:	31 f4       	brne	.+12     	; 0x4ae8 <__addsf3+0x1e>
    4adc:	9f 3f       	cpi	r25, 0xFF	; 255
    4ade:	11 f4       	brne	.+4      	; 0x4ae4 <__addsf3+0x1a>
    4ae0:	1e f4       	brtc	.+6      	; 0x4ae8 <__addsf3+0x1e>
    4ae2:	c6 c0       	rjmp	.+396    	; 0x4c70 <__fp_nan>
    4ae4:	0e f4       	brtc	.+2      	; 0x4ae8 <__addsf3+0x1e>
    4ae6:	e0 95       	com	r30
    4ae8:	e7 fb       	bst	r30, 7
    4aea:	bc c0       	rjmp	.+376    	; 0x4c64 <__fp_inf>

00004aec <__addsf3x>:
    4aec:	e9 2f       	mov	r30, r25
    4aee:	e2 d0       	rcall	.+452    	; 0x4cb4 <__fp_split3>
    4af0:	80 f3       	brcs	.-32     	; 0x4ad2 <__addsf3+0x8>
    4af2:	ba 17       	cp	r27, r26
    4af4:	62 07       	cpc	r22, r18
    4af6:	73 07       	cpc	r23, r19
    4af8:	84 07       	cpc	r24, r20
    4afa:	95 07       	cpc	r25, r21
    4afc:	18 f0       	brcs	.+6      	; 0x4b04 <__addsf3x+0x18>
    4afe:	71 f4       	brne	.+28     	; 0x4b1c <__addsf3x+0x30>
    4b00:	9e f5       	brtc	.+102    	; 0x4b68 <__addsf3x+0x7c>
    4b02:	fa c0       	rjmp	.+500    	; 0x4cf8 <__fp_zero>
    4b04:	0e f4       	brtc	.+2      	; 0x4b08 <__addsf3x+0x1c>
    4b06:	e0 95       	com	r30
    4b08:	0b 2e       	mov	r0, r27
    4b0a:	ba 2f       	mov	r27, r26
    4b0c:	a0 2d       	mov	r26, r0
    4b0e:	0b 01       	movw	r0, r22
    4b10:	b9 01       	movw	r22, r18
    4b12:	90 01       	movw	r18, r0
    4b14:	0c 01       	movw	r0, r24
    4b16:	ca 01       	movw	r24, r20
    4b18:	a0 01       	movw	r20, r0
    4b1a:	11 24       	eor	r1, r1
    4b1c:	ff 27       	eor	r31, r31
    4b1e:	59 1b       	sub	r21, r25
    4b20:	99 f0       	breq	.+38     	; 0x4b48 <__addsf3x+0x5c>
    4b22:	59 3f       	cpi	r21, 0xF9	; 249
    4b24:	50 f4       	brcc	.+20     	; 0x4b3a <__addsf3x+0x4e>
    4b26:	50 3e       	cpi	r21, 0xE0	; 224
    4b28:	68 f1       	brcs	.+90     	; 0x4b84 <__addsf3x+0x98>
    4b2a:	1a 16       	cp	r1, r26
    4b2c:	f0 40       	sbci	r31, 0x00	; 0
    4b2e:	a2 2f       	mov	r26, r18
    4b30:	23 2f       	mov	r18, r19
    4b32:	34 2f       	mov	r19, r20
    4b34:	44 27       	eor	r20, r20
    4b36:	58 5f       	subi	r21, 0xF8	; 248
    4b38:	f3 cf       	rjmp	.-26     	; 0x4b20 <__addsf3x+0x34>
    4b3a:	46 95       	lsr	r20
    4b3c:	37 95       	ror	r19
    4b3e:	27 95       	ror	r18
    4b40:	a7 95       	ror	r26
    4b42:	f0 40       	sbci	r31, 0x00	; 0
    4b44:	53 95       	inc	r21
    4b46:	c9 f7       	brne	.-14     	; 0x4b3a <__addsf3x+0x4e>
    4b48:	7e f4       	brtc	.+30     	; 0x4b68 <__addsf3x+0x7c>
    4b4a:	1f 16       	cp	r1, r31
    4b4c:	ba 0b       	sbc	r27, r26
    4b4e:	62 0b       	sbc	r22, r18
    4b50:	73 0b       	sbc	r23, r19
    4b52:	84 0b       	sbc	r24, r20
    4b54:	ba f0       	brmi	.+46     	; 0x4b84 <__addsf3x+0x98>
    4b56:	91 50       	subi	r25, 0x01	; 1
    4b58:	a1 f0       	breq	.+40     	; 0x4b82 <__addsf3x+0x96>
    4b5a:	ff 0f       	add	r31, r31
    4b5c:	bb 1f       	adc	r27, r27
    4b5e:	66 1f       	adc	r22, r22
    4b60:	77 1f       	adc	r23, r23
    4b62:	88 1f       	adc	r24, r24
    4b64:	c2 f7       	brpl	.-16     	; 0x4b56 <__addsf3x+0x6a>
    4b66:	0e c0       	rjmp	.+28     	; 0x4b84 <__addsf3x+0x98>
    4b68:	ba 0f       	add	r27, r26
    4b6a:	62 1f       	adc	r22, r18
    4b6c:	73 1f       	adc	r23, r19
    4b6e:	84 1f       	adc	r24, r20
    4b70:	48 f4       	brcc	.+18     	; 0x4b84 <__addsf3x+0x98>
    4b72:	87 95       	ror	r24
    4b74:	77 95       	ror	r23
    4b76:	67 95       	ror	r22
    4b78:	b7 95       	ror	r27
    4b7a:	f7 95       	ror	r31
    4b7c:	9e 3f       	cpi	r25, 0xFE	; 254
    4b7e:	08 f0       	brcs	.+2      	; 0x4b82 <__addsf3x+0x96>
    4b80:	b3 cf       	rjmp	.-154    	; 0x4ae8 <__addsf3+0x1e>
    4b82:	93 95       	inc	r25
    4b84:	88 0f       	add	r24, r24
    4b86:	08 f0       	brcs	.+2      	; 0x4b8a <__addsf3x+0x9e>
    4b88:	99 27       	eor	r25, r25
    4b8a:	ee 0f       	add	r30, r30
    4b8c:	97 95       	ror	r25
    4b8e:	87 95       	ror	r24
    4b90:	08 95       	ret

00004b92 <__fixunssfsi>:
    4b92:	98 d0       	rcall	.+304    	; 0x4cc4 <__fp_splitA>
    4b94:	88 f0       	brcs	.+34     	; 0x4bb8 <__fixunssfsi+0x26>
    4b96:	9f 57       	subi	r25, 0x7F	; 127
    4b98:	90 f0       	brcs	.+36     	; 0x4bbe <__fixunssfsi+0x2c>
    4b9a:	b9 2f       	mov	r27, r25
    4b9c:	99 27       	eor	r25, r25
    4b9e:	b7 51       	subi	r27, 0x17	; 23
    4ba0:	a0 f0       	brcs	.+40     	; 0x4bca <__fixunssfsi+0x38>
    4ba2:	d1 f0       	breq	.+52     	; 0x4bd8 <__fixunssfsi+0x46>
    4ba4:	66 0f       	add	r22, r22
    4ba6:	77 1f       	adc	r23, r23
    4ba8:	88 1f       	adc	r24, r24
    4baa:	99 1f       	adc	r25, r25
    4bac:	1a f0       	brmi	.+6      	; 0x4bb4 <__fixunssfsi+0x22>
    4bae:	ba 95       	dec	r27
    4bb0:	c9 f7       	brne	.-14     	; 0x4ba4 <__fixunssfsi+0x12>
    4bb2:	12 c0       	rjmp	.+36     	; 0x4bd8 <__fixunssfsi+0x46>
    4bb4:	b1 30       	cpi	r27, 0x01	; 1
    4bb6:	81 f0       	breq	.+32     	; 0x4bd8 <__fixunssfsi+0x46>
    4bb8:	9f d0       	rcall	.+318    	; 0x4cf8 <__fp_zero>
    4bba:	b1 e0       	ldi	r27, 0x01	; 1
    4bbc:	08 95       	ret
    4bbe:	9c c0       	rjmp	.+312    	; 0x4cf8 <__fp_zero>
    4bc0:	67 2f       	mov	r22, r23
    4bc2:	78 2f       	mov	r23, r24
    4bc4:	88 27       	eor	r24, r24
    4bc6:	b8 5f       	subi	r27, 0xF8	; 248
    4bc8:	39 f0       	breq	.+14     	; 0x4bd8 <__fixunssfsi+0x46>
    4bca:	b9 3f       	cpi	r27, 0xF9	; 249
    4bcc:	cc f3       	brlt	.-14     	; 0x4bc0 <__fixunssfsi+0x2e>
    4bce:	86 95       	lsr	r24
    4bd0:	77 95       	ror	r23
    4bd2:	67 95       	ror	r22
    4bd4:	b3 95       	inc	r27
    4bd6:	d9 f7       	brne	.-10     	; 0x4bce <__fixunssfsi+0x3c>
    4bd8:	3e f4       	brtc	.+14     	; 0x4be8 <__fixunssfsi+0x56>
    4bda:	90 95       	com	r25
    4bdc:	80 95       	com	r24
    4bde:	70 95       	com	r23
    4be0:	61 95       	neg	r22
    4be2:	7f 4f       	sbci	r23, 0xFF	; 255
    4be4:	8f 4f       	sbci	r24, 0xFF	; 255
    4be6:	9f 4f       	sbci	r25, 0xFF	; 255
    4be8:	08 95       	ret

00004bea <__floatunsisf>:
    4bea:	e8 94       	clt
    4bec:	09 c0       	rjmp	.+18     	; 0x4c00 <__floatsisf+0x12>

00004bee <__floatsisf>:
    4bee:	97 fb       	bst	r25, 7
    4bf0:	3e f4       	brtc	.+14     	; 0x4c00 <__floatsisf+0x12>
    4bf2:	90 95       	com	r25
    4bf4:	80 95       	com	r24
    4bf6:	70 95       	com	r23
    4bf8:	61 95       	neg	r22
    4bfa:	7f 4f       	sbci	r23, 0xFF	; 255
    4bfc:	8f 4f       	sbci	r24, 0xFF	; 255
    4bfe:	9f 4f       	sbci	r25, 0xFF	; 255
    4c00:	99 23       	and	r25, r25
    4c02:	a9 f0       	breq	.+42     	; 0x4c2e <__floatsisf+0x40>
    4c04:	f9 2f       	mov	r31, r25
    4c06:	96 e9       	ldi	r25, 0x96	; 150
    4c08:	bb 27       	eor	r27, r27
    4c0a:	93 95       	inc	r25
    4c0c:	f6 95       	lsr	r31
    4c0e:	87 95       	ror	r24
    4c10:	77 95       	ror	r23
    4c12:	67 95       	ror	r22
    4c14:	b7 95       	ror	r27
    4c16:	f1 11       	cpse	r31, r1
    4c18:	f8 cf       	rjmp	.-16     	; 0x4c0a <__floatsisf+0x1c>
    4c1a:	fa f4       	brpl	.+62     	; 0x4c5a <__floatsisf+0x6c>
    4c1c:	bb 0f       	add	r27, r27
    4c1e:	11 f4       	brne	.+4      	; 0x4c24 <__floatsisf+0x36>
    4c20:	60 ff       	sbrs	r22, 0
    4c22:	1b c0       	rjmp	.+54     	; 0x4c5a <__floatsisf+0x6c>
    4c24:	6f 5f       	subi	r22, 0xFF	; 255
    4c26:	7f 4f       	sbci	r23, 0xFF	; 255
    4c28:	8f 4f       	sbci	r24, 0xFF	; 255
    4c2a:	9f 4f       	sbci	r25, 0xFF	; 255
    4c2c:	16 c0       	rjmp	.+44     	; 0x4c5a <__floatsisf+0x6c>
    4c2e:	88 23       	and	r24, r24
    4c30:	11 f0       	breq	.+4      	; 0x4c36 <__floatsisf+0x48>
    4c32:	96 e9       	ldi	r25, 0x96	; 150
    4c34:	11 c0       	rjmp	.+34     	; 0x4c58 <__floatsisf+0x6a>
    4c36:	77 23       	and	r23, r23
    4c38:	21 f0       	breq	.+8      	; 0x4c42 <__floatsisf+0x54>
    4c3a:	9e e8       	ldi	r25, 0x8E	; 142
    4c3c:	87 2f       	mov	r24, r23
    4c3e:	76 2f       	mov	r23, r22
    4c40:	05 c0       	rjmp	.+10     	; 0x4c4c <__floatsisf+0x5e>
    4c42:	66 23       	and	r22, r22
    4c44:	71 f0       	breq	.+28     	; 0x4c62 <__floatsisf+0x74>
    4c46:	96 e8       	ldi	r25, 0x86	; 134
    4c48:	86 2f       	mov	r24, r22
    4c4a:	70 e0       	ldi	r23, 0x00	; 0
    4c4c:	60 e0       	ldi	r22, 0x00	; 0
    4c4e:	2a f0       	brmi	.+10     	; 0x4c5a <__floatsisf+0x6c>
    4c50:	9a 95       	dec	r25
    4c52:	66 0f       	add	r22, r22
    4c54:	77 1f       	adc	r23, r23
    4c56:	88 1f       	adc	r24, r24
    4c58:	da f7       	brpl	.-10     	; 0x4c50 <__floatsisf+0x62>
    4c5a:	88 0f       	add	r24, r24
    4c5c:	96 95       	lsr	r25
    4c5e:	87 95       	ror	r24
    4c60:	97 f9       	bld	r25, 7
    4c62:	08 95       	ret

00004c64 <__fp_inf>:
    4c64:	97 f9       	bld	r25, 7
    4c66:	9f 67       	ori	r25, 0x7F	; 127
    4c68:	80 e8       	ldi	r24, 0x80	; 128
    4c6a:	70 e0       	ldi	r23, 0x00	; 0
    4c6c:	60 e0       	ldi	r22, 0x00	; 0
    4c6e:	08 95       	ret

00004c70 <__fp_nan>:
    4c70:	9f ef       	ldi	r25, 0xFF	; 255
    4c72:	80 ec       	ldi	r24, 0xC0	; 192
    4c74:	08 95       	ret

00004c76 <__fp_pscA>:
    4c76:	00 24       	eor	r0, r0
    4c78:	0a 94       	dec	r0
    4c7a:	16 16       	cp	r1, r22
    4c7c:	17 06       	cpc	r1, r23
    4c7e:	18 06       	cpc	r1, r24
    4c80:	09 06       	cpc	r0, r25
    4c82:	08 95       	ret

00004c84 <__fp_pscB>:
    4c84:	00 24       	eor	r0, r0
    4c86:	0a 94       	dec	r0
    4c88:	12 16       	cp	r1, r18
    4c8a:	13 06       	cpc	r1, r19
    4c8c:	14 06       	cpc	r1, r20
    4c8e:	05 06       	cpc	r0, r21
    4c90:	08 95       	ret

00004c92 <__fp_round>:
    4c92:	09 2e       	mov	r0, r25
    4c94:	03 94       	inc	r0
    4c96:	00 0c       	add	r0, r0
    4c98:	11 f4       	brne	.+4      	; 0x4c9e <__fp_round+0xc>
    4c9a:	88 23       	and	r24, r24
    4c9c:	52 f0       	brmi	.+20     	; 0x4cb2 <__fp_round+0x20>
    4c9e:	bb 0f       	add	r27, r27
    4ca0:	40 f4       	brcc	.+16     	; 0x4cb2 <__fp_round+0x20>
    4ca2:	bf 2b       	or	r27, r31
    4ca4:	11 f4       	brne	.+4      	; 0x4caa <__fp_round+0x18>
    4ca6:	60 ff       	sbrs	r22, 0
    4ca8:	04 c0       	rjmp	.+8      	; 0x4cb2 <__fp_round+0x20>
    4caa:	6f 5f       	subi	r22, 0xFF	; 255
    4cac:	7f 4f       	sbci	r23, 0xFF	; 255
    4cae:	8f 4f       	sbci	r24, 0xFF	; 255
    4cb0:	9f 4f       	sbci	r25, 0xFF	; 255
    4cb2:	08 95       	ret

00004cb4 <__fp_split3>:
    4cb4:	57 fd       	sbrc	r21, 7
    4cb6:	90 58       	subi	r25, 0x80	; 128
    4cb8:	44 0f       	add	r20, r20
    4cba:	55 1f       	adc	r21, r21
    4cbc:	59 f0       	breq	.+22     	; 0x4cd4 <__fp_splitA+0x10>
    4cbe:	5f 3f       	cpi	r21, 0xFF	; 255
    4cc0:	71 f0       	breq	.+28     	; 0x4cde <__fp_splitA+0x1a>
    4cc2:	47 95       	ror	r20

00004cc4 <__fp_splitA>:
    4cc4:	88 0f       	add	r24, r24
    4cc6:	97 fb       	bst	r25, 7
    4cc8:	99 1f       	adc	r25, r25
    4cca:	61 f0       	breq	.+24     	; 0x4ce4 <__fp_splitA+0x20>
    4ccc:	9f 3f       	cpi	r25, 0xFF	; 255
    4cce:	79 f0       	breq	.+30     	; 0x4cee <__fp_splitA+0x2a>
    4cd0:	87 95       	ror	r24
    4cd2:	08 95       	ret
    4cd4:	12 16       	cp	r1, r18
    4cd6:	13 06       	cpc	r1, r19
    4cd8:	14 06       	cpc	r1, r20
    4cda:	55 1f       	adc	r21, r21
    4cdc:	f2 cf       	rjmp	.-28     	; 0x4cc2 <__fp_split3+0xe>
    4cde:	46 95       	lsr	r20
    4ce0:	f1 df       	rcall	.-30     	; 0x4cc4 <__fp_splitA>
    4ce2:	08 c0       	rjmp	.+16     	; 0x4cf4 <__fp_splitA+0x30>
    4ce4:	16 16       	cp	r1, r22
    4ce6:	17 06       	cpc	r1, r23
    4ce8:	18 06       	cpc	r1, r24
    4cea:	99 1f       	adc	r25, r25
    4cec:	f1 cf       	rjmp	.-30     	; 0x4cd0 <__fp_splitA+0xc>
    4cee:	86 95       	lsr	r24
    4cf0:	71 05       	cpc	r23, r1
    4cf2:	61 05       	cpc	r22, r1
    4cf4:	08 94       	sec
    4cf6:	08 95       	ret

00004cf8 <__fp_zero>:
    4cf8:	e8 94       	clt

00004cfa <__fp_szero>:
    4cfa:	bb 27       	eor	r27, r27
    4cfc:	66 27       	eor	r22, r22
    4cfe:	77 27       	eor	r23, r23
    4d00:	cb 01       	movw	r24, r22
    4d02:	97 f9       	bld	r25, 7
    4d04:	08 95       	ret

00004d06 <memcpy>:
    4d06:	fb 01       	movw	r30, r22
    4d08:	dc 01       	movw	r26, r24
    4d0a:	02 c0       	rjmp	.+4      	; 0x4d10 <memcpy+0xa>
    4d0c:	01 90       	ld	r0, Z+
    4d0e:	0d 92       	st	X+, r0
    4d10:	41 50       	subi	r20, 0x01	; 1
    4d12:	50 40       	sbci	r21, 0x00	; 0
    4d14:	d8 f7       	brcc	.-10     	; 0x4d0c <memcpy+0x6>
    4d16:	08 95       	ret

00004d18 <__eewr_block_x32a4u>:
    4d18:	dc 01       	movw	r26, r24
    4d1a:	cb 01       	movw	r24, r22
    4d1c:	02 c0       	rjmp	.+4      	; 0x4d22 <__eewr_block_x32a4u+0xa>
    4d1e:	2d 91       	ld	r18, X+
    4d20:	05 d0       	rcall	.+10     	; 0x4d2c <__eewr_r18_x32a4u>
    4d22:	41 50       	subi	r20, 0x01	; 1
    4d24:	50 40       	sbci	r21, 0x00	; 0
    4d26:	d8 f7       	brcc	.-10     	; 0x4d1e <__eewr_block_x32a4u+0x6>
    4d28:	08 95       	ret

00004d2a <__eewr_byte_x32a4u>:
    4d2a:	26 2f       	mov	r18, r22

00004d2c <__eewr_r18_x32a4u>:
    4d2c:	e0 ec       	ldi	r30, 0xC0	; 192
    4d2e:	f1 e0       	ldi	r31, 0x01	; 1
    4d30:	37 85       	ldd	r19, Z+15	; 0x0f
    4d32:	37 fd       	sbrc	r19, 7
    4d34:	fd cf       	rjmp	.-6      	; 0x4d30 <__eewr_r18_x32a4u+0x4>
    4d36:	34 85       	ldd	r19, Z+12	; 0x0c
    4d38:	37 7f       	andi	r19, 0xF7	; 247
    4d3a:	34 87       	std	Z+12, r19	; 0x0c
    4d3c:	37 85       	ldd	r19, Z+15	; 0x0f
    4d3e:	31 ff       	sbrs	r19, 1
    4d40:	09 c0       	rjmp	.+18     	; 0x4d54 <__eewr_r18_x32a4u+0x28>
    4d42:	36 e3       	ldi	r19, 0x36	; 54
    4d44:	32 87       	std	Z+10, r19	; 0x0a
    4d46:	38 ed       	ldi	r19, 0xD8	; 216
    4d48:	34 bf       	out	0x34, r19	; 52
    4d4a:	31 e0       	ldi	r19, 0x01	; 1
    4d4c:	33 87       	std	Z+11, r19	; 0x0b
    4d4e:	37 85       	ldd	r19, Z+15	; 0x0f
    4d50:	37 fd       	sbrc	r19, 7
    4d52:	fd cf       	rjmp	.-6      	; 0x4d4e <__eewr_r18_x32a4u+0x22>
    4d54:	33 e3       	ldi	r19, 0x33	; 51
    4d56:	32 87       	std	Z+10, r19	; 0x0a
    4d58:	80 83       	st	Z, r24
    4d5a:	91 83       	std	Z+1, r25	; 0x01
    4d5c:	12 82       	std	Z+2, r1	; 0x02
    4d5e:	24 83       	std	Z+4, r18	; 0x04
    4d60:	25 e3       	ldi	r18, 0x35	; 53
    4d62:	22 87       	std	Z+10, r18	; 0x0a
    4d64:	28 ed       	ldi	r18, 0xD8	; 216
    4d66:	31 e0       	ldi	r19, 0x01	; 1
    4d68:	24 bf       	out	0x34, r18	; 52
    4d6a:	33 87       	std	Z+11, r19	; 0x0b
    4d6c:	01 96       	adiw	r24, 0x01	; 1
    4d6e:	08 95       	ret

00004d70 <_exit>:
    4d70:	f8 94       	cli

00004d72 <__stop_program>:
    4d72:	ff cf       	rjmp	.-2      	; 0x4d72 <__stop_program>
