// Seed: 2214533283
module module_0 (
    output tri  id_0,
    output wire id_1
);
  id_3(
      .id_0(1), .id_1(1), .id_2(id_4)
  );
  assign id_4 = id_4[1];
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input wand id_8,
    input wand id_9,
    input supply0 id_10
);
  wor id_12 = id_2 * id_7;
  and (id_0, id_12, id_1, id_2, id_6, id_7, id_8, id_9);
  module_0(
      id_5, id_0
  );
endmodule
