// Seed: 2492683447
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output wand id_7
);
  always #1 begin
    id_7[1*1'b0-1 : 1] = id_6;
  end
endmodule
