Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [/home/abcdhhhh/Desktop/ICS/ICS-2021Spring-FDU/vivado/test1/soc_axi_func/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [/home/abcdhhhh/Desktop/ICS/ICS-2021Spring-FDU/vivado/test1/soc_axi_func/rtl/soc_axi_lite_top.v:708]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/abcdhhhh/Desktop/ICS/ICS-2021Spring-FDU/vivado/test1/soc_axi_func/testbench/mycpu_tb.v" Line 43. Module tb_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/abcdhhhh/Desktop/ICS/ICS-2021Spring-FDU/vivado/test1/soc_axi_func/rtl/soc_axi_lite_top.v" Line 65. Module soc_axi_lite_top(SIMULATION=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/abcdhhhh/Desktop/ICS/ICS-2021Spring-FDU/vivado/test1/soc_axi_func/rtl/axi_wrap/axi_wrap.v" Line 34. Module axi_wrap has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/abcdhhhh/Desktop/ICS/ICS-2021Spring-FDU/vivado/test1/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" Line 55. Module axi_clock_converter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" Line 653. Module axi_clock_converter_v2_1_19_axi_clock_converter(C_FAMILY="artix7",C_AXI_ID_WIDTH=4,C_M_AXI_ACLK_RATIO=2,C_AXI_PROTOCOL=1,C_AXI_SUPPORTS_USER_SIGNALS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v" Line 1. Module fifo_generator_v13_2_5(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=18,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=18,C_FAMILY="artix7",C_MIF_FILE_NAME="BlankString",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=1024,C_RD_PNTR_WIDTH=10,C_USE_DOUT_RST=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_SYNCHRONIZER_STAGE=3,C_INTERFACE_TYPE=2,C_AXI_TYPE=3,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_DATA_WIDTH=32,C_AXI_LEN_WIDTH=4,C_HAS_AXI_ID=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_IMPLEMENTATION_TYPE_WACH=12,C_IMPLEMENTATION_TYPE_WDCH=12,C_IMPLEMENTATION_TYPE_WRCH=12,C_IMPLEMENTATION_TYPE_RACH=12,C_IMPLEMENTATION_TYPE_RDCH=12,C_IMPLEMENTATION_TYPE_AXIS=11,C_DIN_WIDTH_WACH=62,C_DIN_WIDTH_WDCH=41,C_DIN_WIDTH_WRCH=6,C_DIN_WIDTH_RACH=62,C_DIN_WIDTH_RDCH=39,C_WR_DEPTH_WDCH=16,C_WR_DEPTH_RDCH=16,C_WR_PNTR_WIDTH_WDCH=4,C_WR_PNTR_WIDTH_RDCH=4,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=15,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1021) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=18,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=18,C_FAMILY="artix7",C_MIF_FILE_NAME="BlankString",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=1024,C_RD_PNTR_WIDTH=10,C_USE_DOUT_RST=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_SYNCHRONIZER_STAGE=3,C_INTERFACE_TYPE=2,C_AXI_TYPE=3,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_LEN_WIDTH=4,C_HAS_AXI_ID=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TUSER_WIDTH=4,C_WDCH_TYPE=5,C_WRCH_TYPE=5,C_RACH_TYPE=5,C_RDCH_TYPE=5,C_AXIS_TYPE=5,C_IMPLEMENTATION_TYPE_WACH=12,C_IMPLEMENTATION_TYPE_WDCH=12,C_IMPLEMENTATION_TYPE_WRCH=12,C_IMPLEMENTATION_TYPE_RACH=12,C_IMPLEMENTATION_TYPE_RDCH=12,C_IMPLEMENTATION_TYPE_AXIS=11,C_DIN_WIDTH_WACH=62,C_DIN_WIDTH_WDCH=41,C_DIN_WIDTH_WRCH=6,C_DIN_WIDTH_RACH=62,C_DIN_WIDTH_RDCH=39,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_AXIS=10,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1021) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_5_CONV_VER(C_INTERFACE_TYPE=2,C_DATA_COUNT_WIDTH=5,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=62,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=62,C_FAMILY="artix7",C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="4kx4",C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3,C_AXI_TYPE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4959. Module fifo_generator_v13_2_5_bhv_ver_as(C_FAMILY="artix7",C_DATA_COUNT_WIDTH=5,C_DIN_WIDTH=62,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=62,C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 9206. Module fifo_generator_v13_2_5_bhv_ver_preload0(C_DOUT_RST_VAL=0,C_DOUT_WIDTH=62,C_HAS_RST=1,C_ENABLE_RST_SYNC=1,C_MEMORY_TYPE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=18,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=18,C_FAMILY="artix7",C_MIF_FILE_NAME="BlankString",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=1024,C_RD_PNTR_WIDTH=10,C_USE_DOUT_RST=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_SYNCHRONIZER_STAGE=3,C_INTERFACE_TYPE=2,C_AXI_TYPE=3,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_LEN_WIDTH=4,C_HAS_AXI_ID=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TUSER_WIDTH=4,C_WACH_TYPE=5,C_WRCH_TYPE=5,C_RACH_TYPE=5,C_RDCH_TYPE=5,C_AXIS_TYPE=5,C_IMPLEMENTATION_TYPE_WACH=12,C_IMPLEMENTATION_TYPE_WDCH=12,C_IMPLEMENTATION_TYPE_WRCH=12,C_IMPLEMENTATION_TYPE_RACH=12,C_IMPLEMENTATION_TYPE_RDCH=12,C_IMPLEMENTATION_TYPE_AXIS=11,C_DIN_WIDTH_WACH=62,C_DIN_WIDTH_WDCH=41,C_DIN_WIDTH_WRCH=6,C_DIN_WIDTH_RACH=62,C_DIN_WIDTH_RDCH=39,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_AXIS=10,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1021) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_5_CONV_VER(C_INTERFACE_TYPE=2,C_DATA_COUNT_WIDTH=5,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=41,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=41,C_FAMILY="artix7",C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="4kx4",C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3,C_AXI_TYPE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4959. Module fifo_generator_v13_2_5_bhv_ver_as(C_FAMILY="artix7",C_DATA_COUNT_WIDTH=5,C_DIN_WIDTH=41,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=41,C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 9206. Module fifo_generator_v13_2_5_bhv_ver_preload0(C_DOUT_RST_VAL=0,C_DOUT_WIDTH=41,C_HAS_RST=1,C_ENABLE_RST_SYNC=1,C_MEMORY_TYPE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=18,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=18,C_FAMILY="artix7",C_MIF_FILE_NAME="BlankString",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=1024,C_RD_PNTR_WIDTH=10,C_USE_DOUT_RST=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_SYNCHRONIZER_STAGE=3,C_INTERFACE_TYPE=2,C_AXI_TYPE=3,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_LEN_WIDTH=4,C_HAS_AXI_ID=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TUSER_WIDTH=4,C_WACH_TYPE=5,C_WDCH_TYPE=5,C_RACH_TYPE=5,C_RDCH_TYPE=5,C_AXIS_TYPE=5,C_IMPLEMENTATION_TYPE_WACH=12,C_IMPLEMENTATION_TYPE_WDCH=12,C_IMPLEMENTATION_TYPE_WRCH=12,C_IMPLEMENTATION_TYPE_RACH=12,C_IMPLEMENTATION_TYPE_RDCH=12,C_IMPLEMENTATION_TYPE_AXIS=11,C_DIN_WIDTH_WACH=62,C_DIN_WIDTH_WDCH=41,C_DIN_WIDTH_WRCH=6,C_DIN_WIDTH_RACH=62,C_DIN_WIDTH_RDCH=39,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_AXIS=10,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1021) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_5_CONV_VER(C_INTERFACE_TYPE=2,C_DATA_COUNT_WIDTH=5,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=6,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=6,C_FAMILY="artix7",C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="4kx4",C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3,C_AXI_TYPE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4959. Module fifo_generator_v13_2_5_bhv_ver_as(C_FAMILY="artix7",C_DATA_COUNT_WIDTH=5,C_DIN_WIDTH=6,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=6,C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 9206. Module fifo_generator_v13_2_5_bhv_ver_preload0(C_DOUT_RST_VAL=0,C_DOUT_WIDTH=6,C_HAS_RST=1,C_ENABLE_RST_SYNC=1,C_MEMORY_TYPE=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=18,C_DOUT_RST_VAL="0",C_DOUT_WIDTH=18,C_FAMILY="artix7",C_MIF_FILE_NAME="BlankString",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=1024,C_RD_PNTR_WIDTH=10,C_USE_DOUT_RST=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_SYNCHRONIZER_STAGE=3,C_INTERFACE_TYPE=2,C_AXI_TYPE=3,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_LEN_WIDTH=4,C_HAS_AXI_ID=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TUSER_WIDTH=4,C_WACH_TYPE=5,C_WDCH_TYPE=5,C_WRCH_TYPE=5,C_RDCH_TYPE=5,C_AXIS_TYPE=5,C_IMPLEMENTATION_TYPE_WACH=12,C_IMPLEMENTATION_TYPE_WDCH=12,C_IMPLEMENTATION_TYPE_WRCH=12,C_IMPLEMENTATION_TYPE_RACH=12,C_IMPLEMENTATION_TYPE_RDCH=12,C_IMPLEMENTATION_TYPE_AXIS=11,C_DIN_WIDTH_WACH=62,C_DIN_WIDTH_WDCH=41,C_DIN_WIDTH_WRCH=6,C_DIN_WIDTH_RACH=62,C_DIN_WIDTH_RDCH=39,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_AXIS=10,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=13,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1021) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_5_CONV_VER(C_INTERFACE_TYPE=2,C_DATA_COUNT_WIDTH=5,C_DEFAULT_VALUE="BlankString",C_DIN_WIDTH=62,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=62,C_FAMILY="artix7",C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="4kx4",C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3,C_AXI_TYPE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4959. Module fifo_generator_v13_2_5_bhv_ver_as(C_FAMILY="artix7",C_DATA_COUNT_WIDTH=5,C_DIN_WIDTH=62,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=62,C_HAS_RST=1,C_IMPLEMENTATION_TYPE=2,C_MEMORY_TYPE=2,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL=13,C_PROG_FULL_THRESH_ASSERT_VAL=15,C_RD_DATA_COUNT_WIDTH=5,C_RD_DEPTH=16,C_RD_PNTR_WIDTH=4,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=5,C_WR_DEPTH=16,C_WR_PNTR_WIDTH=4,C_SYNCHRONIZER_STAGE=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 4938. Module fifo_generator_v13_2_5_sync_stage(C_WIDTH=4) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CBusArbiter_sv
Compiling module xil_defaultlib.selectpc
Compiling module xil_defaultlib.Fin
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.Din
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.Ein
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.Min
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.Win
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.MyCore
Compiling module xil_defaultlib.DBusToCBus
Compiling module xil_defaultlib.IBusToCBus
Compiling module xil_defaultlib.CBusArbiter_default
Compiling module xil_defaultlib.VTop
Compiling module xil_defaultlib.CBusToAXI
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "/home/abcdhhhh/Desktop/ICS/ICS-2021Spring-FDU/vivado/test1/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
