{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port btn3 -pg 1 -y 140 -defaultsOSRD
preplace port clk -pg 1 -y 40 -defaultsOSRD
preplace portBus led -pg 1 -y 350 -defaultsOSRD
preplace inst instruction_clear_0 -pg 1 -lvl 5 -y 390 -defaultsOSRD
preplace inst stage_EM_0 -pg 1 -lvl 13 -y 190 -defaultsOSRD
preplace inst program_counter_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst mux_reg_write_0 -pg 1 -lvl 16 -y 180 -defaultsOSRD
preplace inst RV32I_0 -pg 1 -lvl 7 -y 10 -defaultsOSRD
preplace inst pre_memory_logic_0 -pg 1 -lvl 12 -y 190 -defaultsOSRD
preplace inst clock_div_0 -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 10 -y 150 -defaultsOSRD
preplace inst post_memory_logic_0 -pg 1 -lvl 14 -y 220 -defaultsOSRD
preplace inst mux_output_0 -pg 1 -lvl 11 -y 170 -defaultsOSRD
preplace inst debounce_0 -pg 1 -lvl 2 -y -20 -defaultsOSRD
preplace inst hazard_logic_0 -pg 1 -lvl 6 -y 520 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 430 -defaultsOSRD
preplace inst mux_reg_descr_alu_0 -pg 1 -lvl 9 -y 180 -defaultsOSRD
preplace inst stage_FD_0 -pg 1 -lvl 4 -y 130 -defaultsOSRD
preplace inst registers_0 -pg 1 -lvl 7 -y 330 -defaultsOSRD
preplace inst Descrambler_0 -pg 1 -lvl 7 -y 520 -defaultsOSRD
preplace inst hazard_count_0 -pg 1 -lvl 6 -y 700 -defaultsOSRD
preplace inst mux_reg_pc_alu_0 -pg 1 -lvl 9 -y 40 -defaultsOSRD
preplace inst pc_logic_0 -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y -140 -defaultsOSRD
preplace inst brach_logic_0 -pg 1 -lvl 11 -y 20 -defaultsOSRD
preplace inst stage_MW_0 -pg 1 -lvl 15 -y -60 -defaultsOSRD
preplace inst stage_DE_0 -pg 1 -lvl 8 -y 120 -defaultsOSRD
preplace netloc mux_reg_write_0_reg_write_input 1 6 11 1050 -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 NJ -200 5540
preplace netloc program_counter_0_PC 1 1 3 -940 170 -560J 150 -230
preplace netloc stage_MW_0_mux_reg_write_MW 1 15 1 5130
preplace netloc stage_EM_0_control_reg_writeenable_EM 1 13 2 4090J 140 4600
preplace netloc brach_logic_0_mux_next_pc 1 1 11 -960J -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 NJ -220 3180
preplace netloc mux_reg_descr_alu_0_alu_B 1 9 1 2450
preplace netloc registers_0_debug_leds 1 7 10 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ
preplace netloc stage_MW_0_instruction_MW 1 5 11 640 430 1030 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 5100
preplace netloc stage_EM_0_control_mem_logic_EM 1 13 1 4070
preplace netloc clock_div_0_div_clk 1 2 13 -590 100 -260 610 N 610 600 300 1040 170 1410 -120 N -120 N -120 N -120 N -120 3570 -110 N -110 N
preplace netloc clk_0_1 1 1 14 -980 150 -570 140 -240 250 N 250 590 250 1030 -130 1510 -130 N -130 N -130 N -130 N -130 3600 -130 N -130 N
preplace netloc stage_MW_0_control_reg_writeenable_MW 1 6 10 1050 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 5090
preplace netloc stage_EM_0_PC_EM 1 13 2 4070J 100 4560
preplace netloc ALU_0_overflow 1 10 1 2760
preplace netloc ALU_0_sum 1 10 1 2740
preplace netloc stage_DE_0_mux_reg_pc_alu_DE 1 8 1 2060
preplace netloc RV32I_0_control_reg_writeenable 1 7 1 1450
preplace netloc RV32I_0_mux_output 1 7 1 1400
preplace netloc registers_0_reg_1_out 1 7 1 1440
preplace netloc post_memory_logic_0_memory_access_out1_out 1 14 1 4610
preplace netloc stage_DE_0_instruction_DE 1 5 8 620J -160 NJ -160 1420J -110 2000 -80 N -80 N -80 N -80 3560
preplace netloc RV32I_0_control_branch 1 7 1 N
preplace netloc stage_DE_0_mux_reg_write_DE 1 8 5 2010J 260 NJ 260 2790J 290 NJ 290 3580
preplace netloc pre_memory_logic_0_addr1_out 1 3 10 -200 -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 NJ -190 3540
preplace netloc blk_mem_gen_0_douta1 1 3 2 -180 600 180J
preplace netloc stage_EM_0_output_bus_EM 1 13 2 4100 110 4570
preplace netloc pre_memory_logic_0_byte_enable 1 3 10 -210 -170 NJ -170 NJ -170 NJ -170 1430J -160 NJ -160 NJ -160 NJ -160 NJ -160 3530
preplace netloc mux_output_0_output_bus 1 1 12 -970 -210 N -210 N -210 N -210 N -210 N -210 N -210 N -210 N -210 N -210 3190 260 3570
preplace netloc RV32I_0_control_mem_logic 1 7 1 1420
preplace netloc hazard_shift_counter_0_hazard 1 1 6 -920J 160 NJ 160 -250J 260 N 260 N 260 990
preplace netloc clk_1 1 0 1 -1180
preplace netloc ALU_0_sign 1 10 1 2750
preplace netloc ALU_0_zero 1 10 1 2730
preplace netloc stage_DE_0_pc_DE 1 1 12 -950 -150 N -150 N -150 N -150 N -150 N -150 N -150 2090 -70 N -70 N -70 N -70 3550
preplace netloc stage_DE_0_reg_2_DE 1 3 6 -190 -180 N -180 N -180 N -180 N -180 2070
preplace netloc stage_MW_0_PC_MW 1 15 1 5140
preplace netloc stage_DE_0_control_reg_writeenable_DE 1 8 5 1970J 280 NJ 280 NJ 280 NJ 280 3590
preplace netloc RV32I_0_control_alu 1 7 1 1460
preplace netloc btn3_1 1 0 2 -1170 -30 N
preplace netloc stage_DE_0_control_alu_DE 1 8 2 2030 -50 2440J
preplace netloc stage_DE_0_mux_reg_descr_alu_DE 1 8 1 2020
preplace netloc stage_DE_0_immediate_DE 1 8 3 2050 -60 N -60 2770
preplace netloc RV32I_0_mux_reg_write 1 7 1 1500
preplace netloc blk_mem_gen_0_douta 1 5 3 580 390 1010 220 1420
preplace netloc pc_logic_0_PC_out 1 2 1 -580
preplace netloc stage_FD_0_PC_FD 1 1 7 -930 180 -600 110 -250 20 180J 150 NJ 150 NJ 150 1480
preplace netloc stage_FD_0_instruction_clear_out 1 4 1 170
preplace netloc stage_MW_0_output_bus_MW 1 15 1 5120
preplace netloc stage_MW_0_memory_access_out1_MW 1 15 1 5110
preplace netloc blk_mem_gen_0_doutb 1 3 11 -220 -230 N -230 N -230 N -230 N -230 N -230 N -230 N -230 N -230 N -230 4080
preplace netloc stage_DE_0_control_branch_DE 1 8 3 2020J -40 NJ -40 2730
preplace netloc RV32I_0_mux_reg_descr_alu 1 7 1 1490
preplace netloc Descrambler_0_descr_imm 1 7 1 1500
preplace netloc hazard_logic_0_hazard_stage 1 5 2 640 610 980
preplace netloc stage_EM_0_mux_reg_write_EM 1 13 2 4060J 130 4590
preplace netloc stage_DE_0_control_mem_logic_DE 1 8 5 1980J 270 NJ 270 NJ 270 3200 270 3600
preplace netloc stage_DE_0_mux_output_DE 1 8 3 1990J 290 NJ 290 2780
preplace netloc mux_reg_pc_alu_0_alu_A 1 9 1 2430
preplace netloc stage_DE_0_reg_1_DE 1 8 1 2040
preplace netloc RV32I_0_mux_reg_pc_alu 1 7 1 1430
preplace netloc registers_0_reg_2_out 1 7 1 1470
preplace netloc debounce_0_dbnc 1 2 1 -580
preplace netloc brach_logic_0_branch 1 3 9 -180 240 N 240 N 240 1020 210 1440 -170 NJ -170 NJ -170 NJ -170 3170
preplace netloc stage_EM_0_instruction_EM 1 5 10 630 -140 N -140 N -140 2080 -100 N -100 N -100 N -100 3590 60 4050J 120 4580
preplace netloc hazard_logic_0_new_hazard 1 5 3 610 420 1000 160 1470
levelinfo -pg 1 -1200 -1070 -750 -410 10 400 820 1230 1750 2260 2600 2990 3370 3830 4330 4850 5340 5570 -top -380 -bot 970
"
}
0
