# 2020-05-30

## Bringup Phase 3: FPGA

One theory debunked: The datasheet implied that the FPGA can't enter user mode while `PROGRAMN` is still asserted low.  Releasing `PROGRAMN` to high "early" doesn't work, and the FPGA doesn't power up as I load the bitstream, so that's very likely not the issue.
