// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x0000 : Control signals
//          bit 0  - ap_start (Read/Write/COH)
//          bit 1  - ap_done (Read/COR)
//          bit 2  - ap_idle (Read)
//          bit 3  - ap_ready (Read)
//          bit 7  - auto_restart (Read/Write)
//          others - reserved
// 0x0004 : Global Interrupt Enable Register
//          bit 0  - Global Interrupt Enable (Read/Write)
//          others - reserved
// 0x0008 : IP Interrupt Enable Register (Read/Write)
//          bit 0  - Channel 0 (ap_done)
//          bit 1  - Channel 1 (ap_ready)
//          others - reserved
// 0x000c : IP Interrupt Status Register (Read/TOW)
//          bit 0  - Channel 0 (ap_done)
//          bit 1  - Channel 1 (ap_ready)
//          others - reserved
// 0xd100 : Data signal of ctrl
//          bit 31~0 - ctrl[31:0] (Read/Write)
// 0xd104 : reserved
// 0x0800 ~
// 0x0fff : Memory 'weight_0' (288 * 32b)
//          Word n : bit [31:0] - weight_0[n]
// 0x1000 ~
// 0x17ff : Memory 'weight_1' (288 * 32b)
//          Word n : bit [31:0] - weight_1[n]
// 0x1800 ~
// 0x1fff : Memory 'weight_2' (288 * 32b)
//          Word n : bit [31:0] - weight_2[n]
// 0x2000 ~
// 0x27ff : Memory 'weight_3' (288 * 32b)
//          Word n : bit [31:0] - weight_3[n]
// 0x2800 ~
// 0x2fff : Memory 'weight_4' (288 * 32b)
//          Word n : bit [31:0] - weight_4[n]
// 0x3000 ~
// 0x37ff : Memory 'weight_5' (288 * 32b)
//          Word n : bit [31:0] - weight_5[n]
// 0x3800 ~
// 0x3fff : Memory 'weight_6' (288 * 32b)
//          Word n : bit [31:0] - weight_6[n]
// 0x4000 ~
// 0x47ff : Memory 'weight_7' (288 * 32b)
//          Word n : bit [31:0] - weight_7[n]
// 0x4800 ~
// 0x4fff : Memory 'weight_8' (288 * 32b)
//          Word n : bit [31:0] - weight_8[n]
// 0x5000 ~
// 0x57ff : Memory 'weight_9' (288 * 32b)
//          Word n : bit [31:0] - weight_9[n]
// 0x5800 ~
// 0x5fff : Memory 'weight_10' (288 * 32b)
//          Word n : bit [31:0] - weight_10[n]
// 0x6000 ~
// 0x67ff : Memory 'weight_11' (288 * 32b)
//          Word n : bit [31:0] - weight_11[n]
// 0x6800 ~
// 0x6fff : Memory 'weight_12' (288 * 32b)
//          Word n : bit [31:0] - weight_12[n]
// 0x7000 ~
// 0x77ff : Memory 'weight_13' (288 * 32b)
//          Word n : bit [31:0] - weight_13[n]
// 0x7800 ~
// 0x7fff : Memory 'weight_14' (288 * 32b)
//          Word n : bit [31:0] - weight_14[n]
// 0x8000 ~
// 0x87ff : Memory 'weight_15' (288 * 32b)
//          Word n : bit [31:0] - weight_15[n]
// 0x8800 ~
// 0x8fff : Memory 'weight_16' (288 * 32b)
//          Word n : bit [31:0] - weight_16[n]
// 0x9000 ~
// 0x97ff : Memory 'weight_17' (288 * 32b)
//          Word n : bit [31:0] - weight_17[n]
// 0x9800 ~
// 0x9fff : Memory 'weight_18' (288 * 32b)
//          Word n : bit [31:0] - weight_18[n]
// 0xa000 ~
// 0xa7ff : Memory 'weight_19' (288 * 32b)
//          Word n : bit [31:0] - weight_19[n]
// 0xa800 ~
// 0xafff : Memory 'weight_20' (288 * 32b)
//          Word n : bit [31:0] - weight_20[n]
// 0xb000 ~
// 0xb7ff : Memory 'weight_21' (288 * 32b)
//          Word n : bit [31:0] - weight_21[n]
// 0xb800 ~
// 0xbfff : Memory 'weight_22' (288 * 32b)
//          Word n : bit [31:0] - weight_22[n]
// 0xc000 ~
// 0xc7ff : Memory 'weight_23' (288 * 32b)
//          Word n : bit [31:0] - weight_23[n]
// 0xc800 ~
// 0xcfff : Memory 'weight_24' (288 * 32b)
//          Word n : bit [31:0] - weight_24[n]
// 0xd000 ~
// 0xd0ff : Memory 'bias' (50 * 32b)
//          Word n : bit [31:0] - bias[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCNN_FC_I144_O50_CTRL_ADDR_AP_CTRL        0x0000
#define XCNN_FC_I144_O50_CTRL_ADDR_GIE            0x0004
#define XCNN_FC_I144_O50_CTRL_ADDR_IER            0x0008
#define XCNN_FC_I144_O50_CTRL_ADDR_ISR            0x000c
#define XCNN_FC_I144_O50_CTRL_ADDR_CTRL_DATA      0xd100
#define XCNN_FC_I144_O50_CTRL_BITS_CTRL_DATA      32
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_0_BASE  0x0800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_0_HIGH  0x0fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_0      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_0      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_1_BASE  0x1000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_1_HIGH  0x17ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_1      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_1      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_2_BASE  0x1800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_2_HIGH  0x1fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_2      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_2      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_3_BASE  0x2000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_3_HIGH  0x27ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_3      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_3      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_4_BASE  0x2800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_4_HIGH  0x2fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_4      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_4      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_5_BASE  0x3000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_5_HIGH  0x37ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_5      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_5      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_6_BASE  0x3800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_6_HIGH  0x3fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_6      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_6      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_7_BASE  0x4000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_7_HIGH  0x47ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_7      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_7      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_8_BASE  0x4800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_8_HIGH  0x4fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_8      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_8      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_9_BASE  0x5000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_9_HIGH  0x57ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_9      32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_9      288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_10_BASE 0x5800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_10_HIGH 0x5fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_10     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_10     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_11_BASE 0x6000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_11_HIGH 0x67ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_11     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_11     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_12_BASE 0x6800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_12_HIGH 0x6fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_12     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_12     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_13_BASE 0x7000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_13_HIGH 0x77ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_13     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_13     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_14_BASE 0x7800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_14_HIGH 0x7fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_14     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_14     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_15_BASE 0x8000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_15_HIGH 0x87ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_15     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_15     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_16_BASE 0x8800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_16_HIGH 0x8fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_16     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_16     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_17_BASE 0x9000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_17_HIGH 0x97ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_17     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_17     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_18_BASE 0x9800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_18_HIGH 0x9fff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_18     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_18     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_19_BASE 0xa000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_19_HIGH 0xa7ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_19     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_19     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_20_BASE 0xa800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_20_HIGH 0xafff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_20     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_20     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_21_BASE 0xb000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_21_HIGH 0xb7ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_21     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_21     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_22_BASE 0xb800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_22_HIGH 0xbfff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_22     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_22     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_23_BASE 0xc000
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_23_HIGH 0xc7ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_23     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_23     288
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_24_BASE 0xc800
#define XCNN_FC_I144_O50_CTRL_ADDR_WEIGHT_24_HIGH 0xcfff
#define XCNN_FC_I144_O50_CTRL_WIDTH_WEIGHT_24     32
#define XCNN_FC_I144_O50_CTRL_DEPTH_WEIGHT_24     288
#define XCNN_FC_I144_O50_CTRL_ADDR_BIAS_BASE      0xd000
#define XCNN_FC_I144_O50_CTRL_ADDR_BIAS_HIGH      0xd0ff
#define XCNN_FC_I144_O50_CTRL_WIDTH_BIAS          32
#define XCNN_FC_I144_O50_CTRL_DEPTH_BIAS          50

