Installed VIVADO.
Ran full adder verilog code.
Obtained output.
choice of HDL : Verilog
