{"vcs1":{"timestamp_begin":1679886406.728143361, "rt":0.32, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1679886407.079877134, "rt":0.30, "ut":0.19, "st":0.05}}
{"link":{"timestamp_begin":1679886407.398663593, "rt":0.28, "ut":0.09, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886406.488741730}
{"VCS_COMP_START_TIME": 1679886406.488741730}
{"VCS_COMP_END_TIME": 1679886407.724933659}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336184}}
{"stitch_vcselab": {"peak_mem": 222552}}
