#============================== Hydride File =================================
#
# Part of the Hydride Compiler Infrastructure. 
# <Placeholder for license information> 
#
#=============================================================================
#
# Do NOT modify this file. It is automatically generated. 
#
#=============================================================================




semantcs = {
            "vqshrn_n_s64" : {
              "target_instructions" : {
                "vqshrn_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","0","1","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrun_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","0","0","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrns_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","16","16","0","16","16","0","1","1","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshruns_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","16","16","0","16","16","0","0","1","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrnh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_32","8","8","0","8","8","0","1","1","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrund_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","32","32","0","32","32","0","0","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrunh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_32","8","8","0","8","8","0","0","1","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrun_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","0","0","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrnd_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","32","32","0","32","32","0","1","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrn_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","0","1","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrun_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","0","0","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrn_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","0","1","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshrn_n_s64  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %5.new0 (*  e0.new  %arg4))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %10 (+  %5.new0  %lastidx1))"', '"  (define %12 (extract  %10 %5.new0 a))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg2))"', '"  (define %15 (bvashr  %13.ab0  %1.ab0))"', '"  (define %20.ab0 (bvsaturate  %15 192 %elemsize0 %arg1))"', '"  %20.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmov_n_u16" : {
              "target_instructions" : {
                "vmov_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmov_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmov_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdup_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdup_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdup_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdup_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmov_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmov_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmov_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdup_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdup_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vdupq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmov_n_u16  value %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  value"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vcltzq_s64" : {
              "target_instructions" : {
                "vcltzq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltz_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltzd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltz_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltzq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltz_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltzq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltz_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltzq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcltzq_s64  %arg1.norm %arg0.norm %arg2.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %7.ab0.norm (bvlt %6.ab0.norm %arg2.norm %arg3.norm ))"', '"  (define %14.norm (if (equal? %7.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %14.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vsub_s32" : {
              "target_instructions" : {
                "vsub_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsub_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsub_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsub_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsub_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsub_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsub_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsub_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsub_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %10 (extract  %4 e0.new b))"', '"  (define %15.ab0 (bvsubnw %5 %10 %elemsize0 %arg0 ))"', '"  %15.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmlsl_n_s16" : {
              "target_instructions" : {
                "vqdmlsl_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","1","-1","1","1","2","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_n_s16  %arg9 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg10 )"', '"(define %7 (extract  15 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx1))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg10))"', '"  (define %16 (bvmul  %arg9  %15.ab0))"', '"  (define %17 (bvmul  %16  %8.ab0))"', '"  (define %19.ab0 (bvsaturate  %17 192 %arg8 %arg7))"', '"  (define %21.new0 (*  e0.new  %arg6))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %28 (extract  %26 %21.new0 a))"', '"  (define %29.ab0 (bvsizeext  %28 192 %arg5))"', '"  (define %30.ab0 (bvsizeext  %19.ab0 192 %arg4))"', '"  (define %31.ab0 (bvsubnw %29.ab0 %30.ab0 192 %arg3 ))"', '"  (define %41.ab0 (bvsaturate  %31.ab0 192 %arg1 %arg2))"', '"  %41.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vabal_u32" : {
              "target_instructions" : {
                "vabal_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabal_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabal_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabal_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabal_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabal_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabal_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx2))"', '"  (define %8 (extract  %7 e0.new b))"', '"  (define %9.ab0 (bvsizeext  %8 192 %arg6))"', '"  (define %14 (extract  %7 e0.new c))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %18.ab0 (bvsubnw %9.ab0 %15.ab0 192 %arg4 ))"', '"  (define %19 (integer->bitvector (abs (bitvector->integer %18.ab0)) (bitvector 192)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %20 (extract  %highidx0 %arg3 %19))"', '"  (define %22.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %27 (+  %22.new0  %lastidx0))"', '"  (define %37 (extract  %27 %22.new0 a))"', '"  (define %38.ab0 (bvaddnw %37 %20 %arg0 %arg1 ))"', '"  %38.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
        },
          
            "vabdq_u8" : {
              "target_instructions" : {
                "vabdq_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabd_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdq_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabd_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabd_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabd_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabd_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabd_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdq_u8  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx0))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.ab0 (bvsizeext  %6 192 %arg5))"', '"  (define %12 (extract  %5 e0.new b))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg4))"', '"  (define %15.ab0 (bvsubnw %7.ab0 %13.ab0 192 %arg3 ))"', '"  (define %16 (integer->bitvector (abs (bitvector->integer %15.ab0)) (bitvector 192)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %17 (extract  %highidx0 %arg2 %16))"', '"  (define %27.ab0 (bvaddnw %arg0 %17 %elemsize0 %arg1 ))"', '"  %27.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
        },
          
            "vqrshl_s64" : {
              "target_instructions" : {
                "vqrshl_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshld_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_8","8","8","0","8","8","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshls_s32" : {
                  "args" : ["SYMBOLIC_BV_32","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshl_s64  b.norm %arg13.norm %arg11.norm %arg10.norm %arg8.norm %arg7.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm %arg9.norm %arg12.norm %arg14.norm %arg15.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg15.norm))"', '"  (define %8.norm (bvneg  %7.ab0.norm))"', '"  (define %9.ab0.norm (bvsubnw %8.norm %arg13.norm 192 %arg14.norm ))"', '"  (define %11.ab0.norm (bvgt %9.ab0.norm %arg11.norm %arg12.norm ))"', '"  (define %12.norm (bvshl  %arg10.norm  %9.ab0.norm))"', '"  (define %13.ab0.norm (bvsubnw %arg8.norm %9.ab0.norm 192 %arg9.norm ))"', '"  (define %14.norm (bvlshr  %arg7.norm  %13.ab0.norm))"', '"  (define %15.norm (if (equal? %11.ab0.norm #t) %12.norm %14.norm))"', '"  (define %20.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %21.ab0.norm (bvsizeext  %20.norm 192 %arg6.norm))"', '"  (define %22.ab0.norm (bvaddnw %21.ab0.norm %15.norm 192 %arg5.norm ))"', '"  (define %24.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %25.norm (bvshl  %22.ab0.norm  %7.ab0.norm))"', '"  (define %26.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %27.norm (bvashr  %22.ab0.norm  %26.ab0.norm))"', '"  (define %28.norm (if (equal? %24.ab0.norm #t) %25.norm %27.norm))"', '"  (define %33.ab0.norm (bvsaturate  %28.norm 192 %elemsize0.norm %arg0.norm))"', '"  %33.ab0.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vmull_u8" : {
              "target_instructions" : {
                "vmull_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmull_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmull_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmull_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmull_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmull_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_u8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx2))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.ab0 (bvsizeext  %6 192 %arg4))"', '"  (define %12 (extract  %5 e0.new b))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg3))"', '"  (define %24 (bvmul  %7.ab0  %13.ab0))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %25 (extract  %highidx0 %arg1 %24))"', '"  %25"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vqdmull_high_n_s16" : {
      #         "target_instructions" : {
      #           "vqdmull_high_n_s16" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","1","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmull_high_n_s16  %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %9 (extract  15 0 b))"', '"(define %10.ab0 (bvsizeext  %9 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %12.new0 (/  e0.new  %arg5))"', '"  (define %lastidx1 (-  %arg4  1))"', '"  (define %15 (+  %12.new0  %lastidx1))"', '"  (define %16 (extract  %15 %12.new0 %2))"', '"  (define %17.ab0 (bvsizeext  %16 192 %arg3))"', '"  (define %18 (bvmul  %arg2  %17.ab0))"', '"  (define %19 (bvmul  %18  %10.ab0))"', '"  (define %21.ab0 (bvsaturate  %19 192 %elemsize0 %arg1))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vmovl_s8" : {
              "target_instructions" : {
                "vmovl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmovl_s8  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx2))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.ab0 (bvsizeext  %6 192 %arg3))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %19 (extract  %highidx0 %arg1 %7.ab0))"', '"  %19"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqrdmulhq_n_s32" : {
              "target_instructions" : {
                "vqrdmulhq_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrdmulh_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrdmulhq_n_s32  %arg5 %arg3 %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg4 %arg6 )"', '"(define %6 (extract  31 0 b))"', '"(define %7.ab0 (bvsizeext  %6 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx0))"', '"  (define %13 (extract  %12 e0.new a))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg6))"', '"  (define %15 (bvmul  %arg5  %14.ab0))"', '"  (define %16 (bvmul  %15  %7.ab0))"', '"  (define %17.ab0 (bvaddnw %16 %arg3 192 %arg4 ))"', '"  (define %22 (bvashr  %17.ab0  %arg2))"', '"  (define %23.ab0 (bvsaturate  %22 192 %elemsize0 %arg1))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vmull_high_s32" : {
      #         "target_instructions" : {
      #           "vmull_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmull_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","0","32","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmull_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","8","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmull_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","16","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmull_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","8","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmull_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmull_high_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %8.new0 (/  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %11 (+  %8.new0  %lastidx2))"', '"  (define %12 (extract  %11 %8.new0 %2))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg3))"', '"  (define %18 (extract  %11 %8.new0 %5))"', '"  (define %19.ab0 (bvsizeext  %18 192 %arg1))"', '"  (define %30 (bvmul  %13.ab0  %19.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %31 (extract  %highidx0 %arg0 %30))"', '"  %31"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vqrshlb_u8" : {
              "target_instructions" : {
                "vqrshlb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_8","8","8","0","8","8","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshld_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshl_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_16","16","16","0","16","16","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshls_u32" : {
                  "args" : ["SYMBOLIC_BV_32","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","32","32","0","32","32","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshlq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshlb_u8  b.norm %arg13.norm %arg11.norm %arg10.norm %arg8.norm %arg7.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm %arg9.norm %arg12.norm %arg14.norm %arg15.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg15.norm))"', '"  (define %8.norm (bvneg  %7.ab0.norm))"', '"  (define %9.ab0.norm (bvsubnw %8.norm %arg13.norm 192 %arg14.norm ))"', '"  (define %11.ab0.norm (bvgt %9.ab0.norm %arg11.norm %arg12.norm ))"', '"  (define %12.norm (bvshl  %arg10.norm  %9.ab0.norm))"', '"  (define %13.ab0.norm (bvsubnw %arg8.norm %9.ab0.norm 192 %arg9.norm ))"', '"  (define %14.norm (bvlshr  %arg7.norm  %13.ab0.norm))"', '"  (define %15.norm (if (equal? %11.ab0.norm #t) %12.norm %14.norm))"', '"  (define %20.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %21.ab0.norm (bvsizeext  %20.norm 192 %arg6.norm))"', '"  (define %22.ab0.norm (bvaddnw %21.ab0.norm %15.norm 192 %arg5.norm ))"', '"  (define %24.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %25.norm (bvshl  %22.ab0.norm  %7.ab0.norm))"', '"  (define %26.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %27.norm (bvlshr  %22.ab0.norm  %26.ab0.norm))"', '"  (define %28.norm (if (equal? %24.ab0.norm #t) %25.norm %27.norm))"', '"  (define %33.ab0.norm (bvsaturate  %28.norm 192 %elemsize0.norm %arg0.norm))"', '"  %33.ab0.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vneg_s16" : {
              "target_instructions" : {
                "vneg_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vneg_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vneg_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vnegq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vneg_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vnegq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vnegd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vnegq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vnegq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vneg_s16  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg1))"', '"  (define %7 (bvneg  %6.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %13 (extract  %highidx0 %arg0 %7))"', '"  %13"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vsqaddq_u32" : {
              "target_instructions" : {
                "vsqaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqadds_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","0"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqaddd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqadds_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0","-1","0","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqaddb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1","-1","1","0"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqaddh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","0"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqadd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqaddq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqaddh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0","-1","0","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqadd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqaddb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0","-1","0","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqaddd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsqadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqaddq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuqadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsqaddq_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %7.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %12 (extract  %4 e0.new a))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg2))"', '"  (define %18.ab0 (bvaddnw %7.ab0 %13.ab0 192 %arg1 ))"', '"  (define %19.ab0 (bvsaturate  %18.ab0 192 %elemsize0 %arg0))"', '"  %19.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vcle_s32" : {
              "target_instructions" : {
                "vcle_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcle_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcle_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcled_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcle_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcle_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcled_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcle_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcle_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcle_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcleq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcle_s32  %arg1.norm %arg0.norm a.norm b.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg2.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm b.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %11.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %12.ab0.norm (bvsizeext  %11.norm 192 %arg3.norm))"', '"  (define %13.ab0.norm (bvge %6.ab0.norm %12.ab0.norm %arg2.norm ))"', '"  (define %20.norm (if (equal? %13.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %20.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
      #       "vqdmlsl_high_n_s32" : {
      #         "target_instructions" : {
      #           "vqdmlsl_high_n_s32" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","1","-1","1","1","1","64","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmlsl_high_n_s32  %arg7 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg8 %arg9 %arg10 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  31 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg10))"', '"  (define %lastidx1 (-  %arg9  1))"', '"  (define %16 (+  %13.new0  %lastidx1))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg8))"', '"  (define %19 (bvmul  %arg7  %18.ab0))"', '"  (define %20 (bvmul  %19  %11.ab0))"', '"  (define %22.ab0 (bvsaturate  %20 192 %arg6 %arg5))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %31 (extract  %29 e0.new a))"', '"  (define %32.ab0 (bvsizeext  %31 192 %arg4))"', '"  (define %33.ab0 (bvsizeext  %22.ab0 192 %arg3))"', '"  (define %34.ab0 (bvsubnw %32.ab0 %33.ab0 192 %arg2 ))"', '"  (define %44.ab0 (bvsaturate  %34.ab0 192 %elemsize0 %arg1))"', '"  %44.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vmlal_n_s32" : {
              "target_instructions" : {
                "vmlal_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlal_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_n_s32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %7 (extract  31 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx2))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %18 (bvmul  %15.ab0  %8.ab0))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %19 (extract  %highidx0 %arg4 %18))"', '"  (define %21.new0 (*  e0.new  %arg3))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %36 (extract  %26 %21.new0 a))"', '"  (define %37.ab0 (bvaddnw %36 %19 %arg1 %arg2 ))"', '"  %37.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vuzp1_s32" : {
              "target_instructions" : {
                "vuzp1_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp1q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vuzp1_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define %1 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (*  e0.new  %arg0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %14 (+  %9.new0  %lastidx1))"', '"  (define %15 (extract  %14 %9.new0 %1))"', '"  %15"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vrshrn_n_s64" : {
              "target_instructions" : {
                "vrshrn_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","0","-1","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrn_n_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","0","-1","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrn_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","0","-1","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrn_n_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","0","-1","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrn_n_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","0","-1","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrn_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","0","-1","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshrn_n_s64  %arg6 %arg4 %arg3 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg5 %arg7 %arg8 %arg9 %arg10 %arg11 %arg12 %arg13 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg8))"', '"(define %3.ab0 (bvsubnw %1.ab0 %arg6 192 %arg7 ))"', '"(define %5.ab0 (bvgt %3.ab0 %arg4 %arg5 ))"', '"(define %6 (bvshl  %arg3  %3.ab0))"', '"(define %7.ab0 (bvsubnw %arg1 %3.ab0 192 %arg2 ))"', '"(define %8 (bvlshr  %arg0  %7.ab0))"', '"(define %9 (if (equal? %5.ab0 #t) %6 %8))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %12.new0 (*  e0.new  %arg13))"', '"  (define %lastidx2 (-  %arg12  1))"', '"  (define %17 (+  %12.new0  %lastidx2))"', '"  (define %19 (extract  %17 %12.new0 a))"', '"  (define %20.ab0 (bvsizeext  %19 192 %arg11))"', '"  (define %21.ab0 (bvaddnw %20.ab0 %9 192 %arg10 ))"', '"  (define %22 (bvlshr  %21.ab0  %1.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg9))"', '"  (define %28 (extract  %highidx0 %arg9 %22))"', '"  %28"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vhsubq_u32" : {
              "target_instructions" : {
                "vhsubq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsub_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsubq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsub_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsubq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsubq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsubq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsubq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsub_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsub_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsub_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhsub_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vhsubq_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %13.ab0 (bvsubnw %6.ab0 %12.ab0 192 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %18 (extract  %highidx0 %arg0 %13.ab0))"', '"  %18"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmull_n_s32" : {
              "target_instructions" : {
                "vqdmull_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_n_s32  %arg4 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg5 )"', '"(define %6 (extract  31 0 b))"', '"(define %7.ab0 (bvsizeext  %6 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx1))"', '"  (define %13 (extract  %12 e0.new a))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg5))"', '"  (define %15 (bvmul  %arg4  %14.ab0))"', '"  (define %16 (bvmul  %15  %7.ab0))"', '"  (define %18.ab0 (bvsaturate  %16 192 %arg1 %arg3))"', '"  %18.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vshl_s64" : {
              "target_instructions" : {
                "vshl_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshld_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshl_s64  b.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg6.norm))"', '"  (define %12.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %13.ab0.norm (bvsizeext  %12.norm 192 %arg5.norm))"', '"  (define %16.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %17.norm (bvshl  %13.ab0.norm  %7.ab0.norm))"', '"  (define %18.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %19.norm (bvashr  %13.ab0.norm  %18.ab0.norm))"', '"  (define %20.norm (if (equal? %16.ab0.norm #t) %17.norm %19.norm))"', '"  (define %lastidx1.norm (-  %elemsize0.norm  1))"', '"  (define %highidx0.norm (+  %lastidx1.norm  %arg0.norm))"', '"  (define %26.norm (extract  %highidx0.norm %arg0.norm %20.norm))"', '"  %26.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vshrn_n_u64" : {
              "target_instructions" : {
                "vshrn_n_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","0","0","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrn_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","0","0","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrn_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","0","0","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrn_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","0","0","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrn_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","0","0","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrn_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","0","0","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshrn_n_u64  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %5.new0 (*  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %10 (+  %5.new0  %lastidx2))"', '"  (define %12 (extract  %10 %5.new0 a))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg2))"', '"  (define %15 (bvlshr  %13.ab0  %1.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %21 (extract  %highidx0 %arg1 %15))"', '"  %21"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vrhaddq_s32" : {
              "target_instructions" : {
                "vrhaddq_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhadd_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhaddq_s8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhaddq_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhadd_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhadd_u8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhadd_s8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhadd_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhaddq_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhaddq_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhaddq_u8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrhadd_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrhaddq_s32  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg5))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg4))"', '"  (define %17.ab0 (bvaddnw %6.ab0 %12.ab0 192 %arg3 ))"', '"  (define %18.ab0 (bvaddnw %17.ab0 %arg1 192 %arg2 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %19 (extract  %highidx0 %arg0 %18.ab0))"', '"  %19"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vhadd_u16" : {
              "target_instructions" : {
                "vhadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vhaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vhadd_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %13.ab0 (bvaddnw %6.ab0 %12.ab0 192 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %18 (extract  %highidx0 %arg0 %13.ab0))"', '"  %18"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vqdmlal_high_n_s32" : {
      #         "target_instructions" : {
      #           "vqdmlal_high_n_s32" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","1","-1","1","1","1","64","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmlal_high_n_s32  %arg7 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg8 %arg9 %arg10 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  31 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg10))"', '"  (define %lastidx1 (-  %arg9  1))"', '"  (define %16 (+  %13.new0  %lastidx1))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg8))"', '"  (define %19 (bvmul  %arg7  %18.ab0))"', '"  (define %20 (bvmul  %19  %11.ab0))"', '"  (define %22.ab0 (bvsaturate  %20 192 %arg6 %arg5))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %31 (extract  %29 e0.new a))"', '"  (define %32.ab0 (bvsizeext  %31 192 %arg4))"', '"  (define %33.ab0 (bvsizeext  %22.ab0 192 %arg3))"', '"  (define %34.ab0 (bvaddnw %32.ab0 %33.ab0 192 %arg2 ))"', '"  (define %44.ab0 (bvsaturate  %34.ab0 192 %elemsize0 %arg1))"', '"  %44.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vdotq_u32" : {
              "target_instructions" : {
                "vdotq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","32","8","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vdot_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","32","8","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vdot_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","32","8","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vdotq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","32","8","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vdotq_u32  r a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([e0.new (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (define %lastidx0 (-  %outerlanesize0  1))"', '" (define %120.clone.0 (+  e0.new  %lastidx0))"', '" (define %121.clone.0 (extract  %120.clone.0 e0.new r))"', '" (define result2 %121.clone.0)"', '" (define %29.ext0.red"', '"(apply"', '" bvadd"', '" (for/list ([iterator.0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (+  e0.new  iterator.0.new))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %11.new0 (+  %4.new0  %lastidx2))"', '"  (define %13 (extract  %11.new0 %4.new0 a))"', '"  (define %14.ab0 (bvsizeext  %13 %outerlanesize0 %arg2))"', '"  (define %27 (extract  %11.new0 %4.new0 b))"', '"  (define %28.ab0 (bvsizeext  %27 %outerlanesize0 %arg1))"', '"  (define %29 (bvmul  %14.ab0  %28.ab0))"', '"  %29"', '" )"', '"))"', '" (define %lastidx1 (-  %outerlanesize0  1))"', '" (define %126.clone.4.new1 (+  e0.new  %lastidx1))"', '" (define %29.acc0.ab0 (bvaddnw %29.ext0.red result2 %outerlanesize0 %arg0))"', '" %29.acc0.ab0"', '")"', '")"', '")"', '"result2)"', '""'], 
        },
          
      #       "vmull_high_n_u32" : {
      #         "target_instructions" : {
      #           "vmull_high_n_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","0","0","0","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmull_high_n_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","0","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmull_high_n_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %2 (extract  127 64 a))"', '"(define %9 (extract  31 0 b))"', '"(define %10.ab0 (bvsizeext  %9 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %12.new0 (/  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %15 (+  %12.new0  %lastidx2))"', '"  (define %16 (extract  %15 %12.new0 %2))"', '"  (define %17.ab0 (bvsizeext  %16 192 %arg2))"', '"  (define %20 (bvmul  %17.ab0  %10.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %21 (extract  %highidx0 %arg1 %20))"', '"  %21"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
      #       "vsubw_high_s8" : {
      #         "target_instructions" : {
      #           "vsubw_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","8","2","1"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubw_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","32","2","0"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubw_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","32","2","1"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubw_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","16","2","0"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubw_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","16","2","1"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubw_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","8","2","0"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vsubw_high_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %3 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx0))"', '"  (define %14 (extract  %12 e0.new a))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %16.new0 (/  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %19 (+  %16.new0  %lastidx2))"', '"  (define %20 (extract  %19 %16.new0 %3))"', '"  (define %21.ab0 (bvsizeext  %20 192 %arg2))"', '"  (define %22.ab0 (bvsubnw %15.ab0 %21.ab0 192 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %33 (extract  %highidx0 %arg0 %22.ab0))"', '"  %33"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vqshld_s64" : {
              "target_instructions" : {
                "vqshld_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_8","8","8","0","8","8","1","-1","1","1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshls_s32" : {
                  "args" : ["SYMBOLIC_BV_32","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshld_s64  b.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg6.norm))"', '"  (define %12.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %13.ab0.norm (bvsizeext  %12.norm 192 %arg5.norm))"', '"  (define %16.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %17.norm (bvshl  %13.ab0.norm  %7.ab0.norm))"', '"  (define %18.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %19.norm (bvashr  %13.ab0.norm  %18.ab0.norm))"', '"  (define %20.norm (if (equal? %16.ab0.norm #t) %17.norm %19.norm))"', '"  (define %25.ab0.norm (bvsaturate  %20.norm 192 %elemsize0.norm %arg0.norm))"', '"  %25.ab0.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vrshr_n_u8" : {
              "target_instructions" : {
                "vrshr_n_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshr_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrq_n_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshr_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshr_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrq_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrq_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrd_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrq_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshr_n_u8  %arg9 %arg6 %arg4 %arg3 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg5 %arg7 %arg8 %arg10 %arg11 %arg12 %arg13 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg8))"', '"(define %2.ab0 (bvsubnw %1.ab0 %arg6 192 %arg7 ))"', '"(define %4.ab0 (bvgt %2.ab0 %arg4 %arg5 ))"', '"(define %5 (bvshl  %arg3  %2.ab0))"', '"(define %6.ab0 (bvsubnw %arg1 %2.ab0 192 %arg2 ))"', '"(define %7 (bvlshr  %arg0  %6.ab0))"', '"(define %8 (if (equal? %4.ab0 #t) %5 %7))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %14 (+  e0.new  %lastidx0))"', '"  (define %15 (extract  %14 e0.new a))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg13))"', '"  (define %17.ab0 (bvaddnw %16.ab0 %8 192 %arg12 ))"', '"  (define %18 (bvlshr  %17.ab0  %1.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg11))"', '"  (define %29 (extract  %highidx0 %arg11 %18))"', '"  (define %30.ab0 (bvaddnw %arg9 %29 %elemsize0 %arg10 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vqdmull_high_s32" : {
      #         "target_instructions" : {
      #           "vqdmull_high_s32" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vqdmull_high_s16" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmull_high_s32  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %12 (+  %9.new0  %lastidx1))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg4))"', '"  (define %19 (extract  %12 %9.new0 %5))"', '"  (define %20.ab0 (bvsizeext  %19 192 %arg2))"', '"  (define %21 (bvmul  %arg1  %14.ab0))"', '"  (define %22 (bvmul  %21  %20.ab0))"', '"  (define %24.ab0 (bvsaturate  %22 192 %elemsize0 %arg0))"', '"  %24.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vtst_u16" : {
              "target_instructions" : {
                "vtst_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtst_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtst_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstd_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtst_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtst_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtst_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtst_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtst_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtstd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vtst_u16  %arg1.norm %arg0.norm a.norm b.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %10.norm (extract  %4.norm e0.new.norm b.norm))"', '"  (define %11.norm (bvand  %5.norm  %10.norm))"', '"  (define %12.norm (bvzero  %11.norm))"', '"  (define %13.norm (not  %12.norm))"', '"  (define %20.norm (if (equal? %13.norm #t) %arg0.norm %arg1.norm))"', '"  %20.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vaba_u16" : {
              "target_instructions" : {
                "vaba_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaba_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabaq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaba_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabaq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabaq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaba_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabaq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaba_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabaq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabaq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaba_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaba_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg4))"', '"  (define %11 (extract  %4 e0.new c))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg3))"', '"  (define %14.ab0 (bvsubnw %6.ab0 %12.ab0 192 %arg2 ))"', '"  (define %15 (integer->bitvector (abs (bitvector->integer %14.ab0)) (bitvector 192)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %16 (extract  %highidx0 %arg1 %15))"', '"  (define %25 (extract  %4 e0.new a))"', '"  (define %26.ab0 (bvaddnw %25 %16 %elemsize0 %arg0 ))"', '"  %26.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
        },
          
            "vshl_u32" : {
              "target_instructions" : {
                "vshl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshld_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshlq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshl_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshl_u32  b.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg6.norm))"', '"  (define %12.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %13.ab0.norm (bvsizeext  %12.norm 192 %arg5.norm))"', '"  (define %16.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %17.norm (bvshl  %13.ab0.norm  %7.ab0.norm))"', '"  (define %18.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %19.norm (bvlshr  %13.ab0.norm  %18.ab0.norm))"', '"  (define %20.norm (if (equal? %16.ab0.norm #t) %17.norm %19.norm))"', '"  (define %lastidx1.norm (-  %elemsize0.norm  1))"', '"  (define %highidx0.norm (+  %lastidx1.norm  %arg0.norm))"', '"  (define %26.norm (extract  %highidx0.norm %arg0.norm %20.norm))"', '"  %26.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vqdmullh_s16" : {
              "target_instructions" : {
                "vqdmullh_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","32","2","1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 32,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmull_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","2","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmull_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","2","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulls_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","64","2","1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmullh_s16  %arg3 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx1))"', '"  (define %7 (extract  %6 e0.new a))"', '"  (define %8.ab0 (bvsizeext  %7 192 %arg5))"', '"  (define %13 (extract  %6 e0.new b))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg4))"', '"  (define %15 (bvmul  %arg3  %8.ab0))"', '"  (define %16 (bvmul  %15  %14.ab0))"', '"  (define %18.ab0 (bvsaturate  %16 192 %arg0 %arg2))"', '"  %18.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmlalh_s16" : {
              "target_instructions" : {
                "vqdmlalh_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","32","1","-1","1","1","2","1","32","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 32,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmlal_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","1","-1","1","1","2","1","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmlal_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","1","-1","1","1","2","1","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmlals_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","64","1","-1","1","1","2","1","64","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlalh_s16  %arg8 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg9 %arg10 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx1))"', '"  (define %8 (extract  %7 e0.new b))"', '"  (define %9.ab0 (bvsizeext  %8 192 %arg10))"', '"  (define %14 (extract  %7 e0.new c))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg9))"', '"  (define %16 (bvmul  %arg8  %9.ab0))"', '"  (define %17 (bvmul  %16  %15.ab0))"', '"  (define %19.ab0 (bvsaturate  %17 192 %arg7 %arg6))"', '"  (define %21.new0 (*  e0.new  %arg5))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %28 (extract  %26 %21.new0 a))"', '"  (define %29.ab0 (bvsizeext  %28 192 %arg4))"', '"  (define %30.ab0 (bvsizeext  %19.ab0 192 %arg3))"', '"  (define %31.ab0 (bvaddnw %29.ab0 %30.ab0 192 %arg2 ))"', '"  (define %41.ab0 (bvsaturate  %31.ab0 192 %arg0 %arg1))"', '"  %41.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmulhq_n_s32" : {
              "target_instructions" : {
                "vqdmulhq_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulh_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmulhq_n_s32  %arg3 %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg4 )"', '"(define %4 (extract  31 0 b))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg4))"', '"  (define %13 (bvmul  %arg3  %12.ab0))"', '"  (define %14 (bvmul  %13  %5.ab0))"', '"  (define %20 (bvashr  %14  %arg2))"', '"  (define %21.ab0 (bvsaturate  %20 192 %elemsize0 %arg1))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vsraq_n_u8" : {
              "target_instructions" : {
                "vsraq_n_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsra_n_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsraq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsraq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsraq_n_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsra_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsra_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsraq_n_u8  a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new b))"', '"  (define %8.ab0 (bvsizeext  %7 192 %arg3))"', '"  (define %10 (bvlshr  %8.ab0  %1.ab0))"', '"  (define %19 (extract  %6 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21 (extract  %highidx0 %arg2 %10))"', '"  (define %22.ab0 (bvaddnw %19 %21 %elemsize0 %arg1 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vcgez_s32" : {
              "target_instructions" : {
                "vcgez_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgez_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgez_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgezq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgezq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgezq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgezq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgezd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgez_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcgez_s32  %arg0.norm %arg1.norm %arg2.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %7.ab0.norm (bvge %6.ab0.norm %arg2.norm %arg3.norm ))"', '"  (define %14.norm (if (equal? %7.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %14.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vaddw_u32" : {
              "target_instructions" : {
                "vaddw_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","0","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddw_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","1","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddw_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","1","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddw_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","0","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddw_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","0","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddw_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","1","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddw_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg5))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %9 (+  %4.new0  %lastidx0))"', '"  (define %11 (extract  %9 %4.new0 a))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg4))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %16 (+  e0.new  %lastidx2))"', '"  (define %17 (extract  %16 e0.new b))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg3))"', '"  (define %19.ab0 (bvaddnw %12.ab0 %18.ab0 192 %arg2 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %30 (extract  %highidx0 %arg1 %19.ab0))"', '"  %30"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vsubhn_s16" : {
              "target_instructions" : {
                "vsubhn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubhn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubhn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubhn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubhn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubhn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubhn_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %7.new0 (*  e0.new  %arg3))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %12 (+  %7.new0  %lastidx2))"', '"  (define %14 (extract  %12 %7.new0 a))"', '"  (define %23 (extract  %12 %7.new0 b))"', '"  (define %24.ab0 (bvsubnw %14 %23 %arg2 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %32 (extract  %highidx0 %arg0 %24.ab0))"', '"  %32"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmax_s16" : {
              "target_instructions" : {
                "vmax_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmax_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmax_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmaxq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmaxq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmaxq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmaxq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmax_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmax_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmax_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmaxq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmaxq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmax_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %13.ab0 (bvmax %6.ab0 %12.ab0 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %19 (extract  %highidx0 %arg0 %13.ab0))"', '"  %19"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqsub_u64" : {
              "target_instructions" : {
                "vqsub_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsub_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsub_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubs_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0","-1","0","0"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0","-1","0","0"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsub_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsub_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1","-1","1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0","-1","0","0"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsub_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubs_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsub_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsubq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqsub_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqsub_u64  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %13.ab0 (bvsubnw %6.ab0 %12.ab0 192 %arg1 ))"', '"  (define %18.ab0 (bvsaturate  %13.ab0 192 %elemsize0 %arg0))"', '"  %18.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmlal_s16" : {
              "target_instructions" : {
                "vmlal_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlal_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlal_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlal_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlal_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlal_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_s16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %8 (+  e0.new  %lastidx2))"', '"  (define %9 (extract  %8 e0.new b))"', '"  (define %10.ab0 (bvsizeext  %9 192 %arg5))"', '"  (define %15 (extract  %8 e0.new c))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg4))"', '"  (define %19 (bvmul  %10.ab0  %16.ab0))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %20 (extract  %highidx0 %arg3 %19))"', '"  (define %22.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %27 (+  %22.new0  %lastidx0))"', '"  (define %29 (extract  %27 %22.new0 a))"', '"  (define %30.ab0 (bvaddnw %29 %20 %arg0 %arg1 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmlal_n_s16" : {
              "target_instructions" : {
                "vqdmlal_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","1","-1","1","1","2","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_n_s16  %arg9 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg10 )"', '"(define %7 (extract  15 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx1))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg10))"', '"  (define %16 (bvmul  %arg9  %15.ab0))"', '"  (define %17 (bvmul  %16  %8.ab0))"', '"  (define %19.ab0 (bvsaturate  %17 192 %arg8 %arg7))"', '"  (define %21.new0 (*  e0.new  %arg6))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %28 (extract  %26 %21.new0 a))"', '"  (define %29.ab0 (bvsizeext  %28 192 %arg5))"', '"  (define %30.ab0 (bvsizeext  %19.ab0 192 %arg4))"', '"  (define %31.ab0 (bvaddnw %29.ab0 %30.ab0 192 %arg3 ))"', '"  (define %41.ab0 (bvsaturate  %31.ab0 192 %arg1 %arg2))"', '"  %41.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vabdl_u8" : {
              "target_instructions" : {
                "vabdl_u8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdl_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdl_s8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdl_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdl_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabdl_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdl_u8  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %8 (+  e0.new  %lastidx2))"', '"  (define %9 (extract  %8 e0.new a))"', '"  (define %10.ab0 (bvsizeext  %9 192 %arg7))"', '"  (define %15 (extract  %8 e0.new b))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg6))"', '"  (define %19.ab0 (bvsubnw %10.ab0 %16.ab0 192 %arg5 ))"', '"  (define %20 (integer->bitvector (abs (bitvector->integer %19.ab0)) (bitvector 192)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %21 (extract  %highidx0 %arg4 %20))"', '"  (define %39.ab0 (bvaddnw %arg1 %21 %arg0 %arg2 ))"', '"  %39.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
        },
          
      #       "vaddw_high_s8" : {
      #         "target_instructions" : {
      #           "vaddw_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","8","2","1"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddw_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","32","2","1"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddw_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","16","2","0"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddw_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","16","2","1"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddw_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","8","2","0"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddw_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","32","2","0"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 2,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : 6,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vaddw_high_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %3 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx0))"', '"  (define %14 (extract  %12 e0.new a))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %16.new0 (/  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %19 (+  %16.new0  %lastidx2))"', '"  (define %20 (extract  %19 %16.new0 %3))"', '"  (define %21.ab0 (bvsizeext  %20 192 %arg2))"', '"  (define %22.ab0 (bvaddnw %15.ab0 %21.ab0 192 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %33 (extract  %highidx0 %arg0 %22.ab0))"', '"  %33"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vqdmlsl_s32" : {
              "target_instructions" : {
                "vqdmlsl_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","1","-1","1","1","2","1","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmlslh_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","32","1","-1","1","1","2","1","32","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 32,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmlsls_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","64","1","-1","1","1","2","1","64","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmlsl_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","1","-1","1","1","2","1","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_s32  %arg8 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg9 %arg10 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx1))"', '"  (define %8 (extract  %7 e0.new b))"', '"  (define %9.ab0 (bvsizeext  %8 192 %arg10))"', '"  (define %14 (extract  %7 e0.new c))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg9))"', '"  (define %16 (bvmul  %arg8  %9.ab0))"', '"  (define %17 (bvmul  %16  %15.ab0))"', '"  (define %19.ab0 (bvsaturate  %17 192 %arg7 %arg6))"', '"  (define %21.new0 (*  e0.new  %arg5))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %28 (extract  %26 %21.new0 a))"', '"  (define %29.ab0 (bvsizeext  %28 192 %arg4))"', '"  (define %30.ab0 (bvsizeext  %19.ab0 192 %arg3))"', '"  (define %31.ab0 (bvsubnw %29.ab0 %30.ab0 192 %arg2 ))"', '"  (define %41.ab0 (bvsaturate  %31.ab0 192 %arg0 %arg1))"', '"  %41.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vsra_n_s16" : {
              "target_instructions" : {
                "vsra_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsraq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsrad_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsraq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsra_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsraq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsra_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsra_n_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsraq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsra_n_s16  a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new b))"', '"  (define %8.ab0 (bvsizeext  %7 192 %arg3))"', '"  (define %10 (bvashr  %8.ab0  %1.ab0))"', '"  (define %19 (extract  %6 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21 (extract  %highidx0 %arg2 %10))"', '"  (define %22.ab0 (bvaddnw %19 %21 %elemsize0 %arg1 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vzip2q_s32" : {
              "target_instructions" : {
                "vzip2q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","32","2","2","32","32","2","32","1","16","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","64","1","2","64","64","1","64","1","32","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","16","4","2","16","16","4","16","1","8","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","16","4","2","16","16","4","16","1","8","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","16","2","2","16","16","2","16","1","8","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","16","2","2","16","16","2","16","1","8","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","64","1","2","64","64","1","64","1","32","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","8","8","2","8","8","8","8","1","4","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","32","2","2","32","32","2","32","1","16","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","8","4","2","8","8","4","8","1","4","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","8","4","2","8","8","4","8","1","4","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","8","8","2","8","8","8","8","1","4","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","32","1","2","32","32","1","32","1","16","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip2_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","32","1","2","32","32","1","32","1","16","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vzip2q_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %innerlaneoffset1 %innerlanesize1 %elemsize1 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (concat "', '"  (apply"', '"  concat"', '"  (for/list ([%iterator1.new (reverse (range %innerlaneoffset1 %innerlanesize1 %elemsize1))])"', '"   (define %iterator1.new.div (/  %iterator1.new  %arg9))"', '"   (define %25 (+  %arg5  %iterator1.new.div))"', '"   (define %26 (*  %25  %arg4))"', '"   (define %lastidx3 (-  %elemsize1  1))"', '"   (define %30 (+  %26  %lastidx3))"', '"   (define %31 (extract  %30 %26 b))"', '"   %31"', '"  )"', '"  )"', '"  (apply"', '"  concat"', '"  (for/list ([%iterator0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"   (define %iterator0.new.div (/  %iterator0.new  %arg3))"', '"   (define %10 (+  %arg1  %iterator0.new.div))"', '"   (define %11 (*  %10  %arg0))"', '"   (define %lastidx1 (-  %elemsize0  1))"', '"   (define %15 (+  %11  %lastidx1))"', '"   (define %16 (extract  %15 %11 a))"', '"   %16"', '"  )"', '"  )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmlsl_n_u32" : {
              "target_instructions" : {
                "vmlsl_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsl_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_n_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %7 (extract  31 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx2))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %18 (bvmul  %15.ab0  %8.ab0))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %19 (extract  %highidx0 %arg4 %18))"', '"  (define %21.new0 (*  e0.new  %arg3))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %36 (extract  %26 %21.new0 a))"', '"  (define %37.ab0 (bvsubnw %36 %19 %arg1 %arg2 ))"', '"  %37.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vtrn1_s32" : {
              "target_instructions" : {
                "vtrn1_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","2","2","32","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","2","2","32","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","2","2","16","1","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","2","2","8","1","4"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","2","2","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","2","2","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","2","2","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","2","2","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","2","2","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","2","2","8","1","4"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","2","2","64","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","2","2","16","1","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","2","2","64","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn1q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","2","2","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vtrn1_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %innerlaneoffset1 %innerlanesize1 %elemsize1 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (concat "', '"  (apply"', '"  concat"', '"  (for/list ([%iterator1.new (reverse (range %innerlaneoffset1 %innerlanesize1 %elemsize1))])"', '"   (define %28.new0 (*  %iterator1.new  %arg1))"', '"   (define %lastidx2 (-  %elemsize1  1))"', '"   (define %33 (+  %28.new0  %lastidx2))"', '"   (define %34 (extract  %33 %28.new0 b))"', '"   %34"', '"  )"', '"  )"', '"  (apply"', '"  concat"', '"  (for/list ([%iterator0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"   (define %3.new0 (*  %iterator0.new  %arg0))"', '"   (define %lastidx0 (-  %elemsize0  1))"', '"   (define %8 (+  %3.new0  %lastidx0))"', '"   (define %17 (extract  %8 %3.new0 a))"', '"   %17"', '"  )"', '"  )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmulh_n_s16" : {
              "target_instructions" : {
                "vqdmulh_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulhq_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmulh_n_s16  %arg3 %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg4 )"', '"(define %4 (extract  15 0 b))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg4))"', '"  (define %13 (bvmul  %arg3  %12.ab0))"', '"  (define %14 (bvmul  %13  %5.ab0))"', '"  (define %20 (bvashr  %14  %arg2))"', '"  (define %21.ab0 (bvsaturate  %20 192 %elemsize0 %arg1))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vqdmlsl_high_s16" : {
      #         "target_instructions" : {
      #           "vqdmlsl_high_s16" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1","1","32","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vqdmlsl_high_s32" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","1","1","64","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmlsl_high_s16  %arg6 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg7 %arg8 %arg9 %arg10 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %10.new0 (/  e0.new  %arg10))"', '"  (define %lastidx1 (-  %arg8  1))"', '"  (define %13 (+  %10.new0  %lastidx1))"', '"  (define %14 (extract  %13 %10.new0 %2))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg9))"', '"  (define %20 (extract  %13 %10.new0 %5))"', '"  (define %21.ab0 (bvsizeext  %20 192 %arg7))"', '"  (define %22 (bvmul  %arg6  %15.ab0))"', '"  (define %23 (bvmul  %22  %21.ab0))"', '"  (define %25.ab0 (bvsaturate  %23 192 %arg5 %arg4))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %32 (+  e0.new  %lastidx0))"', '"  (define %34 (extract  %32 e0.new a))"', '"  (define %35.ab0 (bvsizeext  %34 192 %arg3))"', '"  (define %36.ab0 (bvsizeext  %25.ab0 192 %arg2))"', '"  (define %37.ab0 (bvsubnw %35.ab0 %36.ab0 192 %arg1 ))"', '"  (define %47.ab0 (bvsaturate  %37.ab0 192 %elemsize0 %arg0))"', '"  %47.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vqabs_s8" : {
              "target_instructions" : {
                "vqabs_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabsd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabsb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","8","8","0","8","8","1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabsq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabs_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabs_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabss_s32" : {
                  "args" : ["SYMBOLIC_BV_32","32","32","0","32","32","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabsq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabs_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabsq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabsq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqabsh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","16","16","0","16","16","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqabs_s8  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg1))"', '"  (define %7 (integer->bitvector (abs (bitvector->integer %6.ab0)) (bitvector 192)))"', '"  (define %12.ab0 (bvsaturate  %7 192 %elemsize0 %arg0))"', '"  %12.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vcge_s32" : {
              "target_instructions" : {
                "vcge_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcge_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcge_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcge_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcge_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcge_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcged_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcged_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcge_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcge_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgeq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcge_s32  %arg0.norm %arg1.norm a.norm b.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg2.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %11.norm (extract  %4.norm e0.new.norm b.norm))"', '"  (define %12.ab0.norm (bvsizeext  %11.norm 192 %arg3.norm))"', '"  (define %13.ab0.norm (bvge %6.ab0.norm %12.ab0.norm %arg2.norm ))"', '"  (define %20.norm (if (equal? %13.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %20.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vabs_s8" : {
              "target_instructions" : {
                "vabs_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabsq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabs_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabs_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabs_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabsq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabsq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabsq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vabsd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabs_s8  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg1))"', '"  (define %7 (integer->bitvector (abs (bitvector->integer %6.ab0)) (bitvector 192)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %13 (extract  %highidx0 %arg0 %7))"', '"  %13"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmull_n_s16" : {
              "target_instructions" : {
                "vqdmull_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_n_s16  %arg4 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg5 )"', '"(define %6 (extract  15 0 b))"', '"(define %7.ab0 (bvsizeext  %6 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx1))"', '"  (define %13 (extract  %12 e0.new a))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg5))"', '"  (define %15 (bvmul  %arg4  %14.ab0))"', '"  (define %16 (bvmul  %15  %7.ab0))"', '"  (define %18.ab0 (bvsaturate  %16 192 %arg1 %arg3))"', '"  %18.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqshrnh_n_u16" : {
              "target_instructions" : {
                "vqshrnh_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_32","8","8","0","8","8","0","0","0","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrns_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","16","16","0","16","16","0","0","0","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrn_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","0","0","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrnd_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","32","32","0","32","32","0","0","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrn_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","0","0","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshrn_n_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","0","0","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshrnh_n_u16  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %5.new0 (*  e0.new  %arg4))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %10 (+  %5.new0  %lastidx1))"', '"  (define %12 (extract  %10 %5.new0 a))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg2))"', '"  (define %15 (bvlshr  %13.ab0  %1.ab0))"', '"  (define %20.ab0 (bvsaturate  %15 192 %elemsize0 %arg1))"', '"  %20.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vpmin_s32" : {
              "target_instructions" : {
                "vpmin_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","1","32","32","1","16","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpminq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","1","16","16","1","8","1","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpminq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","0","16","16","1","8","0","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpminq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","0","8","8","1","4","0","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmin_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","1","16","16","1","8","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmin_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","0","8","8","1","4","0","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpminq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","0","32","32","1","16","0","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpminq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","1","32","32","1","16","1","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmin_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","0","16","16","1","8","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmin_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","0","32","32","1","16","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpminq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1","1","8","8","1","4","1","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmin_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","1","8","8","1","4","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpmin_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %1 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg9))"', '"  (define %lastidx3 (-  %arg8  1))"', '"  (define %8 (+  %4.new0  %lastidx3))"', '"  (define %9 (extract  %8 %4.new0 %1))"', '"  (define %10.ab0 (bvsizeext  %9 192 %arg7))"', '"  (define %11.new0 (/  e0.new  %arg6))"', '"  (define %12 (+  %11.new0  %arg5))"', '"  (define %13 (*  %12  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %18 (+  %13  %lastidx2))"', '"  (define %19 (extract  %18 %13 %1))"', '"  (define %20.ab0 (bvsizeext  %19 192 %arg2))"', '"  (define %21.ab0 (bvmin %10.ab0 %20.ab0 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %27 (extract  %highidx0 %arg0 %21.ab0))"', '"  %27"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vabdl_high_u16" : {
      #         "target_instructions" : {
      #           "vabdl_high_u16" : {
      #             "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","16","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabdl_high_u32" : {
      #             "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","0","32","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabdl_high_s16" : {
      #             "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabdl_high_s8" : {
      #             "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","8","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabdl_high_s32" : {
      #             "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabdl_high_u8" : {
      #             "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","8","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vabdl_high_u16  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %11.new0 (/  e0.new  %arg7))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %14 (+  %11.new0  %lastidx2))"', '"  (define %15 (extract  %14 %11.new0 %2))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg6))"', '"  (define %21 (extract  %14 %11.new0 %5))"', '"  (define %22.ab0 (bvsizeext  %21 192 %arg4))"', '"  (define %25.ab0 (bvsubnw %16.ab0 %22.ab0 192 %arg3 ))"', '"  (define %26 (integer->bitvector (abs (bitvector->integer %25.ab0)) (bitvector 192)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %27 (extract  %highidx0 %arg2 %26))"', '"  (define %45.ab0 (bvaddnw %arg0 %27 %elemsize0 %arg1 ))"', '"  %45.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
      #   },
          
      #       "vmovl_high_u8" : {
      #         "target_instructions" : {
      #           "vmovl_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","0","8","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 1,
      #             "lanesize_index" : 2,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 5,
      #             "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmovl_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 1,
      #             "lanesize_index" : 2,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 5,
      #             "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmovl_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","0","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 1,
      #             "lanesize_index" : 2,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 5,
      #             "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmovl_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 1,
      #             "lanesize_index" : 2,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 5,
      #             "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmovl_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","0","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 1,
      #             "lanesize_index" : 2,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 5,
      #             "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmovl_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","1","8","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 1,
      #             "lanesize_index" : 2,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 5,
      #             "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmovl_high_u8  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %2 (extract  127 64 a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %5.new0 (/  e0.new  %arg3))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %8 (+  %5.new0  %lastidx2))"', '"  (define %9 (extract  %8 %5.new0 %2))"', '"  (define %10.ab0 (bvsizeext  %9 192 %arg1))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %22 (extract  %highidx0 %arg0 %10.ab0))"', '"  %22"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vqdmlsl_n_s32" : {
              "target_instructions" : {
                "vqdmlsl_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","1","-1","1","1","2","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_n_s32  %arg9 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg10 )"', '"(define %7 (extract  31 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx1))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg10))"', '"  (define %16 (bvmul  %arg9  %15.ab0))"', '"  (define %17 (bvmul  %16  %8.ab0))"', '"  (define %19.ab0 (bvsaturate  %17 192 %arg8 %arg7))"', '"  (define %21.new0 (*  e0.new  %arg6))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %28 (extract  %26 %21.new0 a))"', '"  (define %29.ab0 (bvsizeext  %28 192 %arg5))"', '"  (define %30.ab0 (bvsizeext  %19.ab0 192 %arg4))"', '"  (define %31.ab0 (bvsubnw %29.ab0 %30.ab0 192 %arg3 ))"', '"  (define %41.ab0 (bvsaturate  %31.ab0 192 %arg1 %arg2))"', '"  %41.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqshld_u64" : {
              "target_instructions" : {
                "vqshld_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_16","16","16","0","16","16","0","-1","1","0","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshls_u32" : {
                  "args" : ["SYMBOLIC_BV_32","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","32","32","0","32","32","0","-1","1","0","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_8","8","8","0","8","8","0","-1","1","0","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshl_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshld_u64  b.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg6.norm))"', '"  (define %12.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %13.ab0.norm (bvsizeext  %12.norm 192 %arg5.norm))"', '"  (define %16.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %17.norm (bvshl  %13.ab0.norm  %7.ab0.norm))"', '"  (define %18.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %19.norm (bvlshr  %13.ab0.norm  %18.ab0.norm))"', '"  (define %20.norm (if (equal? %16.ab0.norm #t) %17.norm %19.norm))"', '"  (define %25.ab0.norm (bvsaturate  %20.norm 192 %elemsize0.norm %arg0.norm))"', '"  %25.ab0.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vcgtq_s8" : {
              "target_instructions" : {
                "vcgtq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtd_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgt_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcgtq_s8  %arg1.norm %arg0.norm a.norm b.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg2.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %11.norm (extract  %4.norm e0.new.norm b.norm))"', '"  (define %12.ab0.norm (bvsizeext  %11.norm 192 %arg3.norm))"', '"  (define %13.ab0.norm (bvgt %6.ab0.norm %12.ab0.norm %arg2.norm ))"', '"  (define %20.norm (if (equal? %13.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %20.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vadd_s8" : {
              "target_instructions" : {
                "vadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vadd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vadd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vadd_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %10 (extract  %4 e0.new b))"', '"  (define %15.ab0 (bvaddnw %5 %10 %elemsize0 %arg0 ))"', '"  %15.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vrsubhn_s16" : {
              "target_instructions" : {
                "vrsubhn_s16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsubhn_s32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsubhn_u16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsubhn_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsubhn_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsubhn_u32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsubhn_s16  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (*  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %14 (+  %9.new0  %lastidx2))"', '"  (define %16 (extract  %14 %9.new0 a))"', '"  (define %25 (extract  %14 %9.new0 b))"', '"  (define %26.ab0 (bvsubnw %16 %25 %arg4 %arg3 ))"', '"  (define %27.ab0 (bvaddnw %26.ab0 %arg1 16 %arg2 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %34 (extract  %highidx0 %arg0 %27.ab0))"', '"  %34"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqshlb_n_s8" : {
              "target_instructions" : {
                "vqshlb_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","8","8","0","8","8","0","1","-1","1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshluq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","16","0","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlb_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","8","8","0","8","8","0","0","-1","1","0"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","16","16","0","16","16","0","1","-1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshls_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","32","32","0","32","32","0","1","-1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshluq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","32","0","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshls_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","32","32","0","32","32","0","0","-1","1","0"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshluq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","128","128","0","128","64","0","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlu_n_s8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","8","0","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlud_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","64","0","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlu_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","64","0","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlu_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","32","0","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlub_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","8","8","0","8","8","0","0","-1","1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlus_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","32","32","0","32","32","0","0","-1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshluh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","16","16","0","16","16","0","0","-1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlu_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","16","0","0","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshluq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","8","0","0","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqshlh_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","16","16","0","16","16","0","0","-1","1","0"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshlb_n_s8  a.norm %arg4.norm %arg2.norm n.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg1.norm %arg3.norm %arg5.norm %arg6.norm )"', '"(define %1.ab0.norm (bvsizeext  n.norm 192 %arg0.norm))"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %6.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %7.norm (extract  %6.norm e0.new.norm a.norm))"', '"  (define %8.ab0.norm (bvsizeext  %7.norm 192 %arg6.norm))"', '"  (define %10.ab0.norm (bvgt %1.ab0.norm %arg4.norm %arg5.norm ))"', '"  (define %11.norm (bvshl  %8.ab0.norm  %1.ab0.norm))"', '"  (define %12.ab0.norm (bvsubnw %arg2.norm %1.ab0.norm 192 %arg3.norm ))"', '"  (define %13.norm (bvashr  %8.ab0.norm  %12.ab0.norm))"', '"  (define %14.norm (if (equal? %10.ab0.norm #t) %11.norm %13.norm))"', '"  (define %19.ab0.norm (bvsaturate  %14.norm 192 %elemsize0.norm %arg1.norm))"', '"  %19.ab0.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
      #       "vmlal_high_n_s16" : {
      #         "target_instructions" : {
      #           "vmlal_high_n_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","-1","0","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlal_high_n_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","0","-1","0","0","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmlal_high_n_s16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  15 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %16 (+  %13.new0  %lastidx2))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg3))"', '"  (define %21 (bvmul  %18.ab0  %11.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %22 (extract  %highidx0 %arg2 %21))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %39 (extract  %29 e0.new a))"', '"  (define %40.ab0 (bvaddnw %39 %22 %elemsize0 %arg1 ))"', '"  %40.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
      #       "vsubl_high_s16" : {
      #         "target_instructions" : {
      #           "vsubl_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubl_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","32","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubl_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubl_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","8","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubl_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","16","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vsubl_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","8","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vsubl_high_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %8.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %11 (+  %8.new0  %lastidx2))"', '"  (define %12 (extract  %11 %8.new0 %2))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg4))"', '"  (define %18 (extract  %11 %8.new0 %5))"', '"  (define %19.ab0 (bvsizeext  %18 192 %arg2))"', '"  (define %20.ab0 (bvsubnw %13.ab0 %19.ab0 192 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %31 (extract  %highidx0 %arg0 %20.ab0))"', '"  %31"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vrshlq_u16" : {
              "target_instructions" : {
                "vrshlq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshld_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshlq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshlq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshlq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","-1","0","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshlq_u16  b.norm %arg13.norm %arg11.norm %arg10.norm %arg8.norm %arg7.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm %arg9.norm %arg12.norm %arg14.norm %arg15.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg15.norm))"', '"  (define %8.norm (bvneg  %7.ab0.norm))"', '"  (define %9.ab0.norm (bvsubnw %8.norm %arg13.norm 192 %arg14.norm ))"', '"  (define %11.ab0.norm (bvgt %9.ab0.norm %arg11.norm %arg12.norm ))"', '"  (define %12.norm (bvshl  %arg10.norm  %9.ab0.norm))"', '"  (define %13.ab0.norm (bvsubnw %arg8.norm %9.ab0.norm 192 %arg9.norm ))"', '"  (define %14.norm (bvlshr  %arg7.norm  %13.ab0.norm))"', '"  (define %15.norm (if (equal? %11.ab0.norm #t) %12.norm %14.norm))"', '"  (define %20.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %21.ab0.norm (bvsizeext  %20.norm 192 %arg6.norm))"', '"  (define %22.ab0.norm (bvaddnw %21.ab0.norm %15.norm 192 %arg5.norm ))"', '"  (define %24.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %25.norm (bvshl  %22.ab0.norm  %7.ab0.norm))"', '"  (define %26.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %27.norm (bvlshr  %22.ab0.norm  %26.ab0.norm))"', '"  (define %28.norm (if (equal? %24.ab0.norm #t) %25.norm %27.norm))"', '"  (define %lastidx1.norm (-  %elemsize0.norm  1))"', '"  (define %highidx0.norm (+  %lastidx1.norm  %arg0.norm))"', '"  (define %34.norm (extract  %highidx0.norm %arg0.norm %28.norm))"', '"  %34.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
      #       "vshll_high_n_s32" : {
      #         "target_instructions" : {
      #           "vshll_high_n_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","64","0","0","-1","1","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vshll_high_n_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","32","0","0","-1","1","0","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vshll_high_n_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","16","0","0","-1","1","0","8","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vshll_high_n_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","16","0","0","-1","1","1","8","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vshll_high_n_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","32","0","0","-1","1","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vshll_high_n_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","128","128","0","128","64","0","0","-1","1","0","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vshll_high_n_s32  a.norm %arg4.norm %arg2.norm n.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg1.norm %arg3.norm %arg5.norm %arg6.norm %arg7.norm %arg8.norm )"', '"(define %1.ab0.norm (bvsizeext  n.norm 192 %arg0.norm))"', '"(define %4.norm (extract  127 64 a.norm))"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %7.new0.norm (/  e0.new.norm  %arg8.norm))"', '"  (define %lastidx2.norm (-  %arg7.norm  1))"', '"  (define %10.norm (+  %7.new0.norm  %lastidx2.norm))"', '"  (define %11.norm (extract  %10.norm %7.new0.norm %4.norm))"', '"  (define %12.ab0.norm (bvsizeext  %11.norm 192 %arg6.norm))"', '"  (define %14.ab0.norm (bvgt %1.ab0.norm %arg4.norm %arg5.norm ))"', '"  (define %15.norm (bvshl  %12.ab0.norm  %1.ab0.norm))"', '"  (define %16.ab0.norm (bvsubnw %arg2.norm %1.ab0.norm 192 %arg3.norm ))"', '"  (define %17.norm (bvashr  %12.ab0.norm  %16.ab0.norm))"', '"  (define %18.norm (if (equal? %14.ab0.norm #t) %15.norm %17.norm))"', '"  (define %lastidx1.norm (-  %elemsize0.norm  1))"', '"  (define %highidx0.norm (+  %lastidx1.norm  %arg1.norm))"', '"  (define %29.norm (extract  %highidx0.norm %arg1.norm %18.norm))"', '"  %29.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
      #   },
          
            "vmls_n_s32" : {
              "target_instructions" : {
                "vmls_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmls_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmls_n_s32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg3))"', '"  (define %14 (bvmul  %12.ab0  %5.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %15 (extract  %highidx0 %arg2 %14))"', '"  (define %24 (extract  %10 e0.new a))"', '"  (define %25.ab0 (bvsubnw %24 %15 %elemsize0 %arg1 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vraddhn_s32" : {
              "target_instructions" : {
                "vraddhn_s32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vraddhn_s16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vraddhn_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vraddhn_u32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vraddhn_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vraddhn_u16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vraddhn_s32  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (*  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %14 (+  %9.new0  %lastidx2))"', '"  (define %16 (extract  %14 %9.new0 a))"', '"  (define %25 (extract  %14 %9.new0 b))"', '"  (define %26.ab0 (bvaddnw %16 %25 %arg4 %arg3 ))"', '"  (define %27.ab0 (bvaddnw %26.ab0 %arg1 32 %arg2 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %34 (extract  %highidx0 %arg0 %27.ab0))"', '"  %34"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vcltq_s32" : {
              "target_instructions" : {
                "vcltq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltq_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltq_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltq_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltd_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcltq_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclt_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcltq_s32  %arg0.norm %arg1.norm a.norm b.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg2.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm b.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %11.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %12.ab0.norm (bvsizeext  %11.norm 192 %arg3.norm))"', '"  (define %13.ab0.norm (bvgt %6.ab0.norm %12.ab0.norm %arg2.norm ))"', '"  (define %20.norm (if (equal? %13.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %20.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
      #       "vmlsl_high_n_u32" : {
      #         "target_instructions" : {
      #           "vmlsl_high_n_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","0","-1","0","0","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlsl_high_n_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","-1","0","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmlsl_high_n_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  31 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %16 (+  %13.new0  %lastidx2))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg3))"', '"  (define %21 (bvmul  %18.ab0  %11.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %22 (extract  %highidx0 %arg2 %21))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %39 (extract  %29 e0.new a))"', '"  (define %40.ab0 (bvsubnw %39 %22 %elemsize0 %arg1 ))"', '"  %40.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vrshrq_n_s64" : {
              "target_instructions" : {
                "vrshrq_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrd_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrq_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrq_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshr_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshr_n_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshrq_n_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshr_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshr_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshrq_n_s64  %arg9 %arg6 %arg4 %arg3 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg5 %arg7 %arg8 %arg10 %arg11 %arg12 %arg13 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg8))"', '"(define %2.ab0 (bvsubnw %1.ab0 %arg6 192 %arg7 ))"', '"(define %4.ab0 (bvgt %2.ab0 %arg4 %arg5 ))"', '"(define %5 (bvshl  %arg3  %2.ab0))"', '"(define %6.ab0 (bvsubnw %arg1 %2.ab0 192 %arg2 ))"', '"(define %7 (bvlshr  %arg0  %6.ab0))"', '"(define %8 (if (equal? %4.ab0 #t) %5 %7))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %14 (+  e0.new  %lastidx0))"', '"  (define %15 (extract  %14 e0.new a))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg13))"', '"  (define %17.ab0 (bvaddnw %16.ab0 %8 192 %arg12 ))"', '"  (define %18 (bvashr  %17.ab0  %1.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg11))"', '"  (define %29 (extract  %highidx0 %arg11 %18))"', '"  (define %30.ab0 (bvaddnw %arg9 %29 %elemsize0 %arg10 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmlal_n_s16" : {
              "target_instructions" : {
                "vmlal_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlal_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_n_s16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %7 (extract  15 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx2))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %18 (bvmul  %15.ab0  %8.ab0))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %19 (extract  %highidx0 %arg4 %18))"', '"  (define %21.new0 (*  e0.new  %arg3))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %36 (extract  %26 %21.new0 a))"', '"  (define %37.ab0 (bvaddnw %36 %19 %arg1 %arg2 ))"', '"  %37.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vrshlq_s32" : {
              "target_instructions" : {
                "vrshlq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshld_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshlq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshlq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshlq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrshl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","1","-1","1","-1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 9,
                  "out_vectsize_index" : 9,
                  "lanesize_index" : 10,
                  "in_precision_index" : 13,
                  "out_precision_index" : 13,
                  "arg_permute_map" : [1,-1,-1,-1,-1,-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshlq_s32  b.norm %arg13.norm %arg11.norm %arg10.norm %arg8.norm %arg7.norm %arg3.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg2.norm %arg4.norm %arg5.norm %arg6.norm %arg9.norm %arg12.norm %arg14.norm %arg15.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %5.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %6.norm (extract  %5.norm e0.new.norm b.norm))"', '"  (define %7.ab0.norm (bvsizeext  %6.norm 192 %arg15.norm))"', '"  (define %8.norm (bvneg  %7.ab0.norm))"', '"  (define %9.ab0.norm (bvsubnw %8.norm %arg13.norm 192 %arg14.norm ))"', '"  (define %11.ab0.norm (bvgt %9.ab0.norm %arg11.norm %arg12.norm ))"', '"  (define %12.norm (bvshl  %arg10.norm  %9.ab0.norm))"', '"  (define %13.ab0.norm (bvsubnw %arg8.norm %9.ab0.norm 192 %arg9.norm ))"', '"  (define %14.norm (bvlshr  %arg7.norm  %13.ab0.norm))"', '"  (define %15.norm (if (equal? %11.ab0.norm #t) %12.norm %14.norm))"', '"  (define %20.norm (extract  %5.norm e0.new.norm a.norm))"', '"  (define %21.ab0.norm (bvsizeext  %20.norm 192 %arg6.norm))"', '"  (define %22.ab0.norm (bvaddnw %21.ab0.norm %15.norm 192 %arg5.norm ))"', '"  (define %24.ab0.norm (bvgt %7.ab0.norm %arg3.norm %arg4.norm ))"', '"  (define %25.norm (bvshl  %22.ab0.norm  %7.ab0.norm))"', '"  (define %26.ab0.norm (bvsubnw %arg1.norm %7.ab0.norm 192 %arg2.norm ))"', '"  (define %27.norm (bvashr  %22.ab0.norm  %26.ab0.norm))"', '"  (define %28.norm (if (equal? %24.ab0.norm #t) %25.norm %27.norm))"', '"  (define %lastidx1.norm (-  %elemsize0.norm  1))"', '"  (define %highidx0.norm (+  %lastidx1.norm  %arg0.norm))"', '"  (define %34.norm (extract  %highidx0.norm %arg0.norm %28.norm))"', '"  %34.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vminq_u8" : {
              "target_instructions" : {
                "vminq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vminq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmin_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmin_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmin_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vminq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmin_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vminq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vminq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmin_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmin_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vminq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vminq_u8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %13.ab0 (bvmin %6.ab0 %12.ab0 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %19 (extract  %highidx0 %arg0 %13.ab0))"', '"  %19"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vuzp2_u16" : {
              "target_instructions" : {
                "vuzp2_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","32","1","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","8","1","4"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","8","1","4"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","32","1","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","16","1","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","64","1","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","16","1","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vuzp2q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","64","1","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vuzp2_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define %1 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %7.new0 (/  e0.new  %arg2))"', '"  (define %8 (+  %7.new0  %arg1))"', '"  (define %9 (*  %8  %arg0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %14 (+  %9  %lastidx1))"', '"  (define %15 (extract  %14 %9 %1))"', '"  %15"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vceqz_s64" : {
              "target_instructions" : {
                "vceqz_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqz_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzd_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_u8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqz_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqz_s8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqz_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqz_u8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqz_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzq_s8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqz_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqzd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vceqz_s64  %arg2.norm %arg0.norm %arg1.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg3.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg3.norm))"', '"  (define %7.norm (bveq  %6.ab0.norm  %arg2.norm))"', '"  (define %14.norm (if (equal? %7.norm #t) %arg0.norm %arg1.norm))"', '"  %14.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vmla_n_s32" : {
              "target_instructions" : {
                "vmla_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmla_n_s32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg3))"', '"  (define %14 (bvmul  %12.ab0  %5.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %15 (extract  %highidx0 %arg2 %14))"', '"  (define %24 (extract  %10 e0.new a))"', '"  (define %25.ab0 (bvaddnw %24 %15 %elemsize0 %arg1 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmla_u16" : {
              "target_instructions" : {
                "vmla_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmla_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %10 (extract  %4 e0.new c))"', '"  (define %12.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %13.ab0 (bvsizeext  %10 192 %arg2))"', '"  (define %14 (bvmul  %12.ab0  %13.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %15 (extract  %highidx0 %arg1 %14))"', '"  (define %24 (extract  %4 e0.new a))"', '"  (define %25.ab0 (bvaddnw %24 %15 %elemsize0 %arg0 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vshll_n_u8" : {
              "target_instructions" : {
                "vshll_n_u8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","8","0","16","0","2","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshll_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","16","0","32","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshll_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","32","0","64","0","2","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshll_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","32","0","64","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshll_n_s8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","8","0","16","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshll_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_32","64","64","0","64","16","0","32","0","2","-1","1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshll_n_u8  a.norm %arg6.norm %arg4.norm n.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg0.norm %arg1.norm %arg2.norm %arg3.norm %arg5.norm %arg7.norm %arg8.norm )"', '"(define %1.ab0.norm (bvsizeext  n.norm 192 %arg0.norm))"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx2.norm (-  %elemsize0.norm  1))"', '"  (define %7.norm (+  e0.new.norm  %lastidx2.norm))"', '"  (define %8.norm (extract  %7.norm e0.new.norm a.norm))"', '"  (define %9.ab0.norm (bvsizeext  %8.norm 192 %arg8.norm))"', '"  (define %11.ab0.norm (bvgt %1.ab0.norm %arg6.norm %arg7.norm ))"', '"  (define %12.norm (bvshl  %9.ab0.norm  %1.ab0.norm))"', '"  (define %13.ab0.norm (bvsubnw %arg4.norm %1.ab0.norm 192 %arg5.norm ))"', '"  (define %14.norm (bvlshr  %9.ab0.norm  %13.ab0.norm))"', '"  (define %15.norm (if (equal? %11.ab0.norm #t) %12.norm %14.norm))"', '"  (define %lastidx1.norm (-  %arg1.norm  1))"', '"  (define %highidx0.norm (+  %lastidx1.norm  %arg2.norm))"', '"  (define %26.norm (extract  %highidx0.norm %arg2.norm %15.norm))"', '"  %26.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vtrn2_s32" : {
              "target_instructions" : {
                "vtrn2_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","32","1","16","2","32","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","8","1","4","2","8","1","4"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","32","1","16","2","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","16","1","8","2","16","1","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","64","1","32","2","64","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","8","1","4","2","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","64","1","32","2","64","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","16","1","8","2","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","16","1","8","2","16","1","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","16","1","8","2","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","8","1","4","2","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","32","1","16","2","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","8","1","4","2","8","1","4"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vtrn2_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","32","1","16","2","32","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vtrn2_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %innerlaneoffset1 %innerlanesize1 %elemsize1 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (concat "', '"  (apply"', '"  concat"', '"  (for/list ([%iterator1.new (reverse (range %innerlaneoffset1 %innerlanesize1 %elemsize1))])"', '"   (define %18.new0 (/  %iterator1.new  %arg6))"', '"   (define %19 (+  %18.new0  %arg5))"', '"   (define %20 (*  %19  %arg4))"', '"   (define %lastidx2 (-  %elemsize1  1))"', '"   (define %25 (+  %20  %lastidx2))"', '"   (define %34 (extract  %25 %20 b))"', '"   %34"', '"  )"', '"  )"', '"  (apply"', '"  concat"', '"  (for/list ([%iterator0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"   (define %9.new0 (/  %iterator0.new  %arg2))"', '"   (define %10 (+  %9.new0  %arg1))"', '"   (define %11 (*  %10  %arg0))"', '"   (define %lastidx1 (-  %elemsize0  1))"', '"   (define %16 (+  %11  %lastidx1))"', '"   (define %17 (extract  %16 %11 a))"', '"   %17"', '"  )"', '"  )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqdmlal_n_s32" : {
              "target_instructions" : {
                "vqdmlal_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","1","-1","1","1","2","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_n_s32  %arg9 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg10 )"', '"(define %7 (extract  31 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx1))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg10))"', '"  (define %16 (bvmul  %arg9  %15.ab0))"', '"  (define %17 (bvmul  %16  %8.ab0))"', '"  (define %19.ab0 (bvsaturate  %17 192 %arg8 %arg7))"', '"  (define %21.new0 (*  e0.new  %arg6))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %28 (extract  %26 %21.new0 a))"', '"  (define %29.ab0 (bvsizeext  %28 192 %arg5))"', '"  (define %30.ab0 (bvsizeext  %19.ab0 192 %arg4))"', '"  (define %31.ab0 (bvaddnw %29.ab0 %30.ab0 192 %arg3 ))"', '"  (define %41.ab0 (bvsaturate  %31.ab0 192 %arg1 %arg2))"', '"  %41.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmull_n_u16" : {
              "target_instructions" : {
                "vmull_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmull_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_n_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %6 (extract  15 0 b))"', '"(define %7.ab0 (bvsizeext  %6 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx2))"', '"  (define %13 (extract  %12 e0.new a))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg4))"', '"  (define %17 (bvmul  %14.ab0  %7.ab0))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %18 (extract  %highidx0 %arg3 %17))"', '"  %18"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmulq_n_u32" : {
              "target_instructions" : {
                "vmulq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmulq_n_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define %4 (extract  31 0 b))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %14 (bvmul  %12.ab0  %5.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %15 (extract  %highidx0 %arg1 %14))"', '"  %15"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vaddhn_s64" : {
              "target_instructions" : {
                "vaddhn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddhn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddhn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddhn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddhn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddhn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddhn_s64  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %7.new0 (*  e0.new  %arg3))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %12 (+  %7.new0  %lastidx2))"', '"  (define %14 (extract  %12 %7.new0 a))"', '"  (define %23 (extract  %12 %7.new0 b))"', '"  (define %24.ab0 (bvaddnw %14 %23 %arg2 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %32 (extract  %highidx0 %arg0 %24.ab0))"', '"  %32"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vpadal_u16" : {
              "target_instructions" : {
                "vpadal_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","0","16","1","8","0","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadalq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","0","32","1","16","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadal_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","1","8","1","4","1","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadal_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","1","32","1","16","1","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadal_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","1","16","1","8","1","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadalq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","0","8","1","4","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadalq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","1","16","1","8","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadal_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","0","32","1","16","0","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadalq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","0","16","1","8","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadal_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","0","8","1","4","0","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadalq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","1","8","1","4","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpadalq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","1","32","1","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpadal_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg9))"', '"  (define %lastidx3 (-  %elemsize0  1))"', '"  (define %9 (+  %4.new0  %lastidx3))"', '"  (define %10 (extract  %9 %4.new0 b))"', '"  (define %11.ab0 (bvsizeext  %10 192 %arg8))"', '"  (define %12.new0 (/  e0.new  %arg7))"', '"  (define %13 (+  %12.new0  %arg6))"', '"  (define %14 (*  %13  %arg5))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %19 (+  %14  %lastidx2))"', '"  (define %20 (extract  %19 %14 b))"', '"  (define %21.ab0 (bvsizeext  %20 192 %arg4))"', '"  (define %24.ab0 (bvaddnw %11.ab0 %21.ab0 192 %arg3 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %25 (extract  %highidx0 %arg2 %24.ab0))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %32 (+  %4.new0  %lastidx0))"', '"  (define %42 (extract  %32 %4.new0 a))"', '"  (define %43.ab0 (bvaddnw %42 %25 %arg0 %arg1 ))"', '"  %43.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
        },
          
      #       "vabal_high_s8" : {
      #         "target_instructions" : {
      #           "vabal_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","8","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabal_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabal_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","0","32","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabal_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabal_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","8","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vabal_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","16","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vabal_high_s8  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %10.new0 (/  e0.new  %arg6))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %13 (+  %10.new0  %lastidx2))"', '"  (define %14 (extract  %13 %10.new0 %2))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %20 (extract  %13 %10.new0 %5))"', '"  (define %21.ab0 (bvsizeext  %20 192 %arg3))"', '"  (define %24.ab0 (bvsubnw %15.ab0 %21.ab0 192 %arg2 ))"', '"  (define %25 (integer->bitvector (abs (bitvector->integer %24.ab0)) (bitvector 192)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %26 (extract  %highidx0 %arg1 %25))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %33 (+  e0.new  %lastidx0))"', '"  (define %43 (extract  %33 e0.new a))"', '"  (define %44.ab0 (bvaddnw %43 %26 %elemsize0 %arg0 ))"', '"  %44.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
      #   },
          
      #       "vmull_high_n_u16" : {
      #         "target_instructions" : {
      #           "vmull_high_n_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","0","0","0","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmull_high_n_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","0","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmull_high_n_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %2 (extract  127 64 a))"', '"(define %9 (extract  15 0 b))"', '"(define %10.ab0 (bvsizeext  %9 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %12.new0 (/  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %15 (+  %12.new0  %lastidx2))"', '"  (define %16 (extract  %15 %12.new0 %2))"', '"  (define %17.ab0 (bvsizeext  %16 192 %arg2))"', '"  (define %20 (bvmul  %17.ab0  %10.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %21 (extract  %highidx0 %arg1 %20))"', '"  %21"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vqadd_s16" : {
              "target_instructions" : {
                "vqadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0","-1","0","0"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1","-1","1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadds_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0","-1","0","0"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadds_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0","-1","0","0"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqadd_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %13.ab0 (bvaddnw %6.ab0 %12.ab0 192 %arg1 ))"', '"  (define %18.ab0 (bvsaturate  %13.ab0 192 %elemsize0 %arg0))"', '"  %18.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vceqq_u8" : {
              "target_instructions" : {
                "vceqq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_s8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_s32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_u16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_u64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_u8" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_u32" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceqq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vceq_s16" : {
                  "args" : ["SYMBOLIC_BV_64","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,-1,-1,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vceqq_u8  a.norm %arg1.norm %arg0.norm b.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %10.norm (extract  %4.norm e0.new.norm b.norm))"', '"  (define %11.norm (bveq  %5.norm  %10.norm))"', '"  (define %18.norm (if (equal? %11.norm #t) %arg0.norm %arg1.norm))"', '"  %18.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vzip1q_u64" : {
              "target_instructions" : {
                "vzip1q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","2","64","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","2","8","1","4"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","2","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","2","16","1","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","0","32","8","2","8","1","4"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","2","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","2","32","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","2","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","0","64","64","2","64","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","0","32","16","2","16","1","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","0","64","32","2","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","0","64","16","2","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","0","32","32","2","32","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vzip1q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","0","64","8","2","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vzip1q_u64  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %innerlaneoffset1 %innerlanesize1 %elemsize1 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (concat "', '"  (apply"', '"  concat"', '"  (for/list ([%iterator1.new (reverse (range %innerlaneoffset1 %innerlanesize1 %elemsize1))])"', '"   (define %lastidx3 (-  %elemsize1  1))"', '"   (define %30 (+  %iterator1.new  %lastidx3))"', '"   (define %31 (extract  %30 %iterator1.new b))"', '"   %31"', '"  )"', '"  )"', '"  (apply"', '"  concat"', '"  (for/list ([%iterator0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"   (define %lastidx1 (-  %elemsize0  1))"', '"   (define %15 (+  %iterator0.new  %lastidx1))"', '"   (define %16 (extract  %15 %iterator0.new a))"', '"   %16"', '"  )"', '"  )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmlaq_n_s16" : {
              "target_instructions" : {
                "vmlaq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlaq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmla_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlaq_n_s16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg3))"', '"  (define %14 (bvmul  %12.ab0  %5.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %15 (extract  %highidx0 %arg2 %14))"', '"  (define %24 (extract  %10 e0.new a))"', '"  (define %25.ab0 (bvaddnw %24 %15 %elemsize0 %arg1 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqrdmulhq_n_s16" : {
              "target_instructions" : {
                "vqrdmulhq_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","1","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrdmulh_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrdmulhq_n_s16  %arg5 %arg3 %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg4 %arg6 )"', '"(define %6 (extract  15 0 b))"', '"(define %7.ab0 (bvsizeext  %6 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx0))"', '"  (define %13 (extract  %12 e0.new a))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg6))"', '"  (define %15 (bvmul  %arg5  %14.ab0))"', '"  (define %16 (bvmul  %15  %7.ab0))"', '"  (define %17.ab0 (bvaddnw %16 %arg3 192 %arg4 ))"', '"  (define %22 (bvashr  %17.ab0  %arg2))"', '"  (define %23.ab0 (bvsaturate  %22 192 %elemsize0 %arg1))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqrshrn_n_s16" : {
              "target_instructions" : {
                "vqrshrn_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","1","-1","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrn_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","1","-1","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrun_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","0","-1","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrunh_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_16","SYMBOLIC_BV_32","8","8","0","8","8","-1","1","-1","0","0","-1","1","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrun_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","0","-1","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrnh_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_16","SYMBOLIC_BV_32","8","8","0","8","8","-1","1","-1","0","1","-1","1","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshruns_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","16","16","0","16","16","-1","1","-1","0","0","-1","1","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrn_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","1","-1","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrun_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","0","-1","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrnd_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","32","32","0","32","32","-1","1","-1","0","1","-1","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrns_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","16","16","0","16","16","-1","1","-1","0","1","-1","1","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrund_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","32","32","0","32","32","-1","1","-1","0","0","-1","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshrn_n_s16  %arg6 %arg4 %arg3 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg5 %arg7 %arg8 %arg9 %arg10 %arg11 %arg12 %arg13 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg8))"', '"(define %3.ab0 (bvsubnw %1.ab0 %arg6 192 %arg7 ))"', '"(define %5.ab0 (bvgt %3.ab0 %arg4 %arg5 ))"', '"(define %6 (bvshl  %arg3  %3.ab0))"', '"(define %7.ab0 (bvsubnw %arg1 %3.ab0 192 %arg2 ))"', '"(define %8 (bvlshr  %arg0  %7.ab0))"', '"(define %9 (if (equal? %5.ab0 #t) %6 %8))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %12.new0 (*  e0.new  %arg13))"', '"  (define %lastidx1 (-  %arg12  1))"', '"  (define %17 (+  %12.new0  %lastidx1))"', '"  (define %19 (extract  %17 %12.new0 a))"', '"  (define %20.ab0 (bvsizeext  %19 192 %arg11))"', '"  (define %21.ab0 (bvaddnw %20.ab0 %9 192 %arg10 ))"', '"  (define %22 (bvashr  %21.ab0  %1.ab0))"', '"  (define %27.ab0 (bvsaturate  %22 192 %elemsize0 %arg9))"', '"  %27.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vshr_n_s64" : {
              "target_instructions" : {
                "vshr_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshr_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrd_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshr_n_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","0","-1","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshr_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","0","-1","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshr_n_s64  %arg1 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new a))"', '"  (define %9.ab0 (bvsizeext  %8 192 %arg4))"', '"  (define %11 (bvashr  %9.ab0  %1.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %22 (extract  %highidx0 %arg3 %11))"', '"  (define %23.ab0 (bvaddnw %arg1 %22 %elemsize0 %arg2 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vrsra_n_s64" : {
              "target_instructions" : {
                "vrsra_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsra_n_s8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_s8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsra_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsrad_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsra_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","1","-1","0","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsra_n_s64  %arg6 %arg4 %arg3 %arg1 %arg0 a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg5 %arg7 %arg8 %arg9 %arg10 %arg11 %arg12 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg8))"', '"(define %2.ab0 (bvsubnw %1.ab0 %arg6 192 %arg7 ))"', '"(define %4.ab0 (bvgt %2.ab0 %arg4 %arg5 ))"', '"(define %5 (bvshl  %arg3  %2.ab0))"', '"(define %6.ab0 (bvsubnw %arg1 %2.ab0 192 %arg2 ))"', '"(define %7 (bvlshr  %arg0  %6.ab0))"', '"(define %8 (if (equal? %4.ab0 #t) %5 %7))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx0))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg12))"', '"  (define %16.ab0 (bvaddnw %15.ab0 %8 192 %arg11 ))"', '"  (define %17 (bvashr  %16.ab0  %1.ab0))"', '"  (define %26 (extract  %13 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg10))"', '"  (define %28 (extract  %highidx0 %arg10 %17))"', '"  (define %29.ab0 (bvaddnw %26 %28 %elemsize0 %arg9 ))"', '"  %29.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmovn_s64" : {
              "target_instructions" : {
                "vmovn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmovn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmovn_s64  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %17.new.high.idx0 (+  %4.new0  %lastidx1))"', '"  (define %110.new (extract  %17.new.high.idx0 %4.new0 a))"', '"  %110.new"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vclez_s16" : {
              "target_instructions" : {
                "vclez_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclezq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclezq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclezq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclez_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclezq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclezd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclez_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vclez_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vclez_s16  %arg0.norm %arg1.norm %arg2.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %7.ab0.norm (bvle %6.ab0.norm %arg2.norm %arg3.norm ))"', '"  (define %14.norm (if (equal? %7.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %14.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
      #       "vmlsl_high_s8" : {
      #         "target_instructions" : {
      #           "vmlsl_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","1","8","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlsl_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","0","32","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlsl_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","8","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlsl_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","16","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlsl_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlsl_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmlsl_high_s8  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %11.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %14 (+  %11.new0  %lastidx2))"', '"  (define %15 (extract  %14 %11.new0 %2))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg4))"', '"  (define %21 (extract  %14 %11.new0 %5))"', '"  (define %22.ab0 (bvsizeext  %21 192 %arg2))"', '"  (define %25 (bvmul  %16.ab0  %22.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %26 (extract  %highidx0 %arg1 %25))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %33 (+  e0.new  %lastidx0))"', '"  (define %35 (extract  %33 e0.new a))"', '"  (define %36.ab0 (bvsubnw %35 %26 %elemsize0 %arg0 ))"', '"  %36.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vmlsl_n_u16" : {
              "target_instructions" : {
                "vmlsl_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsl_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %7 (extract  15 0 c))"', '"(define %8.ab0 (bvsizeext  %7 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx2))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg5))"', '"  (define %18 (bvmul  %15.ab0  %8.ab0))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %19 (extract  %highidx0 %arg4 %18))"', '"  (define %21.new0 (*  e0.new  %arg3))"', '"  (define %lastidx0 (-  %arg1  1))"', '"  (define %26 (+  %21.new0  %lastidx0))"', '"  (define %36 (extract  %26 %21.new0 a))"', '"  (define %37.ab0 (bvsubnw %36 %19 %arg1 %arg2 ))"', '"  %37.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vaddl_s16" : {
              "target_instructions" : {
                "vaddl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vaddl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddl_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx2))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.ab0 (bvsizeext  %6 192 %arg5))"', '"  (define %12 (extract  %5 e0.new b))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg4))"', '"  (define %14.ab0 (bvaddnw %7.ab0 %13.ab0 192 %arg3 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %25 (extract  %highidx0 %arg1 %14.ab0))"', '"  %25"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vaddl_high_s32" : {
      #         "target_instructions" : {
      #           "vaddl_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddl_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","8","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddl_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddl_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","8","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddl_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","32","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vaddl_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","16","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 2,
      #             "lanesize_index" : 3,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 6,
      #             "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vaddl_high_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %8.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %11 (+  %8.new0  %lastidx2))"', '"  (define %12 (extract  %11 %8.new0 %2))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg4))"', '"  (define %18 (extract  %11 %8.new0 %5))"', '"  (define %19.ab0 (bvsizeext  %18 192 %arg2))"', '"  (define %20.ab0 (bvaddnw %13.ab0 %19.ab0 192 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %31 (extract  %highidx0 %arg0 %20.ab0))"', '"  %31"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vpmax_s16" : {
              "target_instructions" : {
                "vpmax_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","1","16","16","1","8","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmax_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","0","32","32","1","16","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmax_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","1","32","32","1","16","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmaxq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","0","8","8","1","4","0","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmaxq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","0","32","32","1","16","0","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmax_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","1","8","8","1","4","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmax_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","0","16","16","1","8","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmax_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","0","8","8","1","4","0","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmaxq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","1","32","32","1","16","1","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmaxq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","1","16","16","1","8","1","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmaxq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","0","16","16","1","8","0","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpmaxq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1","1","8","8","1","4","1","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 15,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpmax_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %1 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg9))"', '"  (define %lastidx3 (-  %arg8  1))"', '"  (define %8 (+  %4.new0  %lastidx3))"', '"  (define %9 (extract  %8 %4.new0 %1))"', '"  (define %10.ab0 (bvsizeext  %9 192 %arg7))"', '"  (define %11.new0 (/  e0.new  %arg6))"', '"  (define %12 (+  %11.new0  %arg5))"', '"  (define %13 (*  %12  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %18 (+  %13  %lastidx2))"', '"  (define %19 (extract  %18 %13 %1))"', '"  (define %20.ab0 (bvsizeext  %19 192 %arg2))"', '"  (define %21.ab0 (bvmax %10.ab0 %20.ab0 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %27 (extract  %highidx0 %arg0 %21.ab0))"', '"  %27"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vshr_n_u8" : {
              "target_instructions" : {
                "vshr_n_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsra_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsrad_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrd_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshr_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshr_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshrq_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vshr_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshr_n_u8  %arg1 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new a))"', '"  (define %9.ab0 (bvsizeext  %8 192 %arg4))"', '"  (define %11 (bvlshr  %9.ab0  %1.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %22 (extract  %highidx0 %arg3 %11))"', '"  (define %23.ab0 (bvaddnw %arg1 %22 %elemsize0 %arg2 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmls_n_u16" : {
              "target_instructions" : {
                "vmls_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmls_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmls_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg3))"', '"  (define %14 (bvmul  %12.ab0  %5.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %15 (extract  %highidx0 %arg2 %14))"', '"  (define %24 (extract  %10 e0.new a))"', '"  (define %25.ab0 (bvsubnw %24 %15 %elemsize0 %arg1 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmulq_n_s16" : {
              "target_instructions" : {
                "vmulq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmulq_n_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define %4 (extract  15 0 b))"', '"(define %5.ab0 (bvsizeext  %4 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg2))"', '"  (define %14 (bvmul  %12.ab0  %5.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %15 (extract  %highidx0 %arg1 %14))"', '"  %15"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vqdmlal_high_s16" : {
      #         "target_instructions" : {
      #           "vqdmlal_high_s16" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1","1","32","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vqdmlal_high_s32" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","1","1","64","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmlal_high_s16  %arg6 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg7 %arg8 %arg9 %arg10 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %10.new0 (/  e0.new  %arg10))"', '"  (define %lastidx1 (-  %arg8  1))"', '"  (define %13 (+  %10.new0  %lastidx1))"', '"  (define %14 (extract  %13 %10.new0 %2))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg9))"', '"  (define %20 (extract  %13 %10.new0 %5))"', '"  (define %21.ab0 (bvsizeext  %20 192 %arg7))"', '"  (define %22 (bvmul  %arg6  %15.ab0))"', '"  (define %23 (bvmul  %22  %21.ab0))"', '"  (define %25.ab0 (bvsaturate  %23 192 %arg5 %arg4))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %32 (+  e0.new  %lastidx0))"', '"  (define %34 (extract  %32 e0.new a))"', '"  (define %35.ab0 (bvsizeext  %34 192 %arg3))"', '"  (define %36.ab0 (bvsizeext  %25.ab0 192 %arg2))"', '"  (define %37.ab0 (bvaddnw %35.ab0 %36.ab0 192 %arg1 ))"', '"  (define %47.ab0 (bvsaturate  %37.ab0 192 %elemsize0 %arg0))"', '"  %47.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
      #       "vmlsl_high_n_u16" : {
      #         "target_instructions" : {
      #           "vmlsl_high_n_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","0","-1","0","0","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlsl_high_n_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","-1","0","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmlsl_high_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  15 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %16 (+  %13.new0  %lastidx2))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg3))"', '"  (define %21 (bvmul  %18.ab0  %11.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %22 (extract  %highidx0 %arg2 %21))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %39 (extract  %29 e0.new a))"', '"  (define %40.ab0 (bvsubnw %39 %22 %elemsize0 %arg1 ))"', '"  %40.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
      #       "vmlal_high_n_u32" : {
      #         "target_instructions" : {
      #           "vmlal_high_n_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","0","-1","0","0","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlal_high_n_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","-1","0","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmlal_high_n_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  31 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %16 (+  %13.new0  %lastidx2))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg3))"', '"  (define %21 (bvmul  %18.ab0  %11.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %22 (extract  %highidx0 %arg2 %21))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %39 (extract  %29 e0.new a))"', '"  (define %40.ab0 (bvaddnw %39 %22 %elemsize0 %arg1 ))"', '"  %40.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
      #       "vqdmlsl_high_n_s16" : {
      #         "target_instructions" : {
      #           "vqdmlsl_high_n_s16" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","1","-1","1","1","1","32","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmlsl_high_n_s16  %arg7 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg8 %arg9 %arg10 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  15 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg10))"', '"  (define %lastidx1 (-  %arg9  1))"', '"  (define %16 (+  %13.new0  %lastidx1))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg8))"', '"  (define %19 (bvmul  %arg7  %18.ab0))"', '"  (define %20 (bvmul  %19  %11.ab0))"', '"  (define %22.ab0 (bvsaturate  %20 192 %arg6 %arg5))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %31 (extract  %29 e0.new a))"', '"  (define %32.ab0 (bvsizeext  %31 192 %arg4))"', '"  (define %33.ab0 (bvsizeext  %22.ab0 192 %arg3))"', '"  (define %34.ab0 (bvsubnw %32.ab0 %33.ab0 192 %arg2 ))"', '"  (define %44.ab0 (bvsaturate  %34.ab0 192 %elemsize0 %arg1))"', '"  %44.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vmlsl_u32" : {
              "target_instructions" : {
                "vmlsl_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsl_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsl_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsl_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsl_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsl_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %8 (+  e0.new  %lastidx2))"', '"  (define %9 (extract  %8 e0.new b))"', '"  (define %10.ab0 (bvsizeext  %9 192 %arg5))"', '"  (define %15 (extract  %8 e0.new c))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg4))"', '"  (define %19 (bvmul  %10.ab0  %16.ab0))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %20 (extract  %highidx0 %arg3 %19))"', '"  (define %22.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %27 (+  %22.new0  %lastidx0))"', '"  (define %29 (extract  %27 %22.new0 a))"', '"  (define %30.ab0 (bvsubnw %29 %20 %arg0 %arg1 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqneg_s16" : {
              "target_instructions" : {
                "vqneg_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegs_s32" : {
                  "args" : ["SYMBOLIC_BV_32","32","32","0","32","32","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqneg_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","8","8","0","8","8","1","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","16","16","0","16","16","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqnegq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqneg_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqneg_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqneg_s16  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg1))"', '"  (define %7 (bvneg  %6.ab0))"', '"  (define %12.ab0 (bvsaturate  %7 192 %elemsize0 %arg0))"', '"  %12.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vcgtzd_s64" : {
              "target_instructions" : {
                "vcgtzd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtz_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtzq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","8","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtz_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtzq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","64","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtz_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","16","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtzq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","16","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtz_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_64","64","64","0","64","8","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcgtzq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","SYMBOLIC_BV_128","128","128","0","128","32","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcgtzd_s64  %arg0.norm %arg1.norm %arg2.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg3.norm %arg4.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %4.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %5.norm (extract  %4.norm e0.new.norm a.norm))"', '"  (define %6.ab0.norm (bvsizeext  %5.norm 192 %arg4.norm))"', '"  (define %7.ab0.norm (bvgt %6.ab0.norm %arg2.norm %arg3.norm ))"', '"  (define %14.norm (if (equal? %7.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %14.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'], 
        },
          
            "vmls_u32" : {
              "target_instructions" : {
                "vmls_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmls_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmls_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmls_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmls_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmlsq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmls_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmls_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %10 (extract  %4 e0.new c))"', '"  (define %12.ab0 (bvsizeext  %5 192 %arg3))"', '"  (define %13.ab0 (bvsizeext  %10 192 %arg2))"', '"  (define %14 (bvmul  %12.ab0  %13.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %15 (extract  %highidx0 %arg1 %14))"', '"  (define %24 (extract  %4 e0.new a))"', '"  (define %25.ab0 (bvsubnw %24 %15 %elemsize0 %arg0 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmull_n_s32" : {
              "target_instructions" : {
                "vmull_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmull_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_n_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %6 (extract  31 0 b))"', '"(define %7.ab0 (bvsizeext  %6 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %12 (+  e0.new  %lastidx2))"', '"  (define %13 (extract  %12 e0.new a))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg4))"', '"  (define %17 (bvmul  %14.ab0  %7.ab0))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %18 (extract  %highidx0 %arg3 %17))"', '"  %18"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vqdmlal_high_n_s16" : {
      #         "target_instructions" : {
      #           "vqdmlal_high_n_s16" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","1","-1","1","1","1","32","1","16","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 4,
      #             "out_vectsize_index" : 4,
      #             "lanesize_index" : 5,
      #             "in_precision_index" : 8,
      #             "out_precision_index" : 8,
      #             "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmlal_high_n_s16  %arg7 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg8 %arg9 %arg10 )"', '"(define %2 (extract  127 64 b))"', '"(define %10 (extract  15 0 c))"', '"(define %11.ab0 (bvsizeext  %10 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %13.new0 (/  e0.new  %arg10))"', '"  (define %lastidx1 (-  %arg9  1))"', '"  (define %16 (+  %13.new0  %lastidx1))"', '"  (define %17 (extract  %16 %13.new0 %2))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg8))"', '"  (define %19 (bvmul  %arg7  %18.ab0))"', '"  (define %20 (bvmul  %19  %11.ab0))"', '"  (define %22.ab0 (bvsaturate  %20 192 %arg6 %arg5))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %29 (+  e0.new  %lastidx0))"', '"  (define %31 (extract  %29 e0.new a))"', '"  (define %32.ab0 (bvsizeext  %31 192 %arg4))"', '"  (define %33.ab0 (bvsizeext  %22.ab0 192 %arg3))"', '"  (define %34.ab0 (bvaddnw %32.ab0 %33.ab0 192 %arg2 ))"', '"  (define %44.ab0 (bvsaturate  %34.ab0 192 %elemsize0 %arg1))"', '"  %44.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vrsra_n_u16" : {
              "target_instructions" : {
                "vrsra_n_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsra_n_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_u8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","8","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsrad_n_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","64","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsraq_n_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","16","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsra_n_u8" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vrsra_n_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 8,
                  "out_vectsize_index" : 8,
                  "lanesize_index" : 9,
                  "in_precision_index" : 12,
                  "out_precision_index" : 12,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsra_n_u16  %arg6 %arg4 %arg3 %arg1 %arg0 a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg5 %arg7 %arg8 %arg9 %arg10 %arg11 %arg12 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg8))"', '"(define %2.ab0 (bvsubnw %1.ab0 %arg6 192 %arg7 ))"', '"(define %4.ab0 (bvgt %2.ab0 %arg4 %arg5 ))"', '"(define %5 (bvshl  %arg3  %2.ab0))"', '"(define %6.ab0 (bvsubnw %arg1 %2.ab0 192 %arg2 ))"', '"(define %7 (bvlshr  %arg0  %6.ab0))"', '"(define %8 (if (equal? %4.ab0 #t) %5 %7))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %13 (+  e0.new  %lastidx0))"', '"  (define %14 (extract  %13 e0.new b))"', '"  (define %15.ab0 (bvsizeext  %14 192 %arg12))"', '"  (define %16.ab0 (bvaddnw %15.ab0 %8 192 %arg11 ))"', '"  (define %17 (bvlshr  %16.ab0  %1.ab0))"', '"  (define %26 (extract  %13 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg10))"', '"  (define %28 (extract  %highidx0 %arg10 %17))"', '"  (define %29.ab0 (bvaddnw %26 %28 %elemsize0 %arg9 ))"', '"  %29.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vsubl_s32" : {
              "target_instructions" : {
                "vsubl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubl_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx2))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.ab0 (bvsizeext  %6 192 %arg5))"', '"  (define %12 (extract  %5 e0.new b))"', '"  (define %13.ab0 (bvsizeext  %12 192 %arg4))"', '"  (define %14.ab0 (bvsubnw %7.ab0 %13.ab0 192 %arg3 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %25 (extract  %highidx0 %arg1 %14.ab0))"', '"  %25"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vqdmull_high_n_s32" : {
      #         "target_instructions" : {
      #           "vqdmull_high_n_s32" : {
      #             "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","1","1","32","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : None,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : None,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vqdmull_high_n_s32  %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %9 (extract  31 0 b))"', '"(define %10.ab0 (bvsizeext  %9 192 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %12.new0 (/  e0.new  %arg5))"', '"  (define %lastidx1 (-  %arg4  1))"', '"  (define %15 (+  %12.new0  %lastidx1))"', '"  (define %16 (extract  %15 %12.new0 %2))"', '"  (define %17.ab0 (bvsizeext  %16 192 %arg3))"', '"  (define %18 (bvmul  %arg2  %17.ab0))"', '"  (define %19 (bvmul  %18  %10.ab0))"', '"  (define %21.ab0 (bvsaturate  %19 192 %elemsize0 %arg1))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vqmovn_u32" : {
              "target_instructions" : {
                "vqmovn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","0","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","1","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovnh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","8","8","0","8","8","0","0","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovnd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","32","32","0","32","32","1","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovun_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","0","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovnh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","8","8","0","8","8","1","1","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovns_u32" : {
                  "args" : ["SYMBOLIC_BV_32","16","16","0","16","16","0","0","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovun_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","0","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","0","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovuns_s32" : {
                  "args" : ["SYMBOLIC_BV_32","16","16","0","16","16","0","1","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovun_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","0","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","1","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovund_s64" : {
                  "args" : ["SYMBOLIC_BV_64","32","32","0","32","32","0","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovunh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","8","8","0","8","8","0","1","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","1","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","0","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovns_s32" : {
                  "args" : ["SYMBOLIC_BV_32","16","16","0","16","16","1","1","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqmovnd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","32","32","0","32","32","0","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 8,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqmovn_u32  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg3))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %9 (+  %4.new0  %lastidx1))"', '"  (define %11 (extract  %9 %4.new0 a))"', '"  (define %16.ab0 (bvsizeext  %11 192 %arg1))"', '"  (define %17.ab0 (bvsaturate  %16.ab0 192 %elemsize0 %arg0))"', '"  %17.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmul_s16" : {
              "target_instructions" : {
                "vmul_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmulq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmul_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmul_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %10 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %5 192 %arg2))"', '"  (define %13.ab0 (bvsizeext  %10 192 %arg1))"', '"  (define %14 (bvmul  %12.ab0  %13.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %15 (extract  %highidx0 %arg0 %14))"', '"  %15"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vqrshrnh_n_u16" : {
              "target_instructions" : {
                "vqrshrnh_n_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_16","SYMBOLIC_BV_32","8","8","0","8","8","-1","1","-1","0","0","-1","0","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrns_n_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","16","16","0","16","16","-1","1","-1","0","0","-1","0","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrnd_n_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","32","32","0","32","32","-1","1","-1","0","0","-1","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrn_n_u32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","16","-1","1","-1","0","0","-1","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrn_n_u16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","8","-1","1","-1","0","0","-1","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrshrn_n_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","64","64","0","64","32","-1","1","-1","0","0","-1","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 7,
                  "out_vectsize_index" : 7,
                  "lanesize_index" : 8,
                  "in_precision_index" : 19,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,-1,-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshrnh_n_u16  %arg6 %arg4 %arg3 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg5 %arg7 %arg8 %arg9 %arg10 %arg11 %arg12 %arg13 )"', '"(define %1.ab0 (bvsizeext  n 192 %arg8))"', '"(define %3.ab0 (bvsubnw %1.ab0 %arg6 192 %arg7 ))"', '"(define %5.ab0 (bvgt %3.ab0 %arg4 %arg5 ))"', '"(define %6 (bvshl  %arg3  %3.ab0))"', '"(define %7.ab0 (bvsubnw %arg1 %3.ab0 192 %arg2 ))"', '"(define %8 (bvlshr  %arg0  %7.ab0))"', '"(define %9 (if (equal? %5.ab0 #t) %6 %8))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %12.new0 (*  e0.new  %arg13))"', '"  (define %lastidx1 (-  %arg12  1))"', '"  (define %17 (+  %12.new0  %lastidx1))"', '"  (define %19 (extract  %17 %12.new0 a))"', '"  (define %20.ab0 (bvsizeext  %19 192 %arg11))"', '"  (define %21.ab0 (bvaddnw %20.ab0 %9 192 %arg10 ))"', '"  (define %22 (bvlshr  %21.ab0  %1.ab0))"', '"  (define %27.ab0 (bvsaturate  %22 192 %elemsize0 %arg9))"', '"  %27.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
      #       "vmlal_high_u8" : {
      #         "target_instructions" : {
      #           "vmlal_high_u8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","8","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlal_high_s32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","1","32","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlal_high_s16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","1","16","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlal_high_s8" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","1","8","1","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 16,
      #             "out_precision" : 16,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 1,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlal_high_u32" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","0","32","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 64,
      #             "out_precision" : 64,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
          
      #           "vmlal_high_u16" : {
      #             "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","16","0","2"],
      #             "in_vectsize" : 128,
      #             "out_vectsize" : 128,
      #             "lanesize" : 128,
      #             "in_precision" : 32,
      #             "out_precision" : 32,
      #             "in_vectsize_index" : 3,
      #             "out_vectsize_index" : 3,
      #             "lanesize_index" : 4,
      #             "in_precision_index" : 7,
      #             "out_precision_index" : 7,
      #             "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
      #             "Signedness" : 0,
      #             "Cost" : "None",
      #             "SIMD" : "True",
      #             "Extensions" : "None",
      # },
      #     },
      #         "semantics" : ['"(define (vmlal_high_u8  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %11.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %14 (+  %11.new0  %lastidx2))"', '"  (define %15 (extract  %14 %11.new0 %2))"', '"  (define %16.ab0 (bvsizeext  %15 192 %arg4))"', '"  (define %21 (extract  %14 %11.new0 %5))"', '"  (define %22.ab0 (bvsizeext  %21 192 %arg2))"', '"  (define %25 (bvmul  %16.ab0  %22.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %26 (extract  %highidx0 %arg1 %25))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %33 (+  e0.new  %lastidx0))"', '"  (define %35 (extract  %33 e0.new a))"', '"  (define %36.ab0 (bvaddnw %35 %26 %elemsize0 %arg0 ))"', '"  %36.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
      #   },
          
            "vpaddq_u32" : {
              "target_instructions" : {
                "vpaddq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpaddq_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpaddq_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","64","0","128","64","-1","64","32","64"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpaddq_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpaddq_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","64","0","128","64","-1","64","32","64"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpaddq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpadd_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpadd_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpaddq_u8" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpadd_s8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpadd_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpadd_u16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpadd_u8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          
                "vpaddq_s8" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpaddq_u32  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %1 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([e0.new (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (define %lastidx0 (-  %outerlanesize0  1))"', '" (define %22.0 (+  e0.new  %lastidx0))"', '" (define %24 (extract  %22.0 e0.new %arg0))"', '" (define result %24)"', '" (define %9.ext0.red"', '"(apply"', '" bvadd"', '" (for/list ([iterator.0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define iterator.0.new.div (/  iterator.0.new  %arg4))"', '"  (define %3.new1 (/  e0.new  %arg3))"', '"  (define %3.new0 (+  %3.new1  iterator.0.new.div))"', '"  (define %4 (*  %3.new0  %arg2))"', '"  (define %lastidx2 (-  %outerlanesize0  1))"', '"  (define %8.new0 (+  %4  %lastidx2))"', '"  (define %9 (extract  %8.new0 %4 %1))"', '"  %9"', '" )"', '"))"', '" (define %lastidx1 (-  %outerlanesize0  1))"', '" (define %22.clone.0.new1 (+  e0.new  %lastidx1))"', '" (define %9.acc0.ab0 (bvaddnw %9.ext0.red result %outerlanesize0 %arg1))"', '" %9.acc0.ab0"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vmvn_u8" : {
              "target_instructions" : {
                "vmvn_u8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvn_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvnq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvnq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvnq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvnq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvn_u32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvnq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvn_u16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvn_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvn_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vmvnq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmvn_u8  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %10 (bvnot  %5))"', '"  %10"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
            "vsubw_u8" : {
              "target_instructions" : {
                "vsubw_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","0","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubw_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","0","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubw_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","1","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubw_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","0","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubw_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","1","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vsubw_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","1","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubw_u8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg5))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %9 (+  %4.new0  %lastidx0))"', '"  (define %11 (extract  %9 %4.new0 a))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg4))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %16 (+  e0.new  %lastidx2))"', '"  (define %17 (extract  %16 e0.new b))"', '"  (define %18.ab0 (bvsizeext  %17 192 %arg3))"', '"  (define %19.ab0 (bvsubnw %12.ab0 %18.ab0 192 %arg2 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %30 (extract  %highidx0 %arg1 %19.ab0))"', '"  %30"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
            
            "vget_low_u32" : {
              "target_instructions" : {
                "vget_low_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_low_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_low_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_low_u8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_low_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_low_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_low_s8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_low_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vget_low_u32  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define %3fakeReturn"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([%inner.it (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %14 (+  %inner.it  %arg0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %15 (+  %14  %lastidx0))"', '"  (define %2 (extract  %15 %14 a))"', '"  %2"', '" )"', '" )"', '")"', '")"', '")"', '"%3fakeReturn)"', '""'], 
        },
          
            "vcombine_u16" : {
              "target_instructions" : {
                "vcombine_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcombine_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcombine_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcombine_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcombine_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcombine_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcombine_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vcombine_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcombine_u16  low high %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define %5fakeReturn"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([%inner.it (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %19 (+  %inner.it  %arg1))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %20 (+  %19  %lastidx1))"', '"  (define %1 (extract  %20 %19 high))"', '"  (define %3 (extract  %20 %19 low))"', '"  (define %4 (concat %1 %3))"', '"  %4"', '" )"', '" )"', '")"', '")"', '")"', '"%5fakeReturn)"', '""'], 
        },
          
            "vget_high_u16" : {
              "target_instructions" : {
                "vget_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
        
                "vget_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_high_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_high_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vget_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vget_high_u16  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define %4fakeReturn"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([%inner.it (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %16 (+  %inner.it  %arg1))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %17 (+  %16  %lastidx1))"', '"  (define %3 (extract  %17 %16 a))"', '"  %3"', '" )"', '" )"', '")"', '")"', '")"', '"%4fakeReturn)"', '""'], 
        },
            
            "vpaddl_s16" : {
              "target_instructions" : {
                "vpaddl_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","1","16","1","8","1","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddlq_u8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","0","8","1","4","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddl_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","0","16","1","8","0","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddl_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","1","32","1","16","1","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddlq_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","1","32","1","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddlq_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","0","32","1","16","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddlq_s8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","1","8","1","4","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddlq_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","0","16","1","8","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddl_s8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","1","8","1","4","1","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddlq_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","1","16","1","8","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddl_u8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","0","8","1","4","0","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vpaddl_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","0","32","1","16","0","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpaddl_s16  %arg1 a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 %arg10 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %5.new0 (*  e0.new  %arg10))"', '"  (define %lastidx3 (-  %elemsize0  1))"', '"  (define %10 (+  %5.new0  %lastidx3))"', '"  (define %11 (extract  %10 %5.new0 a))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg9))"', '"  (define %13.new0 (/  e0.new  %arg8))"', '"  (define %14 (+  %13.new0  %arg7))"', '"  (define %15 (*  %14  %arg6))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %20 (+  %15  %lastidx2))"', '"  (define %21 (extract  %20 %15 a))"', '"  (define %22.ab0 (bvsizeext  %21 192 %arg5))"', '"  (define %25.ab0 (bvaddnw %12.ab0 %22.ab0 192 %arg4 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %26 (extract  %highidx0 %arg3 %25.ab0))"', '"  (define %44.ab0 (bvaddnw %arg1 %26 %arg0 %arg2 ))"', '"  %44.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'], 
        },
            
            "vqrdmulhs_s32" : {
              "target_instructions" : {
                "vqrdmulhs_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrdmulhq_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrdmulhh_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrdmulh_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrdmulh_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqrdmulhq_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrdmulhs_s32  %arg4 %arg2 %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg3 %arg5 %arg6 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new a))"', '"  (define %8.ab0 (bvsizeext  %7 192 %arg6))"', '"  (define %13 (extract  %6 e0.new b))"', '"  (define %14.ab0 (bvsizeext  %13 192 %arg5))"', '"  (define %15 (bvmul  %arg4  %8.ab0))"', '"  (define %16 (bvmul  %15  %14.ab0))"', '"  (define %17.ab0 (bvaddnw %16 %arg2 192 %arg3 ))"', '"  (define %22 (bvashr  %17.ab0  %arg1))"', '"  (define %23.ab0 (bvsaturate  %22 192 %elemsize0 %arg0))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
                      "vqdmulh_s16" : {
              "target_instructions" : {
                "vqdmulh_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulh_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulhq_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulhs_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020 192)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulhh_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          
                "vqdmulhq_s16" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002 192)","(bv #x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 192)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmulh_s16  %arg2 %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.ab0 (bvsizeext  %5 192 %arg4))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.ab0 (bvsizeext  %11 192 %arg3))"', '"  (define %13 (bvmul  %arg2  %6.ab0))"', '"  (define %14 (bvmul  %13  %12.ab0))"', '"  (define %20 (bvashr  %14  %arg1))"', '"  (define %21.ab0 (bvsaturate  %20 192 %elemsize0 %arg0))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'], 
        },
          
          }
