**Masterâ€“Slave Handshake FSM
ğŸ“Œ Overview**

Implements a 4-phase req/ack handshake between a Master and Slave over an 8-bit data bus. Master sends 4 bytes (A0..A3), Slave latches each, and Master asserts done for 1 cycle at the end.

**ğŸ”„ Protocol (per byte)**

Master drives data, raises req.

Slave latches data, asserts ack (2 cycles).

Master sees ack, drops req.

Slave sees req=0, drops ack.

Repeat for 4 bytes â†’ Master pulses done.

**ğŸ—ï¸ FSMs**
**Master**: IDLE â†’ SEND_REQ â†’ WAIT_ACK â†’ DROP_REQ â†’ WAIT_ACK_LOW â†’ (repeat) â†’ DONE.

**Slave**: WAIT_REQ â†’ ASSERT_ACK â†’ HOLD_ACK(2 cycles) â†’ DROP_ACK â†’ WAIT_REQ.

â±ï¸ Expected Waveform
req:   ____â–ˆâ–ˆâ–ˆâ–ˆ____â–ˆâ–ˆâ–ˆâ–ˆ____â–ˆâ–ˆâ–ˆâ–ˆ____â–ˆâ–ˆâ–ˆâ–ˆ____
ack:   ________â–ˆâ–ˆâ–ˆ_____â–ˆâ–ˆâ–ˆ_____â–ˆâ–ˆâ–ˆ_____â–ˆâ–ˆâ–ˆ_
data:  A0   A1   A2   A3
done:  _____________________________â–ˆ_______

**â–¶ï¸ How to Run**

Compile with Icarus/ModelSim:

iverilog -o sim tb_link_top.v link_top.v master_fsm.v slave_fsm.v
vvp sim
gtkwave dump.vcd


Observe 4 handshakes and done pulse in GTKWave.

âœ… Expected Behavior

Slave latches 4 bytes (A0..A3).

ack held 2 cycles per handshake.

Master asserts done=1 after 4th transfer.
