Verification-of-I2CMB-Master-with-Wishbone-interface
Constructed a layered test bench consisting of a generator, agents, scoreboard, predictor for verification of I2CMB Master for transactions between Wishbone and I2C interfaces.
Performed functional coverage and code coverage of the RTL with the help of a verification test plan consisting of directed tests, random tests, cover groups, and assertions.
