$date
	Wed May 21 16:39:50 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TEST $end
$var wire 1 ! q $end
$var wire 1 " qb $end
$var reg 2 # a [1:0] $end
$scope module srfftest $end
$var wire 1 " qb $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
b0 #
x"
x!
$end
#10
0"
1&
1!
1%
b10 #
#20
0%
b0 #
#30
1"
0&
0!
1$
b1 #
#40
0$
b0 #
#50
1$
b1 #
#60
0$
b0 #
#70
0"
1&
1!
1%
b10 #
#80
