# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:48:27 on Apr 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/testbench/HugeClock \
sim:/testbench/TinyClock \
sim:/testbench/ClockCycle \
sim:/testbench/Binary \
sim:/testbench/Result \
sim:/testbench/DecimalOutput \
sim:/testbench/ActionJackson \
sim:/testbench/InputValueOne \
sim:/testbench/InputValueTwo \
sim:/testbench/DisplayOutput \
sim:/testbench/AddrBusProgram \
sim:/testbench/AddrBusReg \
sim:/testbench/AddrBusMemInput \
sim:/testbench/AddrBusMemOutput \
sim:/testbench/DataBusProgram \
sim:/testbench/DataBusMemInput \
sim:/testbench/DataBusReg \
sim:/testbench/DataBusMemOutput \
sim:/testbench/EnRamInput \
sim:/testbench/EnRamOutput \
sim:/testbench/ConBusALU \
sim:/testbench/NSelOut \
sim:/testbench/SkipProgram
add wave -position insertpoint  \
sim:/testbench/i_Display/DecimalOutput
add wave -position insertpoint  \
sim:/testbench/i_Display/DisplayRAM
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 23650 ms  Iteration: 1  Instance: /testbench/i_BCD
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 23650 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 23650 ms  Iteration: 1  Instance: /testbench/i_BCD
add wave -position insertpoint  \
sim:/testbench/TinyClock
add wave -position insertpoint  \
sim:/testbench/Binary
add wave -position insertpoint  \
sim:/testbench/Result \
sim:/testbench/DecimalOutput
add wave -position insertpoint  \
sim:/testbench/ActionJackson \
sim:/testbench/InputValueOne \
sim:/testbench/InputValueTwo
add wave -position insertpoint  \
sim:/testbench/DisplayOutput
add wave -position insertpoint  \
sim:/testbench/i_CU/PC
add wave -position insertpoint  \
sim:/testbench/i_CU/OPCODE
add wave -position insertpoint  \
sim:/testbench/i_Display/DisplayRAM
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TestButton
add wave -position insertpoint  \
sim:/testbench/i_Numpad/ButtonEnable
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/wave.do}
add wave -position insertpoint  \
sim:/testbench/i_Numpad/Switch
add wave -position insertpoint  \
sim:/testbench/i_Memory/REG
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 23650 ms  Iteration: 1  Instance: /testbench/i_BCD
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 23650 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 39250 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 9550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 13950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 31250 ms  Iteration: 1  Instance: /testbench/i_BCD
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8750 ms  Iteration: 4  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 9550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 13950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 31250 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 26450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 27950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45250 ms  Iteration: 1  Instance: /testbench/i_BCD
restart
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45250 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45250 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45250 ms  Iteration: 1  Instance: /testbench/i_BCD
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 60750 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 62050 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 63550 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 60650 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 62250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 63650 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 65050 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 66450 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 60650 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 62250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 63650 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 65050 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 66450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 72550 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v2.0/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 1950 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 3450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Note: Calc ERROR!
#    Time: 10950 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 12550 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 60650 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 62250 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 63650 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 65050 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 66450 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 74150 ms  Iteration: 1  Instance: /testbench/i_BCD
quit -sim
# End time: 14:27:09 on Apr 22,2020, Elapsed time: 0:38:42
# Errors: 0, Warnings: 150
