 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : top
Version: L-2016.03-SP1
Date   : Tue Dec  6 22:35:07 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.22       8.77 r
  DP_OP_664_308_2961/U39/Y (AOI21X1M)                     0.20       8.97 f
  DP_OP_664_308_2961/U33/Y (OAI21X1M)                     0.22       9.19 r
  DP_OP_664_308_2961/U25/Y (AOI21X1M)                     0.20       9.39 f
  DP_OP_664_308_2961/U19/Y (OAI21X1M)                     0.22       9.61 r
  DP_OP_664_308_2961/U11/Y (AOI21X1M)                     0.20       9.81 f
  DP_OP_664_308_2961/U5/Y (OAI21X1M)                      0.20      10.00 r
  DP_OP_664_308_2961/U3/CO (ADDFX2M)                      0.34      10.35 r
  DP_OP_664_308_2961/U1/Y (XOR2XLM)                       0.08      10.43 f
  DP_OP_664_308_2961/O1[128] (top_DP_OP_664_308_2961_1)
                                                          0.00      10.43 f
  U25278/Y (AO22XLM)                                      0.34      10.77 f
  div_remainder_r_reg_1__128_/D (DFFQX1M)                 0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__126_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__126_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__66_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__66_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__96_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__96_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__96_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__96_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__102_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__102_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__100_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__100_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__98_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__98_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__102_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__102_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__100_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__100_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__98_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__98_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__95_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__95_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__103_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__103_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__101_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__101_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__99_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__99_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__97_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__97_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__95_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__95_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__92_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__92_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__103_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__103_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__101_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__101_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__99_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__99_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__97_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__97_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__86_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__86_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__86_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__86_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__91_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__87_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__87_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__87_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__87_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__75_/D (DFFTRX1M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__75_/CK (DFFTRX1M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__104_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__104_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__104_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__104_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__107_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__107_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__105_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__105_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__106_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__106_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__107_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__107_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__105_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__105_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__106_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__106_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__63_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__63_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__108_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__108_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__108_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__108_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__110_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__110_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__110_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__110_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__111_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__111_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__109_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__109_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__111_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__111_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__109_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__109_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__112_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__112_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__113_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__113_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__112_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__112_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__113_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__113_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__115_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__115_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__114_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__114_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__114_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__114_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__115_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__115_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__118_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__118_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__119_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__119_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__117_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__117_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__116_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__116_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__118_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__118_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__119_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__119_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__117_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__117_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__116_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__116_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__122_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__122_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__123_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__123_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__121_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__121_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__120_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__120_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__122_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__122_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__123_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__123_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__121_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__121_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__120_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__120_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__124_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__124_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__125_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__125_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__124_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__124_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__125_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__125_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__126_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__126_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__127_/D (DFFTRX1M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__127_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__53_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__53_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__52_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__52_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__38_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__38_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__37_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__37_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__23_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__23_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__22_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__22_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__8_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__8_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__7_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__7_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__62_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__62_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__61_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__61_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__60_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__60_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__59_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__59_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__58_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__58_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__57_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__57_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__56_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__56_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__55_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__55_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__54_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__54_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__51_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__51_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__50_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__50_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__49_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__49_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__48_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__48_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__47_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__47_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__46_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__46_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__45_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__45_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__44_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__44_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__43_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__43_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__42_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__42_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__41_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__41_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__40_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__40_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__39_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__39_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__36_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__36_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__35_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__35_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__34_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__34_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__33_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__33_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__32_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__32_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__31_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__31_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__30_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__30_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__29_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__29_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__28_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__28_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__27_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__27_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__26_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__26_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__25_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__25_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__24_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__24_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__21_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__21_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__20_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__20_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__19_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__19_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__18_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__18_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__17_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__17_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__16_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__16_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__15_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__15_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__14_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__14_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__13_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__13_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__12_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__12_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__11_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__11_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__10_/D (DFFTRX1M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__10_/CK (DFFTRX1M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__9_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__9_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__6_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__6_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__5_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__5_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__4_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__4_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__3_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__3_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__2_/D (DFFTRX1M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__2_/CK (DFFTRX1M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_840_242_5248/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_840_242_5248/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_840_242_5248/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_840_242_5248/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_840_242_5248/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_840_242_5248/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_840_242_5248/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_840_242_5248/O1[128] (top_DP_OP_840_242_5248_1)
                                                          0.00      10.41 f
  U20877/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_23__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__127_/D (DFFTRX2M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__127_/CK (DFFTRX2M)                 0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__128_/D (DFFTRX2M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__128_/CK (DFFTRX2M)               0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__94_/D (DFFTRX2M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__94_/CK (DFFTRX2M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__94_/D (DFFTRX2M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__94_/CK (DFFTRX2M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__90_/D (DFFTRX2M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__90_/CK (DFFTRX2M)                0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__90_/D (DFFTRX2M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__90_/CK (DFFTRX2M)                  0.00      10.92 r
  library setup time                                     -0.29      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_832_245_3490/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_832_245_3490/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_832_245_3490/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_832_245_3490/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_832_245_3490/U1985/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_832_245_3490/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_832_245_3490/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_832_245_3490/O1[128] (top_DP_OP_832_245_3490_1)
                                                          0.00      10.41 f
  U21134/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_22__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_720_287_7791/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_720_287_7791/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_720_287_7791/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_720_287_7791/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_720_287_7791/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_720_287_7791/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_720_287_7791/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_720_287_7791/O1[128] (top_DP_OP_720_287_7791_1)
                                                          0.00      10.41 f
  U8659/Y (AO22X1M)                                       0.36      10.77 f
  div_remainder_r_reg_8__128_/D (DFFQX1M)                 0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_808_254_4224/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_808_254_4224/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_808_254_4224/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_808_254_4224/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_808_254_4224/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_808_254_4224/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_808_254_4224/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_808_254_4224/O1[128] (top_DP_OP_808_254_4224_1)
                                                          0.00      10.41 f
  U21925/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_19__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_752_275_2944/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_752_275_2944/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_752_275_2944/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_752_275_2944/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_752_275_2944/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_752_275_2944/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_752_275_2944/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_752_275_2944/O1[128] (top_DP_OP_752_275_2944_1)
                                                          0.00      10.41 f
  U23923/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_12__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_744_278_640/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_744_278_640/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_744_278_640/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_744_278_640/U14/Y (OAI21X1M)                      0.20       9.78 r
  DP_OP_744_278_640/U1984/Y (AO21X2M)                     0.23      10.01 r
  DP_OP_744_278_640/U3/CO (ADDFX2M)                       0.32      10.33 r
  DP_OP_744_278_640/U1/Y (XOR2X1M)                        0.07      10.41 f
  DP_OP_744_278_640/O1[128] (top_DP_OP_744_278_640_1)     0.00      10.41 f
  U24190/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_11__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_736_281_384/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_736_281_384/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_736_281_384/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_736_281_384/U14/Y (OAI21X1M)                      0.20       9.78 r
  DP_OP_736_281_384/U1984/Y (AO21X2M)                     0.23      10.01 r
  DP_OP_736_281_384/U3/CO (ADDFX2M)                       0.32      10.33 r
  DP_OP_736_281_384/U1/Y (XOR2X1M)                        0.07      10.41 f
  DP_OP_736_281_384/O1[128] (top_DP_OP_736_281_384_1)     0.00      10.41 f
  U24456/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_10__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_712_290_9583/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_712_290_9583/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_712_290_9583/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_712_290_9583/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_712_290_9583/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_712_290_9583/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_712_290_9583/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_712_290_9583/O1[128] (top_DP_OP_712_290_9583_1)
                                                          0.00      10.41 f
  U8919/Y (AO22X1M)                                       0.36      10.77 f
  div_remainder_r_reg_7__128_/D (DFFQX1M)                 0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_704_293_9327/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_704_293_9327/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_704_293_9327/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_704_293_9327/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_704_293_9327/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_704_293_9327/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_704_293_9327/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_704_293_9327/O1[128] (top_DP_OP_704_293_9327_1)
                                                          0.00      10.41 f
  U9178/Y (AO22X1M)                                       0.36      10.77 f
  div_remainder_r_reg_6__128_/D (DFFQX1M)                 0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_696_296_3985/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_696_296_3985/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_696_296_3985/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_696_296_3985/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_696_296_3985/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_696_296_3985/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_696_296_3985/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_696_296_3985/O1[128] (top_DP_OP_696_296_3985_1)
                                                          0.00      10.41 f
  U11752/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_5__128_/D (DFFQX1M)                 0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_792_260_3712/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_792_260_3712/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_792_260_3712/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_792_260_3712/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_792_260_3712/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_792_260_3712/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_792_260_3712/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_792_260_3712/O1[128] (top_DP_OP_792_260_3712_1)
                                                          0.00      10.41 f
  U22459/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_17__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_776_266_1664/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_776_266_1664/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_776_266_1664/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_776_266_1664/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_776_266_1664/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_776_266_1664/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_776_266_1664/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_776_266_1664/O1[128] (top_DP_OP_776_266_1664_1)
                                                          0.00      10.41 f
  U22999/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_15__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_760_272_1152/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_760_272_1152/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_760_272_1152/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_760_272_1152/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_760_272_1152/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_760_272_1152/U3/CO (ADDFX2M)                      0.32      10.33 r
  DP_OP_760_272_1152/U1/Y (XOR2X1M)                       0.07      10.41 f
  DP_OP_760_272_1152/O1[128] (top_DP_OP_760_272_1152_1)
                                                          0.00      10.41 f
  U23656/Y (AO22X1M)                                      0.36      10.77 f
  div_remainder_r_reg_13__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_51__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_51__128_/Q (DFFQX1M)                0.52       2.42 r
  I_110/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1072_155_9222/I5 (top_DP_OP_1072_155_9222_1)      0.00       3.55 f
  DP_OP_1072_155_9222/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1072_155_9222/U1999/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1072_155_9222/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1072_155_9222/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1072_155_9222/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1072_155_9222/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1072_155_9222/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1072_155_9222/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1072_155_9222/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1072_155_9222/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1072_155_9222/U521/Y (AOI21X1M)                   0.19       6.27 r
  DP_OP_1072_155_9222/U209/Y (OAI21X1M)                   0.17       6.44 f
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.21       6.65 r
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.15       6.81 f
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.28       7.09 r
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.21       7.30 f
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.52 r
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.16       7.69 f
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.22       7.91 r
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.16       8.07 f
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.22       8.29 r
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.18       8.47 f
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.19       8.66 r
  DP_OP_1072_155_9222/U42/Y (OAI21X1M)                    0.16       8.82 f
  DP_OP_1072_155_9222/U1985/Y (AOI21X1M)                  0.22       9.04 r
  DP_OP_1072_155_9222/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1072_155_9222/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1072_155_9222/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1072_155_9222/U1986/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1072_155_9222/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1072_155_9222/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1072_155_9222/O1[128] (top_DP_OP_1072_155_9222_1)
                                                          0.00      10.40 f
  U12653/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_52__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_49__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_49__128_/Q (DFFQX1M)                0.52       2.42 r
  I_106/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1056_161_6662/I5 (top_DP_OP_1056_161_6662_1)      0.00       3.55 f
  DP_OP_1056_161_6662/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1056_161_6662/U1999/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1056_161_6662/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1056_161_6662/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1056_161_6662/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1056_161_6662/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1056_161_6662/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1056_161_6662/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1056_161_6662/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1056_161_6662/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1056_161_6662/U521/Y (AOI21X1M)                   0.19       6.27 r
  DP_OP_1056_161_6662/U209/Y (OAI21X1M)                   0.17       6.44 f
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.21       6.65 r
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.15       6.81 f
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.28       7.09 r
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.21       7.30 f
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.52 r
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.16       7.69 f
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.22       7.91 r
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.16       8.07 f
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.22       8.29 r
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.18       8.47 f
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.19       8.66 r
  DP_OP_1056_161_6662/U42/Y (OAI21X1M)                    0.16       8.82 f
  DP_OP_1056_161_6662/U1985/Y (AOI21X1M)                  0.22       9.04 r
  DP_OP_1056_161_6662/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1056_161_6662/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1056_161_6662/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1056_161_6662/U1986/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1056_161_6662/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1056_161_6662/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1056_161_6662/O1[128] (top_DP_OP_1056_161_6662_1)
                                                          0.00      10.40 f
  U13167/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_50__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_56__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_56__128_/Q (DFFQX1M)                0.52       2.42 r
  I_120/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1112_140_23/I5 (top_DP_OP_1112_140_23_1)          0.00       3.55 f
  DP_OP_1112_140_23/U953/Y (MX2XLM)                       0.63       4.18 f
  DP_OP_1112_140_23/U1999/Y (OR2X1M)                      0.25       4.42 f
  DP_OP_1112_140_23/U812/Y (AOI21XLM)                     0.24       4.66 r
  DP_OP_1112_140_23/U806/Y (OAI21XLM)                     0.20       4.85 f
  DP_OP_1112_140_23/U798/Y (AOI21XLM)                     0.28       5.13 r
  DP_OP_1112_140_23/U775/Y (OAI21X1M)                     0.15       5.28 f
  DP_OP_1112_140_23/U756/Y (AOI21XLM)                     0.29       5.57 r
  DP_OP_1112_140_23/U733/Y (OAI21X1M)                     0.16       5.73 f
  DP_OP_1112_140_23/U696/Y (AOI21X1M)                     0.20       5.92 r
  DP_OP_1112_140_23/U647/Y (OAI21X1M)                     0.15       6.07 f
  DP_OP_1112_140_23/U521/Y (AOI21X1M)                     0.19       6.27 r
  DP_OP_1112_140_23/U209/Y (OAI21X1M)                     0.17       6.44 f
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.21       6.65 r
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.15       6.81 f
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.28       7.09 r
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.21       7.30 f
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.52 r
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.16       7.69 f
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.22       7.91 r
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.16       8.07 f
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.22       8.29 r
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.16       8.45 f
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.22       8.67 r
  DP_OP_1112_140_23/U42/Y (OAI21X1M)                      0.18       8.85 f
  DP_OP_1112_140_23/U34/Y (AOI21X2M)                      0.19       9.04 r
  DP_OP_1112_140_23/U28/Y (OAI21X1M)                      0.18       9.22 f
  DP_OP_1112_140_23/U20/Y (AOI21X2M)                      0.19       9.41 r
  DP_OP_1112_140_23/U14/Y (OAI21X1M)                      0.16       9.57 f
  DP_OP_1112_140_23/U1986/Y (AO21X2M)                     0.29       9.86 f
  DP_OP_1112_140_23/U3/CO (ADDFX2M)                       0.38      10.24 f
  DP_OP_1112_140_23/U1/Y (XOR2X1M)                        0.16      10.40 f
  DP_OP_1112_140_23/O1[128] (top_DP_OP_1112_140_23_1)     0.00      10.40 f
  U11114/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_57__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_57__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_57__128_/Q (DFFQX1M)                0.52       2.42 r
  I_122/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1120_137_8198/I5 (top_DP_OP_1120_137_8198_1)      0.00       3.55 f
  DP_OP_1120_137_8198/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1120_137_8198/U1999/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1120_137_8198/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1120_137_8198/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1120_137_8198/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1120_137_8198/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1120_137_8198/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1120_137_8198/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1120_137_8198/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1120_137_8198/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1120_137_8198/U521/Y (AOI21X1M)                   0.19       6.27 r
  DP_OP_1120_137_8198/U209/Y (OAI21X1M)                   0.17       6.44 f
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.21       6.65 r
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.15       6.81 f
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.28       7.09 r
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.21       7.30 f
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.52 r
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.16       7.69 f
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.22       7.91 r
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.16       8.07 f
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.22       8.29 r
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.18       8.47 f
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.19       8.66 r
  DP_OP_1120_137_8198/U42/Y (OAI21X1M)                    0.18       8.84 f
  DP_OP_1120_137_8198/U34/Y (AOI21X2M)                    0.19       9.03 r
  DP_OP_1120_137_8198/U28/Y (OAI21X1M)                    0.16       9.19 f
  DP_OP_1120_137_8198/U1985/Y (AOI21X1M)                  0.22       9.41 r
  DP_OP_1120_137_8198/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1120_137_8198/U1986/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1120_137_8198/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1120_137_8198/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1120_137_8198/O1[128] (top_DP_OP_1120_137_8198_1)
                                                          0.00      10.40 f
  U10853/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_58__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_50__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_50__128_/Q (DFFQX1M)                0.52       2.42 r
  I_108/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1064_158_6918/I5 (top_DP_OP_1064_158_6918_1)      0.00       3.55 f
  DP_OP_1064_158_6918/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1064_158_6918/U1999/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1064_158_6918/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1064_158_6918/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1064_158_6918/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1064_158_6918/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1064_158_6918/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1064_158_6918/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1064_158_6918/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1064_158_6918/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1064_158_6918/U521/Y (AOI21X1M)                   0.19       6.27 r
  DP_OP_1064_158_6918/U209/Y (OAI21X1M)                   0.17       6.44 f
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.21       6.65 r
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.15       6.81 f
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.28       7.09 r
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.21       7.30 f
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.52 r
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.16       7.69 f
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.22       7.91 r
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.16       8.07 f
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.22       8.29 r
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.16       8.45 f
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.22       8.67 r
  DP_OP_1064_158_6918/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1064_158_6918/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1064_158_6918/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1064_158_6918/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1064_158_6918/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1064_158_6918/U1986/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1064_158_6918/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1064_158_6918/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1064_158_6918/O1[128] (top_DP_OP_1064_158_6918_1)
                                                          0.00      10.40 f
  U12910/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_51__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_48__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_48__128_/Q (DFFQX1M)                0.52       2.42 r
  I_104/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1048_164_6406/I5 (top_DP_OP_1048_164_6406_1)      0.00       3.55 f
  DP_OP_1048_164_6406/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1048_164_6406/U1999/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1048_164_6406/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1048_164_6406/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1048_164_6406/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1048_164_6406/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1048_164_6406/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1048_164_6406/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1048_164_6406/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1048_164_6406/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1048_164_6406/U521/Y (AOI21X1M)                   0.19       6.27 r
  DP_OP_1048_164_6406/U209/Y (OAI21X1M)                   0.17       6.44 f
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.21       6.65 r
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.15       6.81 f
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.28       7.09 r
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.21       7.30 f
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.52 r
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.16       7.69 f
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.22       7.91 r
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.16       8.07 f
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.22       8.29 r
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.16       8.45 f
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.22       8.67 r
  DP_OP_1048_164_6406/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1048_164_6406/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1048_164_6406/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1048_164_6406/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1048_164_6406/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1048_164_6406/U1986/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1048_164_6406/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1048_164_6406/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1048_164_6406/O1[128] (top_DP_OP_1048_164_6406_1)
                                                          0.00      10.40 f
  U13424/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_49__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U42/Y (OAI21X1M)                     0.24       9.08 r
  DP_OP_888_224_4770/U34/Y (AOI21X2M)                     0.14       9.23 f
  DP_OP_888_224_4770/U28/Y (OAI21X1M)                     0.23       9.46 r
  DP_OP_888_224_4770/U20/Y (AOI21X2M)                     0.14       9.60 f
  DP_OP_888_224_4770/U14/Y (OAI21X1M)                     0.20       9.80 r
  DP_OP_888_224_4770/U1984/Y (AO21X2M)                    0.23      10.04 r
  DP_OP_888_224_4770/U3/CO (ADDFX2M)                      0.32      10.35 r
  DP_OP_888_224_4770/U1/Y (XOR2X1M)                       0.07      10.43 f
  DP_OP_888_224_4770/O1[128] (top_DP_OP_888_224_4770_1)
                                                          0.00      10.43 f
  U25280/Y (AO22XLM)                                      0.33      10.76 f
  div_remainder_r_reg_29__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U42/Y (OAI21X1M)                    0.24       9.08 r
  DP_OP_1008_179_7140/U34/Y (AOI21X2M)                    0.14       9.23 f
  DP_OP_1008_179_7140/U28/Y (OAI21X1M)                    0.23       9.46 r
  DP_OP_1008_179_7140/U20/Y (AOI21X2M)                    0.14       9.60 f
  DP_OP_1008_179_7140/U14/Y (OAI21X1M)                    0.20       9.80 r
  DP_OP_1008_179_7140/U1988/Y (AO21X2M)                   0.23      10.04 r
  DP_OP_1008_179_7140/U3/CO (ADDFX2M)                     0.32      10.35 r
  DP_OP_1008_179_7140/U1/Y (XOR2X1M)                      0.07      10.43 f
  DP_OP_1008_179_7140/O1[128] (top_DP_OP_1008_179_7140_1)
                                                          0.00      10.43 f
  U25281/Y (AO22XLM)                                      0.33      10.76 f
  div_remainder_r_reg_44__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_44__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_44__128_/Q (DFFQX1M)                0.52       2.42 r
  I_96/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1016_176_7396/I5 (top_DP_OP_1016_176_7396_1)      0.00       3.55 f
  DP_OP_1016_176_7396/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1016_176_7396/U1999/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1016_176_7396/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1016_176_7396/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1016_176_7396/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1016_176_7396/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1016_176_7396/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1016_176_7396/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1016_176_7396/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1016_176_7396/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1016_176_7396/U521/Y (AOI21X1M)                   0.19       6.26 r
  DP_OP_1016_176_7396/U209/Y (OAI21X1M)                   0.17       6.44 f
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.21       6.65 r
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.15       6.81 f
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.28       7.09 r
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.21       7.30 f
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.52 r
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.16       7.69 f
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.22       7.91 r
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.16       8.07 f
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.22       8.29 r
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.18       8.47 f
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.19       8.66 r
  DP_OP_1016_176_7396/U42/Y (OAI21X1M)                    0.18       8.84 f
  DP_OP_1016_176_7396/U34/Y (AOI21X2M)                    0.19       9.03 r
  DP_OP_1016_176_7396/U28/Y (OAI21X1M)                    0.16       9.19 f
  DP_OP_1016_176_7396/U1985/Y (AOI21X1M)                  0.22       9.41 r
  DP_OP_1016_176_7396/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1016_176_7396/U1986/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1016_176_7396/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1016_176_7396/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1016_176_7396/O1[128] (top_DP_OP_1016_176_7396_1)
                                                          0.00      10.40 f
  U14585/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_45__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_42__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_42__128_/Q (DFFQX1M)                0.52       2.42 r
  I_92/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1000_182_6884/I5 (top_DP_OP_1000_182_6884_1)      0.00       3.55 f
  DP_OP_1000_182_6884/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1000_182_6884/U1999/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1000_182_6884/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1000_182_6884/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1000_182_6884/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1000_182_6884/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1000_182_6884/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1000_182_6884/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1000_182_6884/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1000_182_6884/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1000_182_6884/U521/Y (AOI21X1M)                   0.19       6.26 r
  DP_OP_1000_182_6884/U209/Y (OAI21X1M)                   0.17       6.44 f
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.21       6.65 r
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.15       6.81 f
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.28       7.09 r
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.21       7.30 f
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.52 r
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.16       7.69 f
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.22       7.91 r
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.16       8.07 f
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.22       8.29 r
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.18       8.47 f
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.19       8.66 r
  DP_OP_1000_182_6884/U42/Y (OAI21X1M)                    0.18       8.84 f
  DP_OP_1000_182_6884/U34/Y (AOI21X2M)                    0.19       9.03 r
  DP_OP_1000_182_6884/U28/Y (OAI21X1M)                    0.16       9.19 f
  DP_OP_1000_182_6884/U1985/Y (AOI21X1M)                  0.22       9.41 r
  DP_OP_1000_182_6884/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1000_182_6884/U1986/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1000_182_6884/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1000_182_6884/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1000_182_6884/O1[128] (top_DP_OP_1000_182_6884_1)
                                                          0.00      10.40 f
  U15223/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_43__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_61__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_61__64_/Q (DFFQX1M)                 0.46       2.36 r
  DP_OP_1152_125_6901/I1[64] (top_DP_OP_1152_125_6901_1)
                                                          0.00       2.36 r
  DP_OP_1152_125_6901/U1979/Y (NAND2X1M)                  0.15       2.51 f
  DP_OP_1152_125_6901/U1970/Y (OAI21XLM)                  0.27       2.79 r
  DP_OP_1152_125_6901/U1951/Y (AOI21XLM)                  0.19       2.98 f
  DP_OP_1152_125_6901/U1902/Y (OAI21XLM)                  0.28       3.25 r
  DP_OP_1152_125_6901/U1785/Y (AOI21XLM)                  0.25       3.50 f
  DP_OP_1152_125_6901/U1530/Y (OAI21X2M)                  0.88       4.37 r
  DP_OP_1152_125_6901/U1386/Y (AOI21XLM)                  0.29       4.67 f
  DP_OP_1152_125_6901/U1369/Y (XOR2XLM)                   0.22       4.89 f
  DP_OP_1152_125_6901/U912/Y (MX2XLM)                     0.31       5.19 f
  DP_OP_1152_125_6901/U187/Y (NOR2XLM)                    0.26       5.46 r
  DP_OP_1152_125_6901/U184/Y (OAI21XLM)                   0.18       5.64 f
  DP_OP_1152_125_6901/U164/Y (AOI21XLM)                   0.27       5.91 r
  DP_OP_1152_125_6901/U148/Y (OAI21X1M)                   0.15       6.06 f
  DP_OP_1152_125_6901/U132/Y (AOI21XLM)                   0.25       6.31 r
  DP_OP_1152_125_6901/U120/Y (OAI21XLM)                   0.18       6.49 f
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.19       6.68 r
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.15       6.83 f
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.28       7.12 r
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.21       7.33 f
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.55 r
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.16       7.72 f
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.22       7.93 r
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.18       8.11 f
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.19       8.31 r
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.18       8.49 f
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.19       8.68 r
  DP_OP_1152_125_6901/U42/Y (OAI21X1M)                    0.18       8.86 f
  DP_OP_1152_125_6901/U34/Y (AOI21X2M)                    0.19       9.05 r
  DP_OP_1152_125_6901/U28/Y (OAI21X1M)                    0.18       9.23 f
  DP_OP_1152_125_6901/U20/Y (AOI21X2M)                    0.18       9.41 r
  DP_OP_1152_125_6901/U1984/Y (OAI21XLM)                  0.19       9.60 f
  DP_OP_1152_125_6901/U1985/Y (AO21X2M)                   0.30       9.90 f
  DP_OP_1152_125_6901/U3/CO (ADDFX2M)                     0.38      10.28 f
  DP_OP_1152_125_6901/U1/Y (XOR2XLM)                      0.17      10.45 f
  DP_OP_1152_125_6901/O1[128] (top_DP_OP_1152_125_6901_1)
                                                          0.00      10.45 f
  U9825/Y (AO22X2M)                                       0.31      10.77 f
  div_remainder_r_reg_62__128_/D (DFFQX1M)                0.00      10.77 f
  data arrival time                                                 10.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1080_152_7430/U1997/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.19       6.27 r
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.19       6.45 f
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.18       6.64 r
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.18       6.82 f
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.29       7.11 r
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.21       7.32 f
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.54 r
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.16       7.71 f
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.22       7.93 r
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.18       8.11 f
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.19       8.30 r
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.18       8.48 f
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.19       8.67 r
  DP_OP_1080_152_7430/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1080_152_7430/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1080_152_7430/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1080_152_7430/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1080_152_7430/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1080_152_7430/U1984/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1080_152_7430/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1080_152_7430/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1080_152_7430/O1[128] (top_DP_OP_1080_152_7430_1)
                                                          0.00      10.40 f
  U12396/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_53__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1088_149_7686/U1997/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.19       6.27 r
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.19       6.45 f
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.19       6.64 r
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.15       6.80 f
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.28       7.08 r
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.21       7.29 f
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.50 r
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.20       7.70 f
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       7.92 r
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.18       8.11 f
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.19       8.30 r
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.18       8.48 f
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.19       8.67 r
  DP_OP_1088_149_7686/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1088_149_7686/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1088_149_7686/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1088_149_7686/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1088_149_7686/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1088_149_7686/U1984/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1088_149_7686/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1088_149_7686/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1088_149_7686/O1[128] (top_DP_OP_1088_149_7686_1)
                                                          0.00      10.40 f
  U12111/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_54__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1104_143_9734/U2000/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.18       6.25 r
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.20       6.45 f
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.67 r
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.15       6.82 f
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.28       7.10 r
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.21       7.32 f
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.54 r
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.16       7.71 f
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.22       7.92 r
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.18       8.10 f
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.19       8.30 r
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.18       8.48 f
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.19       8.67 r
  DP_OP_1104_143_9734/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1104_143_9734/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1104_143_9734/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1104_143_9734/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1104_143_9734/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1104_143_9734/U1987/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1104_143_9734/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1104_143_9734/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1104_143_9734/O1[128] (top_DP_OP_1104_143_9734_1)
                                                          0.00      10.40 f
  U11494/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_56__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1096_146_7942/U2000/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.18       6.25 r
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.20       6.45 f
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.67 r
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.15       6.82 f
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.28       7.10 r
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.21       7.32 f
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.54 r
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.16       7.71 f
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.22       7.92 r
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.18       8.10 f
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.19       8.30 r
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.18       8.48 f
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.19       8.67 r
  DP_OP_1096_146_7942/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1096_146_7942/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1096_146_7942/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1096_146_7942/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1096_146_7942/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1096_146_7942/U1987/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1096_146_7942/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1096_146_7942/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1096_146_7942/O1[128] (top_DP_OP_1096_146_7942_1)
                                                          0.00      10.40 f
  U11758/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_55__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1040_167_4102/U2000/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.18       6.25 r
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.20       6.45 f
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.67 r
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.15       6.82 f
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.28       7.10 r
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.21       7.32 f
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.54 r
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.16       7.71 f
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.22       7.92 r
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.18       8.10 f
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.19       8.30 r
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.18       8.48 f
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.19       8.67 r
  DP_OP_1040_167_4102/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1040_167_4102/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1040_167_4102/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1040_167_4102/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1040_167_4102/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1040_167_4102/U1987/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1040_167_4102/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1040_167_4102/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1040_167_4102/O1[128] (top_DP_OP_1040_167_4102_1)
                                                          0.00      10.40 f
  U13681/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_48__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1032_170_5894/U2000/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.18       6.25 r
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.20       6.45 f
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.67 r
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.15       6.82 f
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.28       7.10 r
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.21       7.32 f
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.54 r
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.16       7.71 f
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.22       7.92 r
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.18       8.10 f
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.19       8.30 r
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.18       8.48 f
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.19       8.67 r
  DP_OP_1032_170_5894/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1032_170_5894/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1032_170_5894/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1032_170_5894/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1032_170_5894/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1032_170_5894/U1987/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1032_170_5894/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1032_170_5894/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1032_170_5894/O1[128] (top_DP_OP_1032_170_5894_1)
                                                          0.00      10.40 f
  U13942/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_47__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.63       4.18 f
  DP_OP_1024_173_5638/U2000/Y (OR2X1M)                    0.25       4.42 f
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.24       4.66 r
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.20       4.85 f
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.28       5.13 r
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.15       5.28 f
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.29       5.57 r
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.16       5.73 f
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.20       5.92 r
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.15       6.07 f
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.18       6.25 r
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.20       6.45 f
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.67 r
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.15       6.82 f
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.28       7.10 r
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.21       7.32 f
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.54 r
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.16       7.71 f
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.22       7.92 r
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.18       8.10 f
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.19       8.30 r
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.18       8.48 f
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.19       8.67 r
  DP_OP_1024_173_5638/U42/Y (OAI21X1M)                    0.18       8.85 f
  DP_OP_1024_173_5638/U34/Y (AOI21X2M)                    0.19       9.04 r
  DP_OP_1024_173_5638/U28/Y (OAI21X1M)                    0.18       9.22 f
  DP_OP_1024_173_5638/U20/Y (AOI21X2M)                    0.19       9.41 r
  DP_OP_1024_173_5638/U14/Y (OAI21X1M)                    0.16       9.57 f
  DP_OP_1024_173_5638/U1987/Y (AO21X2M)                   0.29       9.86 f
  DP_OP_1024_173_5638/U3/CO (ADDFX2M)                     0.38      10.24 f
  DP_OP_1024_173_5638/U1/Y (XOR2X1M)                      0.16      10.40 f
  DP_OP_1024_173_5638/O1[128] (top_DP_OP_1024_173_5638_1)
                                                          0.00      10.40 f
  U14322/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_46__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: div_remainder_r_reg_34__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_34__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_936_206_6306/I1[64] (top_DP_OP_936_206_6306_1)
                                                          0.00       2.38 r
  DP_OP_936_206_6306/U1979/Y (NAND2X2M)                   0.10       2.48 f
  DP_OP_936_206_6306/U1970/Y (OAI21XLM)                   0.26       2.74 r
  DP_OP_936_206_6306/U1951/Y (AOI21XLM)                   0.19       2.93 f
  DP_OP_936_206_6306/U1902/Y (OAI21XLM)                   0.28       3.21 r
  DP_OP_936_206_6306/U1785/Y (AOI21XLM)                   0.25       3.45 f
  DP_OP_936_206_6306/U1530/Y (OAI21X2M)                   0.88       4.33 r
  DP_OP_936_206_6306/U1386/Y (AOI21XLM)                   0.29       4.62 f
  DP_OP_936_206_6306/U1369/Y (XOR2XLM)                    0.22       4.84 f
  DP_OP_936_206_6306/U912/Y (MX2XLM)                      0.31       5.15 f
  DP_OP_936_206_6306/U187/Y (NOR2XLM)                     0.26       5.41 r
  DP_OP_936_206_6306/U184/Y (OAI21XLM)                    0.18       5.59 f
  DP_OP_936_206_6306/U164/Y (AOI21XLM)                    0.25       5.85 r
  DP_OP_936_206_6306/U148/Y (OAI21XLM)                    0.18       6.02 f
  DP_OP_936_206_6306/U132/Y (AOI21XLM)                    0.25       6.28 r
  DP_OP_936_206_6306/U120/Y (OAI21XLM)                    0.16       6.43 f
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.19       6.62 r
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.22       6.84 f
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.19       7.03 r
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.18       7.22 f
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.31       7.53 r
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.18       7.70 f
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.19       8.30 r
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.19       8.67 r
  DP_OP_936_206_6306/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_936_206_6306/U34/Y (AOI21X2M)                     0.19       9.04 r
  DP_OP_936_206_6306/U28/Y (OAI21X1M)                     0.18       9.22 f
  DP_OP_936_206_6306/U20/Y (AOI21X2M)                     0.19       9.41 r
  DP_OP_936_206_6306/U14/Y (OAI21X1M)                     0.16       9.57 f
  DP_OP_936_206_6306/U1984/Y (AO21X2M)                    0.29       9.86 f
  DP_OP_936_206_6306/U3/CO (ADDFX2M)                      0.38      10.24 f
  DP_OP_936_206_6306/U1/Y (XOR2X1M)                       0.16      10.40 f
  DP_OP_936_206_6306/O1[128] (top_DP_OP_936_206_6306_1)
                                                          0.00      10.40 f
  U17412/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_35__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_32__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_32__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_920_212_5794/I1[64] (top_DP_OP_920_212_5794_1)
                                                          0.00       2.38 r
  DP_OP_920_212_5794/U1979/Y (NAND2X2M)                   0.10       2.48 f
  DP_OP_920_212_5794/U1970/Y (OAI21XLM)                   0.26       2.74 r
  DP_OP_920_212_5794/U1951/Y (AOI21XLM)                   0.19       2.93 f
  DP_OP_920_212_5794/U1902/Y (OAI21XLM)                   0.28       3.21 r
  DP_OP_920_212_5794/U1785/Y (AOI21XLM)                   0.25       3.45 f
  DP_OP_920_212_5794/U1530/Y (OAI21X2M)                   0.88       4.33 r
  DP_OP_920_212_5794/U1386/Y (AOI21XLM)                   0.29       4.62 f
  DP_OP_920_212_5794/U1369/Y (XOR2XLM)                    0.22       4.84 f
  DP_OP_920_212_5794/U912/Y (MX2XLM)                      0.31       5.15 f
  DP_OP_920_212_5794/U187/Y (NOR2XLM)                     0.26       5.41 r
  DP_OP_920_212_5794/U184/Y (OAI21XLM)                    0.18       5.59 f
  DP_OP_920_212_5794/U164/Y (AOI21XLM)                    0.25       5.85 r
  DP_OP_920_212_5794/U148/Y (OAI21XLM)                    0.18       6.02 f
  DP_OP_920_212_5794/U132/Y (AOI21XLM)                    0.25       6.28 r
  DP_OP_920_212_5794/U120/Y (OAI21XLM)                    0.16       6.43 f
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.19       6.62 r
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.22       6.84 f
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.19       7.03 r
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.18       7.22 f
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.31       7.53 r
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.18       7.70 f
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.19       8.30 r
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.19       8.67 r
  DP_OP_920_212_5794/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_920_212_5794/U34/Y (AOI21X2M)                     0.19       9.04 r
  DP_OP_920_212_5794/U28/Y (OAI21X1M)                     0.18       9.22 f
  DP_OP_920_212_5794/U20/Y (AOI21X2M)                     0.19       9.41 r
  DP_OP_920_212_5794/U14/Y (OAI21X1M)                     0.16       9.57 f
  DP_OP_920_212_5794/U1984/Y (AO21X2M)                    0.29       9.86 f
  DP_OP_920_212_5794/U3/CO (ADDFX2M)                      0.38      10.24 f
  DP_OP_920_212_5794/U1/Y (XOR2X1M)                       0.16      10.40 f
  DP_OP_920_212_5794/O1[128] (top_DP_OP_920_212_5794_1)
                                                          0.00      10.40 f
  U18050/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_33__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_30__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_30__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_904_218_5282/I1[64] (top_DP_OP_904_218_5282_1)
                                                          0.00       2.38 r
  DP_OP_904_218_5282/U1979/Y (NAND2X2M)                   0.10       2.48 f
  DP_OP_904_218_5282/U1970/Y (OAI21XLM)                   0.26       2.74 r
  DP_OP_904_218_5282/U1951/Y (AOI21XLM)                   0.19       2.93 f
  DP_OP_904_218_5282/U1902/Y (OAI21XLM)                   0.28       3.21 r
  DP_OP_904_218_5282/U1785/Y (AOI21XLM)                   0.25       3.45 f
  DP_OP_904_218_5282/U1530/Y (OAI21X2M)                   0.88       4.33 r
  DP_OP_904_218_5282/U1386/Y (AOI21XLM)                   0.29       4.62 f
  DP_OP_904_218_5282/U1369/Y (XOR2XLM)                    0.22       4.84 f
  DP_OP_904_218_5282/U912/Y (MX2XLM)                      0.31       5.15 f
  DP_OP_904_218_5282/U187/Y (NOR2XLM)                     0.26       5.41 r
  DP_OP_904_218_5282/U184/Y (OAI21XLM)                    0.18       5.59 f
  DP_OP_904_218_5282/U164/Y (AOI21XLM)                    0.25       5.85 r
  DP_OP_904_218_5282/U148/Y (OAI21XLM)                    0.18       6.02 f
  DP_OP_904_218_5282/U132/Y (AOI21XLM)                    0.25       6.28 r
  DP_OP_904_218_5282/U120/Y (OAI21XLM)                    0.16       6.43 f
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.19       6.62 r
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.22       6.84 f
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.19       7.03 r
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.18       7.22 f
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.31       7.53 r
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.18       7.70 f
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.19       8.30 r
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.19       8.67 r
  DP_OP_904_218_5282/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_904_218_5282/U34/Y (AOI21X2M)                     0.19       9.04 r
  DP_OP_904_218_5282/U28/Y (OAI21X1M)                     0.18       9.22 f
  DP_OP_904_218_5282/U20/Y (AOI21X2M)                     0.19       9.41 r
  DP_OP_904_218_5282/U14/Y (OAI21X1M)                     0.16       9.57 f
  DP_OP_904_218_5282/U1984/Y (AO21X2M)                    0.29       9.86 f
  DP_OP_904_218_5282/U3/CO (ADDFX2M)                      0.38      10.24 f
  DP_OP_904_218_5282/U1/Y (XOR2X1M)                       0.16      10.40 f
  DP_OP_904_218_5282/O1[128] (top_DP_OP_904_218_5282_1)
                                                          0.00      10.40 f
  U18564/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_31__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_19__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_19__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_816_251_4480/I1[64] (top_DP_OP_816_251_4480_1)
                                                          0.00       2.38 r
  DP_OP_816_251_4480/U1979/Y (NAND2X2M)                   0.10       2.48 f
  DP_OP_816_251_4480/U1970/Y (OAI21XLM)                   0.26       2.74 r
  DP_OP_816_251_4480/U1951/Y (AOI21XLM)                   0.19       2.93 f
  DP_OP_816_251_4480/U1902/Y (OAI21XLM)                   0.28       3.21 r
  DP_OP_816_251_4480/U1785/Y (AOI21XLM)                   0.25       3.45 f
  DP_OP_816_251_4480/U1530/Y (OAI21X2M)                   0.88       4.33 r
  DP_OP_816_251_4480/U1386/Y (AOI21XLM)                   0.29       4.62 f
  DP_OP_816_251_4480/U1369/Y (XOR2XLM)                    0.22       4.84 f
  DP_OP_816_251_4480/U912/Y (MX2XLM)                      0.31       5.15 f
  DP_OP_816_251_4480/U187/Y (NOR2XLM)                     0.26       5.41 r
  DP_OP_816_251_4480/U184/Y (OAI21XLM)                    0.18       5.59 f
  DP_OP_816_251_4480/U164/Y (AOI21XLM)                    0.25       5.85 r
  DP_OP_816_251_4480/U148/Y (OAI21XLM)                    0.18       6.02 f
  DP_OP_816_251_4480/U132/Y (AOI21XLM)                    0.25       6.28 r
  DP_OP_816_251_4480/U120/Y (OAI21XLM)                    0.16       6.43 f
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.19       6.62 r
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.22       6.84 f
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.19       7.03 r
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.18       7.22 f
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.31       7.53 r
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.18       7.70 f
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.19       8.30 r
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.19       8.67 r
  DP_OP_816_251_4480/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_816_251_4480/U34/Y (AOI21X2M)                     0.19       9.04 r
  DP_OP_816_251_4480/U28/Y (OAI21X1M)                     0.18       9.22 f
  DP_OP_816_251_4480/U20/Y (AOI21X2M)                     0.19       9.41 r
  DP_OP_816_251_4480/U14/Y (OAI21X1M)                     0.16       9.57 f
  DP_OP_816_251_4480/U1984/Y (AO21X2M)                    0.29       9.86 f
  DP_OP_816_251_4480/U3/CO (ADDFX2M)                      0.38      10.24 f
  DP_OP_816_251_4480/U1/Y (XOR2X1M)                       0.16      10.40 f
  DP_OP_816_251_4480/O1[128] (top_DP_OP_816_251_4480_1)
                                                          0.00      10.40 f
  U21659/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_20__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_17__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_17__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_800_257_1920/I1[64] (top_DP_OP_800_257_1920_1)
                                                          0.00       2.38 r
  DP_OP_800_257_1920/U1979/Y (NAND2X2M)                   0.10       2.48 f
  DP_OP_800_257_1920/U1970/Y (OAI21XLM)                   0.26       2.74 r
  DP_OP_800_257_1920/U1951/Y (AOI21XLM)                   0.19       2.93 f
  DP_OP_800_257_1920/U1902/Y (OAI21XLM)                   0.28       3.21 r
  DP_OP_800_257_1920/U1785/Y (AOI21XLM)                   0.25       3.45 f
  DP_OP_800_257_1920/U1530/Y (OAI21X2M)                   0.88       4.33 r
  DP_OP_800_257_1920/U1386/Y (AOI21XLM)                   0.29       4.62 f
  DP_OP_800_257_1920/U1369/Y (XOR2XLM)                    0.22       4.84 f
  DP_OP_800_257_1920/U912/Y (MX2XLM)                      0.31       5.15 f
  DP_OP_800_257_1920/U187/Y (NOR2XLM)                     0.26       5.41 r
  DP_OP_800_257_1920/U184/Y (OAI21XLM)                    0.18       5.59 f
  DP_OP_800_257_1920/U164/Y (AOI21XLM)                    0.25       5.85 r
  DP_OP_800_257_1920/U148/Y (OAI21XLM)                    0.18       6.02 f
  DP_OP_800_257_1920/U132/Y (AOI21XLM)                    0.25       6.28 r
  DP_OP_800_257_1920/U120/Y (OAI21XLM)                    0.16       6.43 f
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.19       6.62 r
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.22       6.84 f
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.19       7.03 r
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.18       7.22 f
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.31       7.53 r
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.18       7.70 f
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.19       8.30 r
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.19       8.67 r
  DP_OP_800_257_1920/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_800_257_1920/U34/Y (AOI21X2M)                     0.19       9.04 r
  DP_OP_800_257_1920/U28/Y (OAI21X1M)                     0.18       9.22 f
  DP_OP_800_257_1920/U20/Y (AOI21X2M)                     0.19       9.41 r
  DP_OP_800_257_1920/U14/Y (OAI21X1M)                     0.16       9.57 f
  DP_OP_800_257_1920/U1984/Y (AO21X2M)                    0.29       9.86 f
  DP_OP_800_257_1920/U3/CO (ADDFX2M)                      0.38      10.24 f
  DP_OP_800_257_1920/U1/Y (XOR2X1M)                       0.16      10.40 f
  DP_OP_800_257_1920/O1[128] (top_DP_OP_800_257_1920_1)
                                                          0.00      10.40 f
  U22192/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_18__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_8__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_8__64_/Q (DFFQX1M)                  0.48       2.38 r
  DP_OP_728_284_128/I1[64] (top_DP_OP_728_284_128_1)      0.00       2.38 r
  DP_OP_728_284_128/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_728_284_128/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_728_284_128/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_728_284_128/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_728_284_128/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_728_284_128/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_728_284_128/U1386/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_728_284_128/U1369/Y (XOR2XLM)                     0.22       4.84 f
  DP_OP_728_284_128/U912/Y (MX2XLM)                       0.31       5.15 f
  DP_OP_728_284_128/U187/Y (NOR2XLM)                      0.26       5.41 r
  DP_OP_728_284_128/U184/Y (OAI21XLM)                     0.18       5.59 f
  DP_OP_728_284_128/U164/Y (AOI21XLM)                     0.25       5.85 r
  DP_OP_728_284_128/U148/Y (OAI21XLM)                     0.18       6.02 f
  DP_OP_728_284_128/U132/Y (AOI21XLM)                     0.25       6.28 r
  DP_OP_728_284_128/U120/Y (OAI21XLM)                     0.16       6.43 f
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.19       6.62 r
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.22       6.84 f
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.19       7.03 r
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.18       7.22 f
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.31       7.53 r
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.18       7.70 f
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.22       7.92 r
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.18       8.10 f
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.19       8.30 r
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.18       8.47 f
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.19       8.67 r
  DP_OP_728_284_128/U42/Y (OAI21X1M)                      0.18       8.84 f
  DP_OP_728_284_128/U34/Y (AOI21X2M)                      0.19       9.04 r
  DP_OP_728_284_128/U28/Y (OAI21X1M)                      0.18       9.22 f
  DP_OP_728_284_128/U20/Y (AOI21X2M)                      0.19       9.41 r
  DP_OP_728_284_128/U14/Y (OAI21X1M)                      0.16       9.57 f
  DP_OP_728_284_128/U1984/Y (AO21X2M)                     0.29       9.86 f
  DP_OP_728_284_128/U3/CO (ADDFX2M)                       0.38      10.24 f
  DP_OP_728_284_128/U1/Y (XOR2X1M)                        0.16      10.40 f
  DP_OP_728_284_128/O1[128] (top_DP_OP_728_284_128_1)     0.00      10.40 f
  U8392/Y (AO22X1M)                                       0.36      10.76 f
  div_remainder_r_reg_9__128_/D (DFFQX1M)                 0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_15__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_15__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_784_263_3456/I1[64] (top_DP_OP_784_263_3456_1)
                                                          0.00       2.38 r
  DP_OP_784_263_3456/U1979/Y (NAND2X2M)                   0.10       2.48 f
  DP_OP_784_263_3456/U1970/Y (OAI21XLM)                   0.26       2.74 r
  DP_OP_784_263_3456/U1951/Y (AOI21XLM)                   0.19       2.93 f
  DP_OP_784_263_3456/U1902/Y (OAI21XLM)                   0.28       3.21 r
  DP_OP_784_263_3456/U1785/Y (AOI21XLM)                   0.25       3.45 f
  DP_OP_784_263_3456/U1530/Y (OAI21X2M)                   0.88       4.33 r
  DP_OP_784_263_3456/U1386/Y (AOI21XLM)                   0.29       4.62 f
  DP_OP_784_263_3456/U1369/Y (XOR2XLM)                    0.22       4.84 f
  DP_OP_784_263_3456/U912/Y (MX2XLM)                      0.31       5.15 f
  DP_OP_784_263_3456/U187/Y (NOR2XLM)                     0.26       5.41 r
  DP_OP_784_263_3456/U184/Y (OAI21XLM)                    0.18       5.59 f
  DP_OP_784_263_3456/U164/Y (AOI21XLM)                    0.25       5.85 r
  DP_OP_784_263_3456/U148/Y (OAI21XLM)                    0.18       6.02 f
  DP_OP_784_263_3456/U132/Y (AOI21XLM)                    0.25       6.28 r
  DP_OP_784_263_3456/U120/Y (OAI21XLM)                    0.16       6.43 f
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.19       6.62 r
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.22       6.84 f
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.19       7.03 r
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.18       7.22 f
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.31       7.53 r
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.18       7.70 f
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.19       8.30 r
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.19       8.67 r
  DP_OP_784_263_3456/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_784_263_3456/U34/Y (AOI21X2M)                     0.19       9.04 r
  DP_OP_784_263_3456/U28/Y (OAI21X1M)                     0.18       9.22 f
  DP_OP_784_263_3456/U20/Y (AOI21X2M)                     0.19       9.41 r
  DP_OP_784_263_3456/U14/Y (OAI21X1M)                     0.16       9.57 f
  DP_OP_784_263_3456/U1984/Y (AO21X2M)                    0.29       9.86 f
  DP_OP_784_263_3456/U3/CO (ADDFX2M)                      0.38      10.24 f
  DP_OP_784_263_3456/U1/Y (XOR2X1M)                       0.16      10.40 f
  DP_OP_784_263_3456/O1[128] (top_DP_OP_784_263_3456_1)
                                                          0.00      10.40 f
  U22726/Y (AO22X1M)                                      0.36      10.76 f
  div_remainder_r_reg_16__128_/D (DFFQX1M)                0.00      10.76 f
  data arrival time                                                 10.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_1__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_1__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_10/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_672_305_8815/I5 (top_DP_OP_672_305_8815_1)        0.00       3.54 f
  DP_OP_672_305_8815/U953/Y (MX2XLM)                      0.63       4.16 f
  DP_OP_672_305_8815/U1998/Y (OR2X1M)                     0.25       4.41 f
  DP_OP_672_305_8815/U812/Y (AOI21XLM)                    0.24       4.65 r
  DP_OP_672_305_8815/U806/Y (OAI21XLM)                    0.20       4.84 f
  DP_OP_672_305_8815/U798/Y (AOI21XLM)                    0.28       5.12 r
  DP_OP_672_305_8815/U775/Y (OAI21X1M)                    0.15       5.27 f
  DP_OP_672_305_8815/U756/Y (AOI21XLM)                    0.29       5.56 r
  DP_OP_672_305_8815/U733/Y (OAI21X1M)                    0.16       5.71 f
  DP_OP_672_305_8815/U696/Y (AOI21X1M)                    0.20       5.91 r
  DP_OP_672_305_8815/U647/Y (OAI21X1M)                    0.14       6.05 f
  DP_OP_672_305_8815/U1983/Y (AOI21XLM)                   0.27       6.32 r
  DP_OP_672_305_8815/U1984/Y (OAI21X1M)                   0.18       6.50 f
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.20       6.70 r
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.20       6.90 f
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.11 r
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.20       7.31 f
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.53 r
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.16       7.70 f
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.19       8.29 r
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.19       8.66 r
  DP_OP_672_305_8815/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_672_305_8815/U34/Y (AOI21X2M)                     0.19       9.03 r
  DP_OP_672_305_8815/U28/Y (OAI21X1M)                     0.18       9.21 f
  DP_OP_672_305_8815/U20/Y (AOI21X2M)                     0.19       9.40 r
  DP_OP_672_305_8815/U14/Y (OAI21X1M)                     0.16       9.56 f
  DP_OP_672_305_8815/U1985/Y (AO21X2M)                    0.29       9.85 f
  DP_OP_672_305_8815/U3/CO (ADDFX2M)                      0.38      10.23 f
  DP_OP_672_305_8815/U1/Y (XOR2X1M)                       0.16      10.39 f
  DP_OP_672_305_8815/O1[128] (top_DP_OP_672_305_8815_1)
                                                          0.00      10.39 f
  U20233/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_2__128_/D (DFFQX1M)                 0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_3__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_3__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_14/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_688_299_3729/I5 (top_DP_OP_688_299_3729_1)        0.00       3.54 f
  DP_OP_688_299_3729/U953/Y (MX2XLM)                      0.63       4.16 f
  DP_OP_688_299_3729/U1998/Y (OR2X1M)                     0.25       4.41 f
  DP_OP_688_299_3729/U812/Y (AOI21XLM)                    0.24       4.65 r
  DP_OP_688_299_3729/U806/Y (OAI21XLM)                    0.20       4.84 f
  DP_OP_688_299_3729/U798/Y (AOI21XLM)                    0.28       5.12 r
  DP_OP_688_299_3729/U775/Y (OAI21X1M)                    0.15       5.27 f
  DP_OP_688_299_3729/U756/Y (AOI21XLM)                    0.29       5.56 r
  DP_OP_688_299_3729/U733/Y (OAI21X1M)                    0.16       5.71 f
  DP_OP_688_299_3729/U696/Y (AOI21X1M)                    0.20       5.91 r
  DP_OP_688_299_3729/U647/Y (OAI21X1M)                    0.14       6.05 f
  DP_OP_688_299_3729/U1983/Y (AOI21XLM)                   0.27       6.32 r
  DP_OP_688_299_3729/U1984/Y (OAI21X1M)                   0.18       6.50 f
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.20       6.70 r
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.20       6.90 f
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.11 r
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.20       7.31 f
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.53 r
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.16       7.70 f
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.19       8.29 r
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.19       8.66 r
  DP_OP_688_299_3729/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_688_299_3729/U34/Y (AOI21X2M)                     0.19       9.03 r
  DP_OP_688_299_3729/U28/Y (OAI21X1M)                     0.18       9.21 f
  DP_OP_688_299_3729/U20/Y (AOI21X2M)                     0.19       9.40 r
  DP_OP_688_299_3729/U14/Y (OAI21X1M)                     0.16       9.56 f
  DP_OP_688_299_3729/U1985/Y (AO21X2M)                    0.29       9.85 f
  DP_OP_688_299_3729/U3/CO (ADDFX2M)                      0.38      10.23 f
  DP_OP_688_299_3729/U1/Y (XOR2X1M)                       0.16      10.39 f
  DP_OP_688_299_3729/O1[128] (top_DP_OP_688_299_3729_1)
                                                          0.00      10.39 f
  U14579/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_4__128_/D (DFFQX1M)                 0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_2__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_2__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_12/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_680_302_3473/I5 (top_DP_OP_680_302_3473_1)        0.00       3.54 f
  DP_OP_680_302_3473/U953/Y (MX2XLM)                      0.63       4.16 f
  DP_OP_680_302_3473/U1998/Y (OR2X1M)                     0.25       4.41 f
  DP_OP_680_302_3473/U812/Y (AOI21XLM)                    0.24       4.65 r
  DP_OP_680_302_3473/U806/Y (OAI21XLM)                    0.20       4.84 f
  DP_OP_680_302_3473/U798/Y (AOI21XLM)                    0.28       5.12 r
  DP_OP_680_302_3473/U775/Y (OAI21X1M)                    0.15       5.27 f
  DP_OP_680_302_3473/U756/Y (AOI21XLM)                    0.29       5.56 r
  DP_OP_680_302_3473/U733/Y (OAI21X1M)                    0.16       5.71 f
  DP_OP_680_302_3473/U696/Y (AOI21X1M)                    0.20       5.91 r
  DP_OP_680_302_3473/U647/Y (OAI21X1M)                    0.14       6.05 f
  DP_OP_680_302_3473/U1983/Y (AOI21XLM)                   0.27       6.32 r
  DP_OP_680_302_3473/U1984/Y (OAI21X1M)                   0.18       6.50 f
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.20       6.70 r
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.20       6.90 f
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.11 r
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.20       7.31 f
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.53 r
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.16       7.70 f
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.22       7.92 r
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.18       8.10 f
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.19       8.29 r
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.18       8.47 f
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.19       8.66 r
  DP_OP_680_302_3473/U42/Y (OAI21X1M)                     0.18       8.84 f
  DP_OP_680_302_3473/U34/Y (AOI21X2M)                     0.19       9.03 r
  DP_OP_680_302_3473/U28/Y (OAI21X1M)                     0.18       9.21 f
  DP_OP_680_302_3473/U20/Y (AOI21X2M)                     0.19       9.40 r
  DP_OP_680_302_3473/U14/Y (OAI21X1M)                     0.16       9.56 f
  DP_OP_680_302_3473/U1985/Y (AO21X2M)                    0.29       9.85 f
  DP_OP_680_302_3473/U3/CO (ADDFX2M)                      0.38      10.23 f
  DP_OP_680_302_3473/U1/Y (XOR2X1M)                       0.16      10.39 f
  DP_OP_680_302_3473/O1[128] (top_DP_OP_680_302_3473_1)
                                                          0.00      10.39 f
  U17406/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_3__128_/D (DFFQX1M)                 0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__128_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_63__65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__65_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__65_/Q (DFFQX1M)                 0.47       2.37 f
  add_x_391/A[65] (top_DW01_add_2)                        0.00       2.37 f
  add_x_391/U485/Y (NOR2X1M)                              0.15       2.52 r
  add_x_391/U482/Y (OAI21XLM)                             0.18       2.70 f
  add_x_391/U467/Y (AOI21XLM)                             0.27       2.97 r
  add_x_391/U434/Y (OAI21XLM)                             0.18       3.14 f
  add_x_391/U360/Y (AOI21XLM)                             0.25       3.39 r
  add_x_391/U496/Y (OAI21XLM)                             0.19       3.58 f
  add_x_391/U175/Y (AOI21X1M)                             0.24       3.82 r
  add_x_391/U169/Y (OAI21X2M)                             0.13       3.95 f
  add_x_391/U161/Y (AOI21X2M)                             0.20       4.15 r
  add_x_391/U155/Y (OAI21X2M)                             0.11       4.27 f
  add_x_391/U147/Y (AOI21X1M)                             0.21       4.48 r
  add_x_391/U141/Y (OAI21X1M)                             0.15       4.63 f
  add_x_391/U133/Y (AOI21XLM)                             0.30       4.94 r
  add_x_391/U127/Y (OAI21X1M)                             0.17       5.10 f
  add_x_391/U119/Y (AOI21XLM)                             0.30       5.41 r
  add_x_391/U113/Y (OAI21X1M)                             0.17       5.57 f
  add_x_391/U105/Y (AOI21XLM)                             0.30       5.88 r
  add_x_391/U99/Y (OAI21X1M)                              0.17       6.04 f
  add_x_391/U91/Y (AOI21XLM)                              0.28       6.33 r
  add_x_391/U497/Y (OAI21XLM)                             0.20       6.53 f
  add_x_391/U77/Y (AOI21XLM)                              0.31       6.84 r
  add_x_391/U71/Y (OAI21X1M)                              0.17       7.00 f
  add_x_391/U63/Y (AOI21XLM)                              0.30       7.31 r
  add_x_391/U57/Y (OAI21X1M)                              0.17       7.47 f
  add_x_391/U49/Y (AOI21XLM)                              0.28       7.76 r
  add_x_391/U498/Y (OAI21XLM)                             0.20       7.96 f
  add_x_391/U35/Y (AOI21XLM)                              0.31       8.27 r
  add_x_391/U29/Y (OAI21X1M)                              0.17       8.43 f
  add_x_391/U21/Y (AOI21XLM)                              0.30       8.74 r
  add_x_391/U15/Y (OAI21X1M)                              0.16       8.90 f
  add_x_391/U502/Y (AO21XLM)                              0.35       9.25 f
  add_x_391/U500/CO (ADDFXLM)                             0.39       9.64 f
  add_x_391/U501/CO (ADDFXLM)                             0.38      10.02 f
  add_x_391/U499/Y (XOR2XLM)                              0.17      10.18 f
  add_x_391/SUM[127] (top_DW01_add_2)                     0.00      10.18 f
  U9307/Y (AO22XLM)                                       0.34      10.52 f
  U24590/Y (MX2XLM)                                       0.29      10.81 f
  div_remaindero_r_reg_63_/D (DFFHQX4M)                   0.00      10.81 f
  data arrival time                                                 10.81

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_63_/CK (DFFHQX4M)                  0.00      10.92 r
  library setup time                                     -0.10      10.83
  data required time                                                10.83
  --------------------------------------------------------------------------
  data required time                                                10.83
  data arrival time                                                -10.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_992_185_5126/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_992_185_5126/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_992_185_5126/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_992_185_5126/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_992_185_5126/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_992_185_5126/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_992_185_5126/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_992_185_5126/O1[128] (top_DP_OP_992_185_5126_1)
                                                          0.00      10.39 f
  U15480/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_42__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_984_188_6372/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_984_188_6372/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_984_188_6372/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_984_188_6372/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_984_188_6372/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_984_188_6372/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_984_188_6372/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_984_188_6372/O1[128] (top_DP_OP_984_188_6372_1)
                                                          0.00      10.39 f
  U15737/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_41__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_976_191_6116/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_976_191_6116/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_976_191_6116/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_976_191_6116/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_976_191_6116/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_976_191_6116/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_976_191_6116/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_976_191_6116/O1[128] (top_DP_OP_976_191_6116_1)
                                                          0.00      10.39 f
  U15994/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_40__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_968_194_5860/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_968_194_5860/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_968_194_5860/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_968_194_5860/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_968_194_5860/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_968_194_5860/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_968_194_5860/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_968_194_5860/O1[128] (top_DP_OP_968_194_5860_1)
                                                          0.00      10.39 f
  U16251/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_39__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_960_197_3556/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_960_197_3556/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_960_197_3556/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_960_197_3556/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_960_197_3556/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_960_197_3556/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_960_197_3556/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_960_197_3556/O1[128] (top_DP_OP_960_197_3556_1)
                                                          0.00      10.39 f
  U16508/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_38__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_952_200_5348/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_952_200_5348/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_952_200_5348/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_952_200_5348/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_952_200_5348/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_952_200_5348/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_952_200_5348/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_952_200_5348/O1[128] (top_DP_OP_952_200_5348_1)
                                                          0.00      10.39 f
  U16769/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_37__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_944_203_5092/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_944_203_5092/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_944_203_5092/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_944_203_5092/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_944_203_5092/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_944_203_5092/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_944_203_5092/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_944_203_5092/O1[128] (top_DP_OP_944_203_5092_1)
                                                          0.00      10.39 f
  U17149/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_36__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_928_209_6050/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_928_209_6050/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_928_209_6050/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_928_209_6050/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_928_209_6050/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_928_209_6050/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_928_209_6050/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_928_209_6050/O1[128] (top_DP_OP_928_209_6050_1)
                                                          0.00      10.39 f
  U17765/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_34__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_912_215_7586/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_912_215_7586/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_912_215_7586/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_912_215_7586/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_912_215_7586/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_912_215_7586/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_912_215_7586/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_912_215_7586/O1[128] (top_DP_OP_912_215_7586_1)
                                                          0.00      10.39 f
  U18307/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_32__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_896_221_5026/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_896_221_5026/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_896_221_5026/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_896_221_5026/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_896_221_5026/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_896_221_5026/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_896_221_5026/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_896_221_5026/O1[128] (top_DP_OP_896_221_5026_1)
                                                          0.00      10.39 f
  U18821/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_30__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_880_227_2466/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_880_227_2466/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_880_227_2466/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_880_227_2466/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_880_227_2466/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_880_227_2466/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_880_227_2466/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_880_227_2466/O1[128] (top_DP_OP_880_227_2466_1)
                                                          0.00      10.39 f
  U19335/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_28__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_872_230_4258/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_872_230_4258/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_872_230_4258/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_872_230_4258/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_872_230_4258/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_872_230_4258/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_872_230_4258/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_872_230_4258/O1[128] (top_DP_OP_872_230_4258_1)
                                                          0.00      10.39 f
  U19596/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_27__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_864_233_4002/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_864_233_4002/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_864_233_4002/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_864_233_4002/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_864_233_4002/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_864_233_4002/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_864_233_4002/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_864_233_4002/O1[128] (top_DP_OP_864_233_4002_1)
                                                          0.00      10.39 f
  U19976/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_26__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_856_236_5760/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_856_236_5760/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_856_236_5760/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_856_236_5760/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_856_236_5760/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_856_236_5760/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_856_236_5760/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_856_236_5760/O1[128] (top_DP_OP_856_236_5760_1)
                                                          0.00      10.39 f
  U20239/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_25__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_848_239_5504/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_848_239_5504/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_848_239_5504/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_848_239_5504/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_848_239_5504/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_848_239_5504/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_848_239_5504/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_848_239_5504/O1[128] (top_DP_OP_848_239_5504_1)
                                                          0.00      10.39 f
  U20592/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_24__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_824_248_4736/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_824_248_4736/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_824_248_4736/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_824_248_4736/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_824_248_4736/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_824_248_4736/U3/CO (ADDFX2M)                      0.32      10.32 r
  DP_OP_824_248_4736/U1/Y (XOR2X1M)                       0.07      10.39 f
  DP_OP_824_248_4736/O1[128] (top_DP_OP_824_248_4736_1)
                                                          0.00      10.39 f
  U21392/Y (AO22X1M)                                      0.36      10.75 f
  div_remainder_r_reg_21__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.63       4.16 f
  DP_OP_768_269_1408/U1998/Y (OR2X1M)                     0.25       4.41 f
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.24       4.65 r
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.20       4.84 f
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.26       5.10 r
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.18       5.27 f
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.29       5.56 r
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.16       5.72 f
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.20       5.92 r
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.17       6.09 f
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.18       6.26 r
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.17       6.43 f
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.20       6.63 r
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.22       6.86 f
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.19       7.05 r
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.18       7.23 f
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.31       7.54 r
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.18       7.72 f
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.22       7.94 r
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.18       8.12 f
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.19       8.31 r
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.18       8.49 f
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.19       8.68 r
  DP_OP_768_269_1408/U42/Y (OAI21X1M)                     0.18       8.86 f
  DP_OP_768_269_1408/U34/Y (AOI21X2M)                     0.19       9.05 r
  DP_OP_768_269_1408/U28/Y (OAI21X1M)                     0.18       9.23 f
  DP_OP_768_269_1408/U20/Y (AOI21X2M)                     0.19       9.42 r
  DP_OP_768_269_1408/U14/Y (OAI21X1M)                     0.16       9.58 f
  DP_OP_768_269_1408/U1985/Y (AO21X2M)                    0.29       9.87 f
  DP_OP_768_269_1408/U3/CO (ADDFX2M)                      0.38      10.25 f
  DP_OP_768_269_1408/U1/Y (XOR2X1M)                       0.16      10.41 f
  DP_OP_768_269_1408/O1[128] (top_DP_OP_768_269_1408_1)
                                                          0.00      10.41 f
  U25279/Y (AO22XLM)                                      0.33      10.75 f
  div_remainder_r_reg_14__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U42/Y (OAI21X1M)                     0.24       9.07 r
  DP_OP_1128_134_535/U34/Y (AOI21X2M)                     0.14       9.22 f
  DP_OP_1128_134_535/U28/Y (OAI21X1M)                     0.23       9.44 r
  DP_OP_1128_134_535/U20/Y (AOI21X2M)                     0.14       9.59 f
  DP_OP_1128_134_535/U14/Y (OAI21X1M)                     0.20       9.79 r
  DP_OP_1128_134_535/U1988/Y (AO21X2M)                    0.23      10.02 r
  DP_OP_1128_134_535/U3/CO (ADDFX2M)                      0.32      10.34 r
  DP_OP_1128_134_535/U1/Y (XOR2XLM)                       0.09      10.43 f
  DP_OP_1128_134_535/O1[128] (top_DP_OP_1128_134_535_1)
                                                          0.00      10.43 f
  U10596/Y (AO22X2M)                                      0.31      10.75 f
  div_remainder_r_reg_59__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U42/Y (OAI21X1M)                     0.23       9.03 r
  DP_OP_1136_131_791/U34/Y (AOI21X2M)                     0.14       9.17 f
  DP_OP_1136_131_791/U28/Y (OAI21X1M)                     0.21       9.38 r
  DP_OP_1136_131_791/U1987/Y (AOI21X1M)                   0.20       9.57 f
  DP_OP_1136_131_791/U14/Y (OAI21X1M)                     0.22       9.79 r
  DP_OP_1136_131_791/U1988/Y (AO21X2M)                    0.24      10.02 r
  DP_OP_1136_131_791/U3/CO (ADDFX2M)                      0.32      10.34 r
  DP_OP_1136_131_791/U1/Y (XOR2XLM)                       0.09      10.43 f
  DP_OP_1136_131_791/O1[128] (top_DP_OP_1136_131_791_1)
                                                          0.00      10.43 f
  U10339/Y (AO22X2M)                                      0.31      10.75 f
  div_remainder_r_reg_60__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1160_122_1559/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1160_122_1559/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1160_122_1559/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1160_122_1559/U14/Y (OAI21X1M)                    0.20       9.79 r
  DP_OP_1160_122_1559/U1985/Y (AO21X2M)                   0.23      10.02 r
  DP_OP_1160_122_1559/U3/CO (ADDFX2M)                     0.32      10.34 r
  DP_OP_1160_122_1559/U1/Y (XOR2XLM)                      0.09      10.43 f
  DP_OP_1160_122_1559/O1[128] (top_DP_OP_1160_122_1559_1)
                                                          0.00      10.43 f
  U9568/Y (AO22X2M)                                       0.31      10.75 f
  div_remainder_r_reg_63__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1144_128_1047/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1144_128_1047/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1144_128_1047/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1144_128_1047/U14/Y (OAI21X1M)                    0.20       9.79 r
  DP_OP_1144_128_1047/U1985/Y (AO21X2M)                   0.23      10.02 r
  DP_OP_1144_128_1047/U3/CO (ADDFX2M)                     0.32      10.34 r
  DP_OP_1144_128_1047/U1/Y (XOR2XLM)                      0.09      10.43 f
  DP_OP_1144_128_1047/O1[128] (top_DP_OP_1144_128_1047_1)
                                                          0.00      10.43 f
  U10082/Y (AO22X2M)                                      0.31      10.75 f
  div_remainder_r_reg_61__128_/D (DFFQX1M)                0.00      10.75 f
  data arrival time                                                 10.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.22       8.77 r
  DP_OP_664_308_2961/U39/Y (AOI21X1M)                     0.20       8.97 f
  DP_OP_664_308_2961/U33/Y (OAI21X1M)                     0.22       9.19 r
  DP_OP_664_308_2961/U25/Y (AOI21X1M)                     0.20       9.39 f
  DP_OP_664_308_2961/U19/Y (OAI21X1M)                     0.22       9.61 r
  DP_OP_664_308_2961/U11/Y (AOI21X1M)                     0.20       9.81 f
  DP_OP_664_308_2961/U5/Y (OAI21X1M)                      0.20      10.00 r
  DP_OP_664_308_2961/U3/S (ADDFX2M)                       0.34      10.34 f
  DP_OP_664_308_2961/O1[127] (top_DP_OP_664_308_2961_1)
                                                          0.00      10.34 f
  U22994/Y (AO22X1M)                                      0.35      10.70 f
  div_remainder_r_reg_1__127_/D (DFFQX2M)                 0.00      10.70 f
  data arrival time                                                 10.70

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U42/Y (OAI21X1M)                     0.24       9.08 r
  DP_OP_888_224_4770/U34/Y (AOI21X2M)                     0.14       9.23 f
  DP_OP_888_224_4770/U28/Y (OAI21X1M)                     0.23       9.46 r
  DP_OP_888_224_4770/U20/Y (AOI21X2M)                     0.14       9.60 f
  DP_OP_888_224_4770/U14/Y (OAI21X1M)                     0.20       9.80 r
  DP_OP_888_224_4770/U1984/Y (AO21X2M)                    0.23      10.04 r
  DP_OP_888_224_4770/U3/S (ADDFX2M)                       0.30      10.34 f
  DP_OP_888_224_4770/O1[127] (top_DP_OP_888_224_4770_1)
                                                          0.00      10.34 f
  U19079/Y (AO22X1M)                                      0.35      10.69 f
  div_remainder_r_reg_29__127_/D (DFFQX2M)                0.00      10.69 f
  data arrival time                                                 10.69

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U42/Y (OAI21X1M)                    0.24       9.08 r
  DP_OP_1008_179_7140/U34/Y (AOI21X2M)                    0.14       9.23 f
  DP_OP_1008_179_7140/U28/Y (OAI21X1M)                    0.23       9.46 r
  DP_OP_1008_179_7140/U20/Y (AOI21X2M)                    0.14       9.60 f
  DP_OP_1008_179_7140/U14/Y (OAI21X1M)                    0.20       9.80 r
  DP_OP_1008_179_7140/U1988/Y (AO21X2M)                   0.23      10.04 r
  DP_OP_1008_179_7140/U3/S (ADDFX2M)                      0.30      10.34 f
  DP_OP_1008_179_7140/O1[127] (top_DP_OP_1008_179_7140_1)
                                                          0.00      10.34 f
  U14940/Y (AO22X1M)                                      0.35      10.69 f
  div_remainder_r_reg_44__127_/D (DFFQX2M)                0.00      10.69 f
  data arrival time                                                 10.69

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U42/Y (OAI21X1M)                     0.24       9.07 r
  DP_OP_1128_134_535/U34/Y (AOI21X2M)                     0.14       9.22 f
  DP_OP_1128_134_535/U28/Y (OAI21X1M)                     0.23       9.44 r
  DP_OP_1128_134_535/U20/Y (AOI21X2M)                     0.14       9.59 f
  DP_OP_1128_134_535/U14/Y (OAI21X1M)                     0.20       9.79 r
  DP_OP_1128_134_535/U1988/Y (AO21X2M)                    0.23      10.02 r
  DP_OP_1128_134_535/U3/S (ADDFX2M)                       0.30      10.33 f
  DP_OP_1128_134_535/O1[127] (top_DP_OP_1128_134_535_1)
                                                          0.00      10.33 f
  U10597/Y (AO22X1M)                                      0.35      10.68 f
  div_remainder_r_reg_59__127_/D (DFFQX2M)                0.00      10.68 f
  data arrival time                                                 10.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U42/Y (OAI21X1M)                     0.23       9.03 r
  DP_OP_1136_131_791/U34/Y (AOI21X2M)                     0.14       9.17 f
  DP_OP_1136_131_791/U28/Y (OAI21X1M)                     0.21       9.38 r
  DP_OP_1136_131_791/U1987/Y (AOI21X1M)                   0.20       9.57 f
  DP_OP_1136_131_791/U14/Y (OAI21X1M)                     0.22       9.79 r
  DP_OP_1136_131_791/U1988/Y (AO21X2M)                    0.24      10.02 r
  DP_OP_1136_131_791/U3/S (ADDFX2M)                       0.30      10.33 f
  DP_OP_1136_131_791/O1[127] (top_DP_OP_1136_131_791_1)
                                                          0.00      10.33 f
  U10340/Y (AO22X1M)                                      0.35      10.68 f
  div_remainder_r_reg_60__127_/D (DFFQX2M)                0.00      10.68 f
  data arrival time                                                 10.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1160_122_1559/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1160_122_1559/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1160_122_1559/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1160_122_1559/U14/Y (OAI21X1M)                    0.20       9.79 r
  DP_OP_1160_122_1559/U1985/Y (AO21X2M)                   0.23      10.02 r
  DP_OP_1160_122_1559/U3/S (ADDFX2M)                      0.30      10.33 f
  DP_OP_1160_122_1559/O1[127] (top_DP_OP_1160_122_1559_1)
                                                          0.00      10.33 f
  U9569/Y (AO22X1M)                                       0.35      10.68 f
  div_remainder_r_reg_63__127_/D (DFFQX2M)                0.00      10.68 f
  data arrival time                                                 10.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1144_128_1047/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1144_128_1047/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1144_128_1047/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1144_128_1047/U14/Y (OAI21X1M)                    0.20       9.79 r
  DP_OP_1144_128_1047/U1985/Y (AO21X2M)                   0.23      10.02 r
  DP_OP_1144_128_1047/U3/S (ADDFX2M)                      0.30      10.33 f
  DP_OP_1144_128_1047/O1[127] (top_DP_OP_1144_128_1047_1)
                                                          0.00      10.33 f
  U10083/Y (AO22X1M)                                      0.35      10.68 f
  div_remainder_r_reg_61__127_/D (DFFQX2M)                0.00      10.68 f
  data arrival time                                                 10.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.23       8.58 r
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.14       8.72 f
  DP_OP_1152_125_6901/U42/Y (OAI21X1M)                    0.23       8.95 r
  DP_OP_1152_125_6901/U34/Y (AOI21X2M)                    0.14       9.09 f
  DP_OP_1152_125_6901/U28/Y (OAI21X1M)                    0.23       9.32 r
  DP_OP_1152_125_6901/U20/Y (AOI21X2M)                    0.14       9.46 f
  DP_OP_1152_125_6901/U1984/Y (OAI21XLM)                  0.30       9.76 r
  DP_OP_1152_125_6901/U1985/Y (AO21X2M)                   0.26      10.02 r
  DP_OP_1152_125_6901/U3/S (ADDFX2M)                      0.30      10.32 f
  DP_OP_1152_125_6901/O1[127] (top_DP_OP_1152_125_6901_1)
                                                          0.00      10.32 f
  U9826/Y (AO22X1M)                                       0.35      10.67 f
  div_remainder_r_reg_62__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_768_269_1408/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_768_269_1408/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_768_269_1408/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_768_269_1408/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_768_269_1408/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_768_269_1408/U1985/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_768_269_1408/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_768_269_1408/O1[127] (top_DP_OP_768_269_1408_1)
                                                          0.00      10.32 f
  U23364/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_14__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_840_242_5248/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_840_242_5248/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_840_242_5248/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_840_242_5248/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_840_242_5248/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_840_242_5248/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_840_242_5248/O1[127] (top_DP_OP_840_242_5248_1)
                                                          0.00      10.32 f
  U20878/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_23__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_832_245_3490/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_832_245_3490/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_832_245_3490/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_832_245_3490/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_832_245_3490/U1985/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_832_245_3490/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_832_245_3490/O1[127] (top_DP_OP_832_245_3490_1)
                                                          0.00      10.32 f
  U21135/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_22__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_720_287_7791/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_720_287_7791/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_720_287_7791/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_720_287_7791/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_720_287_7791/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_720_287_7791/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_720_287_7791/O1[127] (top_DP_OP_720_287_7791_1)
                                                          0.00      10.32 f
  U8660/Y (AO22X1M)                                       0.35      10.67 f
  div_remainder_r_reg_8__127_/D (DFFQX2M)                 0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_808_254_4224/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_808_254_4224/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_808_254_4224/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_808_254_4224/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_808_254_4224/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_808_254_4224/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_808_254_4224/O1[127] (top_DP_OP_808_254_4224_1)
                                                          0.00      10.32 f
  U21926/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_19__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_712_290_9583/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_712_290_9583/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_712_290_9583/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_712_290_9583/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_712_290_9583/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_712_290_9583/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_712_290_9583/O1[127] (top_DP_OP_712_290_9583_1)
                                                          0.00      10.32 f
  U8920/Y (AO22X1M)                                       0.35      10.67 f
  div_remainder_r_reg_7__127_/D (DFFQX2M)                 0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_696_296_3985/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_696_296_3985/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_696_296_3985/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_696_296_3985/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_696_296_3985/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_696_296_3985/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_696_296_3985/O1[127] (top_DP_OP_696_296_3985_1)
                                                          0.00      10.32 f
  U11753/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_5__127_/D (DFFQX2M)                 0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_744_278_640/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_744_278_640/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_744_278_640/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_744_278_640/U14/Y (OAI21X1M)                      0.20       9.78 r
  DP_OP_744_278_640/U1984/Y (AO21X2M)                     0.23      10.01 r
  DP_OP_744_278_640/U3/S (ADDFX2M)                        0.30      10.32 f
  DP_OP_744_278_640/O1[127] (top_DP_OP_744_278_640_1)     0.00      10.32 f
  U24191/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_11__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_736_281_384/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_736_281_384/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_736_281_384/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_736_281_384/U14/Y (OAI21X1M)                      0.20       9.78 r
  DP_OP_736_281_384/U1984/Y (AO21X2M)                     0.23      10.01 r
  DP_OP_736_281_384/U3/S (ADDFX2M)                        0.30      10.32 f
  DP_OP_736_281_384/O1[127] (top_DP_OP_736_281_384_1)     0.00      10.32 f
  U24457/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_10__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_792_260_3712/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_792_260_3712/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_792_260_3712/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_792_260_3712/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_792_260_3712/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_792_260_3712/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_792_260_3712/O1[127] (top_DP_OP_792_260_3712_1)
                                                          0.00      10.32 f
  U22460/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_17__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_776_266_1664/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_776_266_1664/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_776_266_1664/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_776_266_1664/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_776_266_1664/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_776_266_1664/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_776_266_1664/O1[127] (top_DP_OP_776_266_1664_1)
                                                          0.00      10.32 f
  U23000/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_15__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_760_272_1152/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_760_272_1152/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_760_272_1152/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_760_272_1152/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_760_272_1152/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_760_272_1152/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_760_272_1152/O1[127] (top_DP_OP_760_272_1152_1)
                                                          0.00      10.32 f
  U23657/Y (AO22X1M)                                      0.35      10.67 f
  div_remainder_r_reg_13__127_/D (DFFQX2M)                0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__93_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__93_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__92_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__92_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__89_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__89_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__88_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__88_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__85_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__85_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__84_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__84_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__83_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__83_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__82_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__82_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__81_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__81_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__80_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__80_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__79_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__79_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__78_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__78_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__77_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__77_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__76_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__76_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__75_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__75_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__74_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__74_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__73_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__73_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__72_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__72_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__71_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__71_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__70_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__70_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__69_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__69_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__68_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__68_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__67_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__67_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__65_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__65_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__64_/D (DFFTRX4M)                 0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__64_/CK (DFFTRX4M)                0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_remainder_r_reg_0__1_/D (DFFTRX4M)                  0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__1_/CK (DFFTRX4M)                 0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__93_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__93_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__91_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__91_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__89_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__89_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__88_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__88_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__85_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__85_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__84_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__84_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__83_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__83_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__82_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__82_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__81_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__81_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__80_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__80_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__79_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__79_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__78_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__78_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__77_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__77_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__76_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__76_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__74_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__74_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__73_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__73_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__72_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__72_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__71_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__71_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__70_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__70_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__69_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__69_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__68_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__68_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_divisor_r_reg_0__67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U24910/Y (NOR2X4M)                                      0.07      10.36 f
  U24853/Y (CLKINVX12M)                                   0.10      10.46 r
  U29706/Y (CLKINVX40M)                                   0.17      10.64 f
  div_divisor_r_reg_0__67_/D (DFFTRX4M)                   0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_divisor_r_reg_0__67_/CK (DFFTRX4M)                  0.00      10.92 r
  library setup time                                     -0.20      10.72
  data required time                                                10.72
  --------------------------------------------------------------------------
  data required time                                                10.72
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_936_206_6306/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_936_206_6306/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_936_206_6306/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_936_206_6306/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_936_206_6306/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_936_206_6306/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_936_206_6306/U3/S (ADDFX2M)                       0.30      10.31 f
  DP_OP_936_206_6306/O1[127] (top_DP_OP_936_206_6306_1)
                                                          0.00      10.31 f
  U17413/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_35__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_920_212_5794/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_920_212_5794/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_920_212_5794/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_920_212_5794/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_920_212_5794/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_920_212_5794/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_920_212_5794/U3/S (ADDFX2M)                       0.30      10.31 f
  DP_OP_920_212_5794/O1[127] (top_DP_OP_920_212_5794_1)
                                                          0.00      10.31 f
  U18051/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_33__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_904_218_5282/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_904_218_5282/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_904_218_5282/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_904_218_5282/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_904_218_5282/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_904_218_5282/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_904_218_5282/U3/S (ADDFX2M)                       0.30      10.31 f
  DP_OP_904_218_5282/O1[127] (top_DP_OP_904_218_5282_1)
                                                          0.00      10.31 f
  U18565/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_31__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_816_251_4480/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_816_251_4480/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_816_251_4480/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_816_251_4480/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_816_251_4480/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_816_251_4480/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_816_251_4480/U3/S (ADDFX2M)                       0.30      10.31 f
  DP_OP_816_251_4480/O1[127] (top_DP_OP_816_251_4480_1)
                                                          0.00      10.31 f
  U21660/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_20__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_800_257_1920/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_800_257_1920/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_800_257_1920/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_800_257_1920/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_800_257_1920/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_800_257_1920/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_800_257_1920/U3/S (ADDFX2M)                       0.30      10.31 f
  DP_OP_800_257_1920/O1[127] (top_DP_OP_800_257_1920_1)
                                                          0.00      10.31 f
  U22193/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_18__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.14       8.82 f
  DP_OP_728_284_128/U42/Y (OAI21X1M)                      0.23       9.05 r
  DP_OP_728_284_128/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_728_284_128/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_728_284_128/U20/Y (AOI21X2M)                      0.14       9.57 f
  DP_OP_728_284_128/U14/Y (OAI21X1M)                      0.20       9.77 r
  DP_OP_728_284_128/U1984/Y (AO21X2M)                     0.23      10.01 r
  DP_OP_728_284_128/U3/S (ADDFX2M)                        0.30      10.31 f
  DP_OP_728_284_128/O1[127] (top_DP_OP_728_284_128_1)     0.00      10.31 f
  U8393/Y (AO22X1M)                                       0.35      10.66 f
  div_remainder_r_reg_9__127_/D (DFFQX2M)                 0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_784_263_3456/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_784_263_3456/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_784_263_3456/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_784_263_3456/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_784_263_3456/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_784_263_3456/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_784_263_3456/U3/S (ADDFX2M)                       0.30      10.31 f
  DP_OP_784_263_3456/O1[127] (top_DP_OP_784_263_3456_1)
                                                          0.00      10.31 f
  U22727/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_16__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1112_140_23/U42/Y (OAI21X1M)                      0.24       9.05 r
  DP_OP_1112_140_23/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_1112_140_23/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_1112_140_23/U20/Y (AOI21X2M)                      0.14       9.57 f
  DP_OP_1112_140_23/U14/Y (OAI21X1M)                      0.20       9.77 r
  DP_OP_1112_140_23/U1986/Y (AO21X2M)                     0.23      10.01 r
  DP_OP_1112_140_23/U3/S (ADDFX2M)                        0.30      10.31 f
  DP_OP_1112_140_23/O1[127] (top_DP_OP_1112_140_23_1)     0.00      10.31 f
  U11115/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_57__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1120_137_8198/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1120_137_8198/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1120_137_8198/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1120_137_8198/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1120_137_8198/U14/Y (OAI21X1M)                    0.22       9.77 r
  DP_OP_1120_137_8198/U1986/Y (AO21X2M)                   0.24      10.00 r
  DP_OP_1120_137_8198/U3/S (ADDFX2M)                      0.30      10.31 f
  DP_OP_1120_137_8198/O1[127] (top_DP_OP_1120_137_8198_1)
                                                          0.00      10.31 f
  U10854/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_58__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1064_158_6918/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1064_158_6918/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1064_158_6918/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1064_158_6918/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1064_158_6918/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1064_158_6918/U1986/Y (AO21X2M)                   0.23      10.01 r
  DP_OP_1064_158_6918/U3/S (ADDFX2M)                      0.30      10.31 f
  DP_OP_1064_158_6918/O1[127] (top_DP_OP_1064_158_6918_1)
                                                          0.00      10.31 f
  U12911/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_51__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1072_155_9222/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1072_155_9222/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1072_155_9222/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1072_155_9222/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1072_155_9222/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1072_155_9222/U1986/Y (AO21X2M)                   0.23      10.01 r
  DP_OP_1072_155_9222/U3/S (ADDFX2M)                      0.30      10.31 f
  DP_OP_1072_155_9222/O1[127] (top_DP_OP_1072_155_9222_1)
                                                          0.00      10.31 f
  U12654/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_52__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1048_164_6406/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1048_164_6406/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1048_164_6406/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1048_164_6406/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1048_164_6406/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1048_164_6406/U1986/Y (AO21X2M)                   0.23      10.01 r
  DP_OP_1048_164_6406/U3/S (ADDFX2M)                      0.30      10.31 f
  DP_OP_1048_164_6406/O1[127] (top_DP_OP_1048_164_6406_1)
                                                          0.00      10.31 f
  U13425/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_49__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1056_161_6662/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1056_161_6662/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1056_161_6662/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1056_161_6662/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1056_161_6662/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1056_161_6662/U1986/Y (AO21X2M)                   0.23      10.01 r
  DP_OP_1056_161_6662/U3/S (ADDFX2M)                      0.30      10.31 f
  DP_OP_1056_161_6662/O1[127] (top_DP_OP_1056_161_6662_1)
                                                          0.00      10.31 f
  U13168/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_50__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1016_176_7396/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1016_176_7396/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1016_176_7396/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1016_176_7396/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1016_176_7396/U14/Y (OAI21X1M)                    0.22       9.77 r
  DP_OP_1016_176_7396/U1986/Y (AO21X2M)                   0.24      10.00 r
  DP_OP_1016_176_7396/U3/S (ADDFX2M)                      0.30      10.31 f
  DP_OP_1016_176_7396/O1[127] (top_DP_OP_1016_176_7396_1)
                                                          0.00      10.31 f
  U14586/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_45__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1000_182_6884/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1000_182_6884/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1000_182_6884/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1000_182_6884/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1000_182_6884/U14/Y (OAI21X1M)                    0.22       9.77 r
  DP_OP_1000_182_6884/U1986/Y (AO21X2M)                   0.24      10.00 r
  DP_OP_1000_182_6884/U3/S (ADDFX2M)                      0.30      10.31 f
  DP_OP_1000_182_6884/O1[127] (top_DP_OP_1000_182_6884_1)
                                                          0.00      10.31 f
  U15224/Y (AO22X1M)                                      0.35      10.66 f
  div_remainder_r_reg_43__127_/D (DFFQX2M)                0.00      10.66 f
  data arrival time                                                 10.66

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U498/Y (OAI21XLM)                             0.31       8.24 r
  add_x_391/U35/Y (AOI21XLM)                              0.25       8.49 f
  add_x_391/U29/Y (OAI21X1M)                              0.22       8.71 r
  add_x_391/U21/Y (AOI21XLM)                              0.23       8.93 f
  add_x_391/U15/Y (OAI21X1M)                              0.22       9.15 r
  add_x_391/U502/Y (AO21XLM)                              0.27       9.42 r
  add_x_391/U500/CO (ADDFXLM)                             0.33       9.75 r
  add_x_391/U501/S (ADDFXLM)                              0.31      10.06 f
  add_x_391/SUM[126] (top_DW01_add_2)                     0.00      10.06 f
  U9308/Y (AO22XLM)                                       0.33      10.40 f
  U24591/Y (MX2XLM)                                       0.27      10.67 f
  div_remaindero_r_reg_62_/D (DFFQX1M)                    0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_62_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_688_299_3729/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_688_299_3729/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_688_299_3729/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_688_299_3729/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_688_299_3729/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_688_299_3729/U1985/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_688_299_3729/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_688_299_3729/O1[127] (top_DP_OP_688_299_3729_1)
                                                          0.00      10.30 f
  U14580/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_4__127_/D (DFFQX2M)                 0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_672_305_8815/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_672_305_8815/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_672_305_8815/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_672_305_8815/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_672_305_8815/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_672_305_8815/U1985/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_672_305_8815/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_672_305_8815/O1[127] (top_DP_OP_672_305_8815_1)
                                                          0.00      10.30 f
  U20234/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_2__127_/D (DFFQX2M)                 0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_680_302_3473/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_680_302_3473/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_680_302_3473/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_680_302_3473/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_680_302_3473/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_680_302_3473/U1985/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_680_302_3473/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_680_302_3473/O1[127] (top_DP_OP_680_302_3473_1)
                                                          0.00      10.30 f
  U17407/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_3__127_/D (DFFQX2M)                 0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__127_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_992_185_5126/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_992_185_5126/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_992_185_5126/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_992_185_5126/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_992_185_5126/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_992_185_5126/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_992_185_5126/O1[127] (top_DP_OP_992_185_5126_1)
                                                          0.00      10.30 f
  U15481/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_42__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_984_188_6372/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_984_188_6372/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_984_188_6372/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_984_188_6372/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_984_188_6372/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_984_188_6372/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_984_188_6372/O1[127] (top_DP_OP_984_188_6372_1)
                                                          0.00      10.30 f
  U15738/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_41__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_976_191_6116/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_976_191_6116/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_976_191_6116/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_976_191_6116/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_976_191_6116/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_976_191_6116/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_976_191_6116/O1[127] (top_DP_OP_976_191_6116_1)
                                                          0.00      10.30 f
  U15995/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_40__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_968_194_5860/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_968_194_5860/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_968_194_5860/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_968_194_5860/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_968_194_5860/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_968_194_5860/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_968_194_5860/O1[127] (top_DP_OP_968_194_5860_1)
                                                          0.00      10.30 f
  U16252/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_39__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_960_197_3556/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_960_197_3556/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_960_197_3556/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_960_197_3556/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_960_197_3556/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_960_197_3556/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_960_197_3556/O1[127] (top_DP_OP_960_197_3556_1)
                                                          0.00      10.30 f
  U16509/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_38__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_952_200_5348/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_952_200_5348/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_952_200_5348/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_952_200_5348/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_952_200_5348/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_952_200_5348/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_952_200_5348/O1[127] (top_DP_OP_952_200_5348_1)
                                                          0.00      10.30 f
  U16770/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_37__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_944_203_5092/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_944_203_5092/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_944_203_5092/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_944_203_5092/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_944_203_5092/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_944_203_5092/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_944_203_5092/O1[127] (top_DP_OP_944_203_5092_1)
                                                          0.00      10.30 f
  U17150/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_36__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_704_293_9327/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_704_293_9327/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_704_293_9327/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_704_293_9327/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_704_293_9327/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_704_293_9327/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_704_293_9327/O1[127] (top_DP_OP_704_293_9327_1)
                                                          0.00      10.32 f
  U9179/Y (AO22X1M)                                       0.35      10.67 f
  div_remainder_r_reg_6__127_/D (DFFQX1M)                 0.00      10.67 f
  data arrival time                                                 10.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__127_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_928_209_6050/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_928_209_6050/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_928_209_6050/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_928_209_6050/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_928_209_6050/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_928_209_6050/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_928_209_6050/O1[127] (top_DP_OP_928_209_6050_1)
                                                          0.00      10.30 f
  U17767/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_34__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_912_215_7586/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_912_215_7586/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_912_215_7586/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_912_215_7586/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_912_215_7586/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_912_215_7586/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_912_215_7586/O1[127] (top_DP_OP_912_215_7586_1)
                                                          0.00      10.30 f
  U18308/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_32__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_896_221_5026/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_896_221_5026/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_896_221_5026/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_896_221_5026/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_896_221_5026/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_896_221_5026/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_896_221_5026/O1[127] (top_DP_OP_896_221_5026_1)
                                                          0.00      10.30 f
  U18822/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_30__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_880_227_2466/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_880_227_2466/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_880_227_2466/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_880_227_2466/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_880_227_2466/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_880_227_2466/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_880_227_2466/O1[127] (top_DP_OP_880_227_2466_1)
                                                          0.00      10.30 f
  U19336/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_28__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_872_230_4258/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_872_230_4258/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_872_230_4258/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_872_230_4258/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_872_230_4258/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_872_230_4258/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_872_230_4258/O1[127] (top_DP_OP_872_230_4258_1)
                                                          0.00      10.30 f
  U19597/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_27__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_864_233_4002/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_864_233_4002/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_864_233_4002/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_864_233_4002/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_864_233_4002/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_864_233_4002/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_864_233_4002/O1[127] (top_DP_OP_864_233_4002_1)
                                                          0.00      10.30 f
  U19977/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_26__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1104_143_9734/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1104_143_9734/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1104_143_9734/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1104_143_9734/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1104_143_9734/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1104_143_9734/U1987/Y (AO21X2M)                   0.23      10.00 r
  DP_OP_1104_143_9734/U3/S (ADDFX2M)                      0.30      10.30 f
  DP_OP_1104_143_9734/O1[127] (top_DP_OP_1104_143_9734_1)
                                                          0.00      10.30 f
  U11495/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_56__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_856_236_5760/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_856_236_5760/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_856_236_5760/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_856_236_5760/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_856_236_5760/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_856_236_5760/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_856_236_5760/O1[127] (top_DP_OP_856_236_5760_1)
                                                          0.00      10.30 f
  U20240/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_25__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1096_146_7942/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1096_146_7942/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1096_146_7942/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1096_146_7942/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1096_146_7942/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1096_146_7942/U1987/Y (AO21X2M)                   0.23      10.00 r
  DP_OP_1096_146_7942/U3/S (ADDFX2M)                      0.30      10.30 f
  DP_OP_1096_146_7942/O1[127] (top_DP_OP_1096_146_7942_1)
                                                          0.00      10.30 f
  U11759/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_55__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_848_239_5504/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_848_239_5504/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_848_239_5504/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_848_239_5504/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_848_239_5504/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_848_239_5504/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_848_239_5504/O1[127] (top_DP_OP_848_239_5504_1)
                                                          0.00      10.30 f
  U20594/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_24__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_824_248_4736/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_824_248_4736/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_824_248_4736/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_824_248_4736/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_824_248_4736/U1984/Y (AO21X2M)                    0.23      10.00 r
  DP_OP_824_248_4736/U3/S (ADDFX2M)                       0.30      10.30 f
  DP_OP_824_248_4736/O1[127] (top_DP_OP_824_248_4736_1)
                                                          0.00      10.30 f
  U21393/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_21__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1040_167_4102/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1040_167_4102/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1040_167_4102/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1040_167_4102/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1040_167_4102/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1040_167_4102/U1987/Y (AO21X2M)                   0.23      10.00 r
  DP_OP_1040_167_4102/U3/S (ADDFX2M)                      0.30      10.30 f
  DP_OP_1040_167_4102/O1[127] (top_DP_OP_1040_167_4102_1)
                                                          0.00      10.30 f
  U13682/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_48__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1032_170_5894/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1032_170_5894/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1032_170_5894/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1032_170_5894/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1032_170_5894/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1032_170_5894/U1987/Y (AO21X2M)                   0.23      10.00 r
  DP_OP_1032_170_5894/U3/S (ADDFX2M)                      0.30      10.30 f
  DP_OP_1032_170_5894/O1[127] (top_DP_OP_1032_170_5894_1)
                                                          0.00      10.30 f
  U13943/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_47__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1024_173_5638/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1024_173_5638/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1024_173_5638/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1024_173_5638/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1024_173_5638/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1024_173_5638/U1987/Y (AO21X2M)                   0.23      10.00 r
  DP_OP_1024_173_5638/U3/S (ADDFX2M)                      0.30      10.30 f
  DP_OP_1024_173_5638/O1[127] (top_DP_OP_1024_173_5638_1)
                                                          0.00      10.30 f
  U14323/Y (AO22X1M)                                      0.35      10.65 f
  div_remainder_r_reg_46__127_/D (DFFQX2M)                0.00      10.65 f
  data arrival time                                                 10.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_752_275_2944/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_752_275_2944/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_752_275_2944/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_752_275_2944/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_752_275_2944/U1984/Y (AO21X2M)                    0.23      10.01 r
  DP_OP_752_275_2944/U3/S (ADDFX2M)                       0.30      10.32 f
  DP_OP_752_275_2944/O1[127] (top_DP_OP_752_275_2944_1)
                                                          0.00      10.32 f
  U25551/Y (AO22XLM)                                      0.33      10.64 f
  div_remainder_r_reg_12__127_/D (DFFQX2M)                0.00      10.64 f
  data arrival time                                                 10.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1088_149_7686/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1088_149_7686/U34/Y (AOI21X2M)                    0.14       9.16 f
  DP_OP_1088_149_7686/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1088_149_7686/U20/Y (AOI21X2M)                    0.14       9.53 f
  DP_OP_1088_149_7686/U14/Y (OAI21X1M)                    0.20       9.73 r
  DP_OP_1088_149_7686/U1984/Y (AO21X2M)                   0.23       9.96 r
  DP_OP_1088_149_7686/U3/S (ADDFX2M)                      0.30      10.27 f
  DP_OP_1088_149_7686/O1[127] (top_DP_OP_1088_149_7686_1)
                                                          0.00      10.27 f
  U12113/Y (AO22X1M)                                      0.35      10.62 f
  div_remainder_r_reg_54__127_/D (DFFQX2M)                0.00      10.62 f
  data arrival time                                                 10.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1080_152_7430/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1080_152_7430/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1080_152_7430/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1080_152_7430/U20/Y (AOI21X2M)                    0.14       9.52 f
  DP_OP_1080_152_7430/U14/Y (OAI21X1M)                    0.20       9.73 r
  DP_OP_1080_152_7430/U1984/Y (AO21X2M)                   0.23       9.96 r
  DP_OP_1080_152_7430/U3/S (ADDFX2M)                      0.30      10.26 f
  DP_OP_1080_152_7430/O1[127] (top_DP_OP_1080_152_7430_1)
                                                          0.00      10.26 f
  U12397/Y (AO22X1M)                                      0.35      10.61 f
  div_remainder_r_reg_53__127_/D (DFFQX2M)                0.00      10.61 f
  data arrival time                                                 10.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__127_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: div_divisor_i[62]
              (input port clocked by clk)
  Endpoint: div_data_valid_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[62] (in)                                  0.00       5.70 f
  U24951/Y (INVX1M)                                       0.06       5.76 r
  U29701/Y (NAND3X2M)                                     0.16       5.92 f
  U29700/Y (NOR2X4M)                                      0.11       6.03 r
  U24852/Y (NAND3X2M)                                     0.13       6.15 f
  U24851/Y (NOR2BX2M)                                     0.15       6.30 r
  U24946/Y (NAND2X2M)                                     0.09       6.38 f
  U24850/Y (NOR3BX2M)                                     0.22       6.60 r
  U24943/Y (INVX2M)                                       0.06       6.66 f
  U24942/Y (OR3X2M)                                       0.22       6.87 f
  U24849/Y (OR2X2M)                                       0.18       7.06 f
  U29708/Y (OR2X4M)                                       0.15       7.21 f
  U24962/Y (OR3X4M)                                       0.23       7.44 f
  U24963/Y (OR3X4M)                                       0.19       7.64 f
  U24964/Y (NOR2X3M)                                      0.10       7.73 r
  U24848/Y (NAND2BX2M)                                    0.11       7.84 f
  U24934/Y (NOR2X4M)                                      0.12       7.97 r
  U24933/Y (NAND2X4M)                                     0.08       8.05 f
  U24931/Y (NOR2X4M)                                      0.09       8.14 r
  U24930/Y (NAND2X2M)                                     0.07       8.21 f
  U24929/Y (OR2X2M)                                       0.18       8.40 f
  U24928/Y (OR2X4M)                                       0.15       8.55 f
  U24927/Y (OR2X4M)                                       0.15       8.69 f
  U24926/Y (OR2X4M)                                       0.15       8.84 f
  U24925/Y (OR2X4M)                                       0.15       8.99 f
  C35132/Y (OR2X4M)                                       0.15       9.13 f
  C35131/Y (OR2X4M)                                       0.15       9.28 f
  C35130/Y (OR2X4M)                                       0.15       9.43 f
  U24921/Y (NOR2BX4M)                                     0.10       9.53 r
  U24847/Y (NAND3BX2M)                                    0.13       9.66 f
  U24919/Y (NOR2X2M)                                      0.13       9.79 r
  U25598/Y (AND2X4M)                                      0.17       9.96 r
  U24916/Y (NAND2X4M)                                     0.07      10.03 f
  U24914/Y (NOR2X4M)                                      0.11      10.14 r
  U24913/Y (NAND2X4M)                                     0.08      10.22 f
  U24911/Y (INVX4M)                                       0.07      10.29 r
  U29704/Y (INVXLM)                                       0.06      10.35 f
  div_data_valid_r_reg_0_/RN (DFFTRX1M)                   0.00      10.35 f
  data arrival time                                                 10.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_data_valid_r_reg_0_/CK (DFFTRX1M)                   0.00      10.92 r
  library setup time                                     -0.28      10.64
  data required time                                                10.64
  --------------------------------------------------------------------------
  data required time                                                10.64
  data arrival time                                                -10.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.22       8.77 r
  DP_OP_664_308_2961/U39/Y (AOI21X1M)                     0.20       8.97 f
  DP_OP_664_308_2961/U33/Y (OAI21X1M)                     0.22       9.19 r
  DP_OP_664_308_2961/U25/Y (AOI21X1M)                     0.20       9.39 f
  DP_OP_664_308_2961/U19/Y (OAI21X1M)                     0.22       9.61 r
  DP_OP_664_308_2961/U11/Y (AOI21X1M)                     0.20       9.81 f
  DP_OP_664_308_2961/U4/Y (XOR2XLM)                       0.18       9.99 f
  DP_OP_664_308_2961/O1[126] (top_DP_OP_664_308_2961_1)
                                                          0.00       9.99 f
  U22995/Y (AO22X1M)                                      0.35      10.34 f
  div_remainder_r_reg_1__126_/D (DFFQX2M)                 0.00      10.34 f
  data arrival time                                                 10.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U498/Y (OAI21XLM)                             0.31       8.24 r
  add_x_391/U35/Y (AOI21XLM)                              0.25       8.49 f
  add_x_391/U29/Y (OAI21X1M)                              0.22       8.71 r
  add_x_391/U21/Y (AOI21XLM)                              0.23       8.93 f
  add_x_391/U15/Y (OAI21X1M)                              0.22       9.15 r
  add_x_391/U502/Y (AO21XLM)                              0.27       9.42 r
  add_x_391/U500/S (ADDFXLM)                              0.30       9.72 f
  add_x_391/SUM[125] (top_DW01_add_2)                     0.00       9.72 f
  U9309/Y (AO22XLM)                                       0.33      10.05 f
  U24592/Y (MX2XLM)                                       0.27      10.32 f
  div_remaindero_r_reg_61_/D (DFFQX1M)                    0.00      10.32 f
  data arrival time                                                 10.32

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_61_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U42/Y (OAI21X1M)                     0.24       9.08 r
  DP_OP_888_224_4770/U34/Y (AOI21X2M)                     0.14       9.23 f
  DP_OP_888_224_4770/U28/Y (OAI21X1M)                     0.23       9.46 r
  DP_OP_888_224_4770/U20/Y (AOI21X2M)                     0.14       9.60 f
  DP_OP_888_224_4770/U14/Y (OAI21X1M)                     0.20       9.80 r
  DP_OP_888_224_4770/U5/Y (XNOR2XLM)                      0.09       9.89 f
  DP_OP_888_224_4770/O1[126] (top_DP_OP_888_224_4770_1)
                                                          0.00       9.89 f
  U19080/Y (AO22X1M)                                      0.35      10.25 f
  div_remainder_r_reg_29__126_/D (DFFQX2M)                0.00      10.25 f
  data arrival time                                                 10.25

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U42/Y (OAI21X1M)                    0.24       9.08 r
  DP_OP_1008_179_7140/U34/Y (AOI21X2M)                    0.14       9.23 f
  DP_OP_1008_179_7140/U28/Y (OAI21X1M)                    0.23       9.46 r
  DP_OP_1008_179_7140/U20/Y (AOI21X2M)                    0.14       9.60 f
  DP_OP_1008_179_7140/U14/Y (OAI21X1M)                    0.20       9.80 r
  DP_OP_1008_179_7140/U5/Y (XNOR2XLM)                     0.09       9.89 f
  DP_OP_1008_179_7140/O1[126] (top_DP_OP_1008_179_7140_1)
                                                          0.00       9.89 f
  U14941/Y (AO22X1M)                                      0.35      10.25 f
  div_remainder_r_reg_44__126_/D (DFFQX2M)                0.00      10.25 f
  data arrival time                                                 10.25

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U42/Y (OAI21X1M)                     0.24       9.07 r
  DP_OP_1128_134_535/U34/Y (AOI21X2M)                     0.14       9.22 f
  DP_OP_1128_134_535/U28/Y (OAI21X1M)                     0.23       9.44 r
  DP_OP_1128_134_535/U20/Y (AOI21X2M)                     0.14       9.59 f
  DP_OP_1128_134_535/U14/Y (OAI21X1M)                     0.20       9.79 r
  DP_OP_1128_134_535/U5/Y (XNOR2XLM)                      0.09       9.88 f
  DP_OP_1128_134_535/O1[126] (top_DP_OP_1128_134_535_1)
                                                          0.00       9.88 f
  U10598/Y (AO22X1M)                                      0.35      10.23 f
  div_remainder_r_reg_59__126_/D (DFFQX2M)                0.00      10.23 f
  data arrival time                                                 10.23

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1160_122_1559/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1160_122_1559/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1160_122_1559/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1160_122_1559/U14/Y (OAI21X1M)                    0.20       9.79 r
  DP_OP_1160_122_1559/U5/Y (XNOR2XLM)                     0.09       9.88 f
  DP_OP_1160_122_1559/O1[126] (top_DP_OP_1160_122_1559_1)
                                                          0.00       9.88 f
  U9570/Y (AO22X1M)                                       0.35      10.23 f
  div_remainder_r_reg_63__126_/D (DFFQX2M)                0.00      10.23 f
  data arrival time                                                 10.23

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1144_128_1047/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1144_128_1047/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1144_128_1047/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1144_128_1047/U14/Y (OAI21X1M)                    0.20       9.79 r
  DP_OP_1144_128_1047/U5/Y (XNOR2XLM)                     0.09       9.88 f
  DP_OP_1144_128_1047/O1[126] (top_DP_OP_1144_128_1047_1)
                                                          0.00       9.88 f
  U10084/Y (AO22X1M)                                      0.35      10.23 f
  div_remainder_r_reg_61__126_/D (DFFQX2M)                0.00      10.23 f
  data arrival time                                                 10.23

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U42/Y (OAI21X1M)                     0.23       9.03 r
  DP_OP_1136_131_791/U34/Y (AOI21X2M)                     0.14       9.17 f
  DP_OP_1136_131_791/U28/Y (OAI21X1M)                     0.21       9.38 r
  DP_OP_1136_131_791/U1987/Y (AOI21X1M)                   0.20       9.57 f
  DP_OP_1136_131_791/U14/Y (OAI21X1M)                     0.22       9.79 r
  DP_OP_1136_131_791/U5/Y (XNOR2XLM)                      0.09       9.88 f
  DP_OP_1136_131_791/O1[126] (top_DP_OP_1136_131_791_1)
                                                          0.00       9.88 f
  U10341/Y (AO22X1M)                                      0.35      10.23 f
  div_remainder_r_reg_60__126_/D (DFFQX2M)                0.00      10.23 f
  data arrival time                                                 10.23

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_768_269_1408/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_768_269_1408/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_768_269_1408/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_768_269_1408/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_768_269_1408/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_768_269_1408/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_768_269_1408/O1[126] (top_DP_OP_768_269_1408_1)
                                                          0.00       9.87 f
  U23365/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_14__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_840_242_5248/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_840_242_5248/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_840_242_5248/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_840_242_5248/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_840_242_5248/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_840_242_5248/O1[126] (top_DP_OP_840_242_5248_1)
                                                          0.00       9.87 f
  U20879/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_23__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_832_245_3490/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_832_245_3490/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_832_245_3490/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_832_245_3490/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_832_245_3490/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_832_245_3490/O1[126] (top_DP_OP_832_245_3490_1)
                                                          0.00       9.87 f
  U21136/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_22__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_720_287_7791/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_720_287_7791/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_720_287_7791/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_720_287_7791/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_720_287_7791/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_720_287_7791/O1[126] (top_DP_OP_720_287_7791_1)
                                                          0.00       9.87 f
  U8661/Y (AO22X1M)                                       0.35      10.22 f
  div_remainder_r_reg_8__126_/D (DFFQX2M)                 0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_808_254_4224/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_808_254_4224/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_808_254_4224/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_808_254_4224/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_808_254_4224/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_808_254_4224/O1[126] (top_DP_OP_808_254_4224_1)
                                                          0.00       9.87 f
  U21927/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_19__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_712_290_9583/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_712_290_9583/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_712_290_9583/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_712_290_9583/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_712_290_9583/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_712_290_9583/O1[126] (top_DP_OP_712_290_9583_1)
                                                          0.00       9.87 f
  U8921/Y (AO22X1M)                                       0.35      10.22 f
  div_remainder_r_reg_7__126_/D (DFFQX2M)                 0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_704_293_9327/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_704_293_9327/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_704_293_9327/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_704_293_9327/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_704_293_9327/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_704_293_9327/O1[126] (top_DP_OP_704_293_9327_1)
                                                          0.00       9.87 f
  U9180/Y (AO22X1M)                                       0.35      10.22 f
  div_remainder_r_reg_6__126_/D (DFFQX2M)                 0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_696_296_3985/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_696_296_3985/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_696_296_3985/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_696_296_3985/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_696_296_3985/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_696_296_3985/O1[126] (top_DP_OP_696_296_3985_1)
                                                          0.00       9.87 f
  U11754/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_5__126_/D (DFFQX2M)                 0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_752_275_2944/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_752_275_2944/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_752_275_2944/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_752_275_2944/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_752_275_2944/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_752_275_2944/O1[126] (top_DP_OP_752_275_2944_1)
                                                          0.00       9.87 f
  U23925/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_12__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_744_278_640/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_744_278_640/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_744_278_640/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_744_278_640/U14/Y (OAI21X1M)                      0.20       9.78 r
  DP_OP_744_278_640/U5/Y (XNOR2XLM)                       0.09       9.87 f
  DP_OP_744_278_640/O1[126] (top_DP_OP_744_278_640_1)     0.00       9.87 f
  U24192/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_11__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_736_281_384/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_736_281_384/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_736_281_384/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_736_281_384/U14/Y (OAI21X1M)                      0.20       9.78 r
  DP_OP_736_281_384/U5/Y (XNOR2XLM)                       0.09       9.87 f
  DP_OP_736_281_384/O1[126] (top_DP_OP_736_281_384_1)     0.00       9.87 f
  U24458/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_10__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_792_260_3712/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_792_260_3712/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_792_260_3712/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_792_260_3712/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_792_260_3712/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_792_260_3712/O1[126] (top_DP_OP_792_260_3712_1)
                                                          0.00       9.87 f
  U22461/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_17__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_776_266_1664/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_776_266_1664/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_776_266_1664/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_776_266_1664/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_776_266_1664/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_776_266_1664/O1[126] (top_DP_OP_776_266_1664_1)
                                                          0.00       9.87 f
  U23001/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_15__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_936_206_6306/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_936_206_6306/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_936_206_6306/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_936_206_6306/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_936_206_6306/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_936_206_6306/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_936_206_6306/O1[126] (top_DP_OP_936_206_6306_1)
                                                          0.00       9.86 f
  U17414/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_35__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_920_212_5794/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_920_212_5794/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_920_212_5794/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_920_212_5794/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_920_212_5794/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_920_212_5794/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_920_212_5794/O1[126] (top_DP_OP_920_212_5794_1)
                                                          0.00       9.86 f
  U18052/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_33__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_904_218_5282/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_904_218_5282/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_904_218_5282/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_904_218_5282/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_904_218_5282/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_904_218_5282/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_904_218_5282/O1[126] (top_DP_OP_904_218_5282_1)
                                                          0.00       9.86 f
  U18566/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_31__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_816_251_4480/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_816_251_4480/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_816_251_4480/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_816_251_4480/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_816_251_4480/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_816_251_4480/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_816_251_4480/O1[126] (top_DP_OP_816_251_4480_1)
                                                          0.00       9.86 f
  U21661/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_20__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_800_257_1920/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_800_257_1920/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_800_257_1920/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_800_257_1920/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_800_257_1920/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_800_257_1920/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_800_257_1920/O1[126] (top_DP_OP_800_257_1920_1)
                                                          0.00       9.86 f
  U22194/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_18__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.14       8.82 f
  DP_OP_728_284_128/U42/Y (OAI21X1M)                      0.23       9.05 r
  DP_OP_728_284_128/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_728_284_128/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_728_284_128/U20/Y (AOI21X2M)                      0.14       9.57 f
  DP_OP_728_284_128/U14/Y (OAI21X1M)                      0.20       9.77 r
  DP_OP_728_284_128/U5/Y (XNOR2XLM)                       0.09       9.86 f
  DP_OP_728_284_128/O1[126] (top_DP_OP_728_284_128_1)     0.00       9.86 f
  U8394/Y (AO22X1M)                                       0.35      10.22 f
  div_remainder_r_reg_9__126_/D (DFFQX2M)                 0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_784_263_3456/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_784_263_3456/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_784_263_3456/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_784_263_3456/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_784_263_3456/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_784_263_3456/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_784_263_3456/O1[126] (top_DP_OP_784_263_3456_1)
                                                          0.00       9.86 f
  U22728/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_16__126_/D (DFFQX2M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1112_140_23/U42/Y (OAI21X1M)                      0.24       9.05 r
  DP_OP_1112_140_23/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_1112_140_23/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_1112_140_23/U20/Y (AOI21X2M)                      0.14       9.57 f
  DP_OP_1112_140_23/U14/Y (OAI21X1M)                      0.20       9.77 r
  DP_OP_1112_140_23/U5/Y (XNOR2XLM)                       0.09       9.86 f
  DP_OP_1112_140_23/O1[126] (top_DP_OP_1112_140_23_1)     0.00       9.86 f
  U11118/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_57__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1064_158_6918/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1064_158_6918/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1064_158_6918/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1064_158_6918/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1064_158_6918/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1064_158_6918/U5/Y (XNOR2XLM)                     0.09       9.86 f
  DP_OP_1064_158_6918/O1[126] (top_DP_OP_1064_158_6918_1)
                                                          0.00       9.86 f
  U12912/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_51__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1072_155_9222/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1072_155_9222/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1072_155_9222/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1072_155_9222/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1072_155_9222/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1072_155_9222/U5/Y (XNOR2XLM)                     0.09       9.86 f
  DP_OP_1072_155_9222/O1[126] (top_DP_OP_1072_155_9222_1)
                                                          0.00       9.86 f
  U12655/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_52__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1048_164_6406/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1048_164_6406/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1048_164_6406/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1048_164_6406/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1048_164_6406/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1048_164_6406/U5/Y (XNOR2XLM)                     0.09       9.86 f
  DP_OP_1048_164_6406/O1[126] (top_DP_OP_1048_164_6406_1)
                                                          0.00       9.86 f
  U13426/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_49__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1056_161_6662/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1056_161_6662/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1056_161_6662/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1056_161_6662/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1056_161_6662/U14/Y (OAI21X1M)                    0.20       9.77 r
  DP_OP_1056_161_6662/U5/Y (XNOR2XLM)                     0.09       9.86 f
  DP_OP_1056_161_6662/O1[126] (top_DP_OP_1056_161_6662_1)
                                                          0.00       9.86 f
  U13169/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_50__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1120_137_8198/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1120_137_8198/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1120_137_8198/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1120_137_8198/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1120_137_8198/U14/Y (OAI21X1M)                    0.22       9.77 r
  DP_OP_1120_137_8198/U5/Y (XNOR2XLM)                     0.09       9.86 f
  DP_OP_1120_137_8198/O1[126] (top_DP_OP_1120_137_8198_1)
                                                          0.00       9.86 f
  U10855/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_58__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1016_176_7396/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1016_176_7396/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1016_176_7396/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1016_176_7396/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1016_176_7396/U14/Y (OAI21X1M)                    0.22       9.77 r
  DP_OP_1016_176_7396/U5/Y (XNOR2XLM)                     0.09       9.86 f
  DP_OP_1016_176_7396/O1[126] (top_DP_OP_1016_176_7396_1)
                                                          0.00       9.86 f
  U14587/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_45__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1000_182_6884/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1000_182_6884/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1000_182_6884/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1000_182_6884/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1000_182_6884/U14/Y (OAI21X1M)                    0.22       9.77 r
  DP_OP_1000_182_6884/U5/Y (XNOR2XLM)                     0.09       9.86 f
  DP_OP_1000_182_6884/O1[126] (top_DP_OP_1000_182_6884_1)
                                                          0.00       9.86 f
  U15225/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_43__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.23       8.58 r
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.14       8.72 f
  DP_OP_1152_125_6901/U42/Y (OAI21X1M)                    0.23       8.95 r
  DP_OP_1152_125_6901/U34/Y (AOI21X2M)                    0.14       9.09 f
  DP_OP_1152_125_6901/U28/Y (OAI21X1M)                    0.23       9.32 r
  DP_OP_1152_125_6901/U20/Y (AOI21X2M)                    0.14       9.46 f
  DP_OP_1152_125_6901/U1984/Y (OAI21XLM)                  0.30       9.76 r
  DP_OP_1152_125_6901/U5/Y (XNOR2XLM)                     0.10       9.85 f
  DP_OP_1152_125_6901/O1[126] (top_DP_OP_1152_125_6901_1)
                                                          0.00       9.85 f
  U9827/Y (AO22X1M)                                       0.35      10.21 f
  div_remainder_r_reg_62__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_672_305_8815/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_672_305_8815/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_672_305_8815/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_672_305_8815/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_672_305_8815/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_672_305_8815/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_672_305_8815/O1[126] (top_DP_OP_672_305_8815_1)
                                                          0.00       9.86 f
  U20235/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_2__126_/D (DFFQX2M)                 0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_680_302_3473/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_680_302_3473/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_680_302_3473/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_680_302_3473/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_680_302_3473/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_680_302_3473/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_680_302_3473/O1[126] (top_DP_OP_680_302_3473_1)
                                                          0.00       9.86 f
  U17408/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_3__126_/D (DFFQX2M)                 0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_992_185_5126/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_992_185_5126/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_992_185_5126/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_992_185_5126/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_992_185_5126/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_992_185_5126/O1[126] (top_DP_OP_992_185_5126_1)
                                                          0.00       9.85 f
  U15482/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_42__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_984_188_6372/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_984_188_6372/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_984_188_6372/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_984_188_6372/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_984_188_6372/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_984_188_6372/O1[126] (top_DP_OP_984_188_6372_1)
                                                          0.00       9.85 f
  U15739/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_41__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_976_191_6116/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_976_191_6116/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_976_191_6116/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_976_191_6116/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_976_191_6116/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_976_191_6116/O1[126] (top_DP_OP_976_191_6116_1)
                                                          0.00       9.85 f
  U15996/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_40__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_968_194_5860/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_968_194_5860/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_968_194_5860/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_968_194_5860/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_968_194_5860/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_968_194_5860/O1[126] (top_DP_OP_968_194_5860_1)
                                                          0.00       9.85 f
  U16253/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_39__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_960_197_3556/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_960_197_3556/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_960_197_3556/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_960_197_3556/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_960_197_3556/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_960_197_3556/O1[126] (top_DP_OP_960_197_3556_1)
                                                          0.00       9.85 f
  U16510/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_38__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_952_200_5348/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_952_200_5348/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_952_200_5348/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_952_200_5348/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_952_200_5348/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_952_200_5348/O1[126] (top_DP_OP_952_200_5348_1)
                                                          0.00       9.85 f
  U16773/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_37__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_944_203_5092/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_944_203_5092/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_944_203_5092/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_944_203_5092/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_944_203_5092/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_944_203_5092/O1[126] (top_DP_OP_944_203_5092_1)
                                                          0.00       9.85 f
  U17151/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_36__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_760_272_1152/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_760_272_1152/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_760_272_1152/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_760_272_1152/U14/Y (OAI21X1M)                     0.20       9.78 r
  DP_OP_760_272_1152/U5/Y (XNOR2XLM)                      0.09       9.87 f
  DP_OP_760_272_1152/O1[126] (top_DP_OP_760_272_1152_1)
                                                          0.00       9.87 f
  U23658/Y (AO22X1M)                                      0.35      10.22 f
  div_remainder_r_reg_13__126_/D (DFFQX1M)                0.00      10.22 f
  data arrival time                                                 10.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__126_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_928_209_6050/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_928_209_6050/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_928_209_6050/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_928_209_6050/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_928_209_6050/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_928_209_6050/O1[126] (top_DP_OP_928_209_6050_1)
                                                          0.00       9.85 f
  U17768/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_34__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_912_215_7586/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_912_215_7586/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_912_215_7586/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_912_215_7586/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_912_215_7586/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_912_215_7586/O1[126] (top_DP_OP_912_215_7586_1)
                                                          0.00       9.85 f
  U18309/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_32__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_896_221_5026/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_896_221_5026/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_896_221_5026/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_896_221_5026/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_896_221_5026/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_896_221_5026/O1[126] (top_DP_OP_896_221_5026_1)
                                                          0.00       9.85 f
  U18823/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_30__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_880_227_2466/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_880_227_2466/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_880_227_2466/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_880_227_2466/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_880_227_2466/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_880_227_2466/O1[126] (top_DP_OP_880_227_2466_1)
                                                          0.00       9.85 f
  U19337/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_28__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_872_230_4258/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_872_230_4258/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_872_230_4258/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_872_230_4258/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_872_230_4258/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_872_230_4258/O1[126] (top_DP_OP_872_230_4258_1)
                                                          0.00       9.85 f
  U19600/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_27__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_864_233_4002/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_864_233_4002/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_864_233_4002/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_864_233_4002/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_864_233_4002/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_864_233_4002/O1[126] (top_DP_OP_864_233_4002_1)
                                                          0.00       9.85 f
  U19978/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_26__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1104_143_9734/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1104_143_9734/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1104_143_9734/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1104_143_9734/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1104_143_9734/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1104_143_9734/U5/Y (XNOR2XLM)                     0.09       9.85 f
  DP_OP_1104_143_9734/O1[126] (top_DP_OP_1104_143_9734_1)
                                                          0.00       9.85 f
  U11496/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_56__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_856_236_5760/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_856_236_5760/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_856_236_5760/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_856_236_5760/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_856_236_5760/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_856_236_5760/O1[126] (top_DP_OP_856_236_5760_1)
                                                          0.00       9.85 f
  U20241/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_25__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1096_146_7942/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1096_146_7942/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1096_146_7942/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1096_146_7942/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1096_146_7942/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1096_146_7942/U5/Y (XNOR2XLM)                     0.09       9.85 f
  DP_OP_1096_146_7942/O1[126] (top_DP_OP_1096_146_7942_1)
                                                          0.00       9.85 f
  U11760/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_55__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_848_239_5504/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_848_239_5504/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_848_239_5504/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_848_239_5504/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_848_239_5504/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_848_239_5504/O1[126] (top_DP_OP_848_239_5504_1)
                                                          0.00       9.85 f
  U20595/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_24__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_824_248_4736/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_824_248_4736/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_824_248_4736/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_824_248_4736/U14/Y (OAI21X1M)                     0.20       9.76 r
  DP_OP_824_248_4736/U5/Y (XNOR2XLM)                      0.09       9.85 f
  DP_OP_824_248_4736/O1[126] (top_DP_OP_824_248_4736_1)
                                                          0.00       9.85 f
  U21394/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_21__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1040_167_4102/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1040_167_4102/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1040_167_4102/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1040_167_4102/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1040_167_4102/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1040_167_4102/U5/Y (XNOR2XLM)                     0.09       9.85 f
  DP_OP_1040_167_4102/O1[126] (top_DP_OP_1040_167_4102_1)
                                                          0.00       9.85 f
  U13683/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_48__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1032_170_5894/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1032_170_5894/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1032_170_5894/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1032_170_5894/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1032_170_5894/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1032_170_5894/U5/Y (XNOR2XLM)                     0.09       9.85 f
  DP_OP_1032_170_5894/O1[126] (top_DP_OP_1032_170_5894_1)
                                                          0.00       9.85 f
  U13946/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_47__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1024_173_5638/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1024_173_5638/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1024_173_5638/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1024_173_5638/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1024_173_5638/U14/Y (OAI21X1M)                    0.20       9.76 r
  DP_OP_1024_173_5638/U5/Y (XNOR2XLM)                     0.09       9.85 f
  DP_OP_1024_173_5638/O1[126] (top_DP_OP_1024_173_5638_1)
                                                          0.00       9.85 f
  U14324/Y (AO22X1M)                                      0.35      10.21 f
  div_remainder_r_reg_46__126_/D (DFFQX2M)                0.00      10.21 f
  data arrival time                                                 10.21

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_688_299_3729/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_688_299_3729/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_688_299_3729/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_688_299_3729/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_688_299_3729/U14/Y (OAI21X1M)                     0.20       9.77 r
  DP_OP_688_299_3729/U5/Y (XNOR2XLM)                      0.09       9.86 f
  DP_OP_688_299_3729/O1[126] (top_DP_OP_688_299_3729_1)
                                                          0.00       9.86 f
  U25584/Y (AO22XLM)                                      0.33      10.18 f
  div_remainder_r_reg_4__126_/D (DFFQX2M)                 0.00      10.18 f
  data arrival time                                                 10.18

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__126_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1088_149_7686/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1088_149_7686/U34/Y (AOI21X2M)                    0.14       9.16 f
  DP_OP_1088_149_7686/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1088_149_7686/U20/Y (AOI21X2M)                    0.14       9.53 f
  DP_OP_1088_149_7686/U14/Y (OAI21X1M)                    0.20       9.73 r
  DP_OP_1088_149_7686/U5/Y (XNOR2XLM)                     0.09       9.82 f
  DP_OP_1088_149_7686/O1[126] (top_DP_OP_1088_149_7686_1)
                                                          0.00       9.82 f
  U12114/Y (AO22X1M)                                      0.35      10.17 f
  div_remainder_r_reg_54__126_/D (DFFQX2M)                0.00      10.17 f
  data arrival time                                                 10.17

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1080_152_7430/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1080_152_7430/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1080_152_7430/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1080_152_7430/U20/Y (AOI21X2M)                    0.14       9.52 f
  DP_OP_1080_152_7430/U14/Y (OAI21X1M)                    0.20       9.73 r
  DP_OP_1080_152_7430/U5/Y (XNOR2XLM)                     0.09       9.82 f
  DP_OP_1080_152_7430/O1[126] (top_DP_OP_1080_152_7430_1)
                                                          0.00       9.82 f
  U12398/Y (AO22X1M)                                      0.35      10.17 f
  div_remainder_r_reg_53__126_/D (DFFQX2M)                0.00      10.17 f
  data arrival time                                                 10.17

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__126_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U42/Y (OAI21X1M)                     0.24       9.08 r
  DP_OP_888_224_4770/U34/Y (AOI21X2M)                     0.14       9.23 f
  DP_OP_888_224_4770/U28/Y (OAI21X1M)                     0.23       9.46 r
  DP_OP_888_224_4770/U20/Y (AOI21X2M)                     0.14       9.60 f
  DP_OP_888_224_4770/U13/Y (XOR2XLM)                      0.17       9.77 f
  DP_OP_888_224_4770/O1[125] (top_DP_OP_888_224_4770_1)
                                                          0.00       9.77 f
  U19081/Y (AO22X1M)                                      0.35      10.12 f
  div_remainder_r_reg_29__125_/D (DFFQX2M)                0.00      10.12 f
  data arrival time                                                 10.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U42/Y (OAI21X1M)                    0.24       9.08 r
  DP_OP_1008_179_7140/U34/Y (AOI21X2M)                    0.14       9.23 f
  DP_OP_1008_179_7140/U28/Y (OAI21X1M)                    0.23       9.46 r
  DP_OP_1008_179_7140/U20/Y (AOI21X2M)                    0.14       9.60 f
  DP_OP_1008_179_7140/U13/Y (XOR2XLM)                     0.17       9.77 f
  DP_OP_1008_179_7140/O1[125] (top_DP_OP_1008_179_7140_1)
                                                          0.00       9.77 f
  U14942/Y (AO22X1M)                                      0.35      10.12 f
  div_remainder_r_reg_44__125_/D (DFFQX2M)                0.00      10.12 f
  data arrival time                                                 10.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U42/Y (OAI21X1M)                     0.24       9.07 r
  DP_OP_1128_134_535/U34/Y (AOI21X2M)                     0.14       9.22 f
  DP_OP_1128_134_535/U28/Y (OAI21X1M)                     0.23       9.44 r
  DP_OP_1128_134_535/U20/Y (AOI21X2M)                     0.14       9.59 f
  DP_OP_1128_134_535/U13/Y (XOR2XLM)                      0.17       9.75 f
  DP_OP_1128_134_535/O1[125] (top_DP_OP_1128_134_535_1)
                                                          0.00       9.75 f
  U10599/Y (AO22X1M)                                      0.35      10.11 f
  div_remainder_r_reg_59__125_/D (DFFQX2M)                0.00      10.11 f
  data arrival time                                                 10.11

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1160_122_1559/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1160_122_1559/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1160_122_1559/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1160_122_1559/U13/Y (XOR2XLM)                     0.17       9.75 f
  DP_OP_1160_122_1559/O1[125] (top_DP_OP_1160_122_1559_1)
                                                          0.00       9.75 f
  U9571/Y (AO22X1M)                                       0.35      10.11 f
  div_remainder_r_reg_63__125_/D (DFFQX2M)                0.00      10.11 f
  data arrival time                                                 10.11

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_768_269_1408/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_768_269_1408/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_768_269_1408/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_768_269_1408/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_768_269_1408/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_768_269_1408/O1[125] (top_DP_OP_768_269_1408_1)
                                                          0.00       9.74 f
  U23366/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_14__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_840_242_5248/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_840_242_5248/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_840_242_5248/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_840_242_5248/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_840_242_5248/O1[125] (top_DP_OP_840_242_5248_1)
                                                          0.00       9.74 f
  U20880/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_23__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_832_245_3490/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_832_245_3490/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_832_245_3490/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_832_245_3490/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_832_245_3490/O1[125] (top_DP_OP_832_245_3490_1)
                                                          0.00       9.74 f
  U21137/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_22__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_720_287_7791/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_720_287_7791/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_720_287_7791/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_720_287_7791/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_720_287_7791/O1[125] (top_DP_OP_720_287_7791_1)
                                                          0.00       9.74 f
  U8662/Y (AO22X1M)                                       0.35      10.10 f
  div_remainder_r_reg_8__125_/D (DFFQX2M)                 0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_712_290_9583/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_712_290_9583/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_712_290_9583/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_712_290_9583/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_712_290_9583/O1[125] (top_DP_OP_712_290_9583_1)
                                                          0.00       9.74 f
  U8922/Y (AO22X1M)                                       0.35      10.10 f
  div_remainder_r_reg_7__125_/D (DFFQX2M)                 0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_704_293_9327/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_704_293_9327/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_704_293_9327/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_704_293_9327/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_704_293_9327/O1[125] (top_DP_OP_704_293_9327_1)
                                                          0.00       9.74 f
  U9181/Y (AO22X1M)                                       0.35      10.10 f
  div_remainder_r_reg_6__125_/D (DFFQX2M)                 0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_752_275_2944/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_752_275_2944/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_752_275_2944/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_752_275_2944/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_752_275_2944/O1[125] (top_DP_OP_752_275_2944_1)
                                                          0.00       9.74 f
  U23926/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_12__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_736_281_384/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_736_281_384/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_736_281_384/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_736_281_384/U13/Y (XOR2XLM)                       0.17       9.74 f
  DP_OP_736_281_384/O1[125] (top_DP_OP_736_281_384_1)     0.00       9.74 f
  U24459/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_10__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_792_260_3712/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_792_260_3712/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_792_260_3712/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_792_260_3712/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_792_260_3712/O1[125] (top_DP_OP_792_260_3712_1)
                                                          0.00       9.74 f
  U22462/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_17__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_776_266_1664/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_776_266_1664/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_776_266_1664/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_776_266_1664/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_776_266_1664/O1[125] (top_DP_OP_776_266_1664_1)
                                                          0.00       9.74 f
  U23002/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_15__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_760_272_1152/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_760_272_1152/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_760_272_1152/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_760_272_1152/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_760_272_1152/O1[125] (top_DP_OP_760_272_1152_1)
                                                          0.00       9.74 f
  U23659/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_13__125_/D (DFFQX2M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1144_128_1047/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1144_128_1047/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1144_128_1047/U20/Y (AOI21X2M)                    0.14       9.59 f
  DP_OP_1144_128_1047/U13/Y (XOR2XLM)                     0.17       9.75 f
  DP_OP_1144_128_1047/O1[125] (top_DP_OP_1144_128_1047_1)
                                                          0.00       9.75 f
  U10085/Y (AO22X1M)                                      0.35      10.11 f
  div_remainder_r_reg_61__125_/D (DFFQX1M)                0.00      10.11 f
  data arrival time                                                 10.11

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1120_137_8198/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1120_137_8198/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1120_137_8198/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1120_137_8198/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1120_137_8198/U13/Y (XOR2XLM)                     0.18       9.74 f
  DP_OP_1120_137_8198/O1[125] (top_DP_OP_1120_137_8198_1)
                                                          0.00       9.74 f
  U10856/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_58__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_936_206_6306/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_936_206_6306/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_936_206_6306/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_936_206_6306/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_936_206_6306/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_936_206_6306/O1[125] (top_DP_OP_936_206_6306_1)
                                                          0.00       9.74 f
  U17415/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_35__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_920_212_5794/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_920_212_5794/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_920_212_5794/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_920_212_5794/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_920_212_5794/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_920_212_5794/O1[125] (top_DP_OP_920_212_5794_1)
                                                          0.00       9.74 f
  U18053/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_33__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1000_182_6884/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1000_182_6884/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1000_182_6884/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1000_182_6884/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1000_182_6884/U13/Y (XOR2XLM)                     0.18       9.74 f
  DP_OP_1000_182_6884/O1[125] (top_DP_OP_1000_182_6884_1)
                                                          0.00       9.74 f
  U15226/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_43__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_816_251_4480/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_816_251_4480/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_816_251_4480/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_816_251_4480/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_816_251_4480/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_816_251_4480/O1[125] (top_DP_OP_816_251_4480_1)
                                                          0.00       9.74 f
  U21662/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_20__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_800_257_1920/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_800_257_1920/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_800_257_1920/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_800_257_1920/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_800_257_1920/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_800_257_1920/O1[125] (top_DP_OP_800_257_1920_1)
                                                          0.00       9.74 f
  U22195/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_18__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.14       8.82 f
  DP_OP_728_284_128/U42/Y (OAI21X1M)                      0.23       9.05 r
  DP_OP_728_284_128/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_728_284_128/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_728_284_128/U20/Y (AOI21X2M)                      0.14       9.57 f
  DP_OP_728_284_128/U13/Y (XOR2XLM)                       0.17       9.74 f
  DP_OP_728_284_128/O1[125] (top_DP_OP_728_284_128_1)     0.00       9.74 f
  U8395/Y (AO22X1M)                                       0.35      10.09 f
  div_remainder_r_reg_9__125_/D (DFFQX2M)                 0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_784_263_3456/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_784_263_3456/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_784_263_3456/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_784_263_3456/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_784_263_3456/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_784_263_3456/O1[125] (top_DP_OP_784_263_3456_1)
                                                          0.00       9.74 f
  U22729/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_16__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1112_140_23/U42/Y (OAI21X1M)                      0.24       9.05 r
  DP_OP_1112_140_23/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_1112_140_23/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_1112_140_23/U20/Y (AOI21X2M)                      0.14       9.57 f
  DP_OP_1112_140_23/U13/Y (XOR2XLM)                       0.17       9.74 f
  DP_OP_1112_140_23/O1[125] (top_DP_OP_1112_140_23_1)     0.00       9.74 f
  U11119/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_57__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1072_155_9222/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1072_155_9222/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1072_155_9222/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1072_155_9222/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1072_155_9222/U13/Y (XOR2XLM)                     0.17       9.74 f
  DP_OP_1072_155_9222/O1[125] (top_DP_OP_1072_155_9222_1)
                                                          0.00       9.74 f
  U12656/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_52__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1056_161_6662/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1056_161_6662/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1056_161_6662/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1056_161_6662/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1056_161_6662/U13/Y (XOR2XLM)                     0.17       9.74 f
  DP_OP_1056_161_6662/O1[125] (top_DP_OP_1056_161_6662_1)
                                                          0.00       9.74 f
  U13170/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_50__125_/D (DFFQX2M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U42/Y (OAI21X1M)                     0.23       9.03 r
  DP_OP_1136_131_791/U34/Y (AOI21X2M)                     0.14       9.17 f
  DP_OP_1136_131_791/U28/Y (OAI21X1M)                     0.21       9.38 r
  DP_OP_1136_131_791/U1987/Y (AOI21X1M)                   0.20       9.57 f
  DP_OP_1136_131_791/U13/Y (XOR2XLM)                      0.18       9.76 f
  DP_OP_1136_131_791/O1[125] (top_DP_OP_1136_131_791_1)
                                                          0.00       9.76 f
  U25313/Y (AO22XLM)                                      0.33      10.08 f
  div_remainder_r_reg_60__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_688_299_3729/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_688_299_3729/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_688_299_3729/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_688_299_3729/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_688_299_3729/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_688_299_3729/O1[125] (top_DP_OP_688_299_3729_1)
                                                          0.00       9.73 f
  U14582/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_4__125_/D (DFFQX2M)                 0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_672_305_8815/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_672_305_8815/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_672_305_8815/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_672_305_8815/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_672_305_8815/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_672_305_8815/O1[125] (top_DP_OP_672_305_8815_1)
                                                          0.00       9.73 f
  U20236/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_2__125_/D (DFFQX2M)                 0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_992_185_5126/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_992_185_5126/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_992_185_5126/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_992_185_5126/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_992_185_5126/O1[125] (top_DP_OP_992_185_5126_1)
                                                          0.00       9.73 f
  U15483/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_42__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_984_188_6372/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_984_188_6372/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_984_188_6372/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_984_188_6372/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_984_188_6372/O1[125] (top_DP_OP_984_188_6372_1)
                                                          0.00       9.73 f
  U15740/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_41__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_960_197_3556/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_960_197_3556/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_960_197_3556/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_960_197_3556/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_960_197_3556/O1[125] (top_DP_OP_960_197_3556_1)
                                                          0.00       9.73 f
  U16511/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_38__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_952_200_5348/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_952_200_5348/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_952_200_5348/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_952_200_5348/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_952_200_5348/O1[125] (top_DP_OP_952_200_5348_1)
                                                          0.00       9.73 f
  U16774/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_37__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_696_296_3985/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_696_296_3985/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_696_296_3985/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_696_296_3985/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_696_296_3985/O1[125] (top_DP_OP_696_296_3985_1)
                                                          0.00       9.74 f
  U11755/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_5__125_/D (DFFQX1M)                 0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__125_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_808_254_4224/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_808_254_4224/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_808_254_4224/U20/Y (AOI21X2M)                     0.14       9.58 f
  DP_OP_808_254_4224/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_808_254_4224/O1[125] (top_DP_OP_808_254_4224_1)
                                                          0.00       9.74 f
  U21928/Y (AO22X1M)                                      0.35      10.10 f
  div_remainder_r_reg_19__125_/D (DFFQX1M)                0.00      10.10 f
  data arrival time                                                 10.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_912_215_7586/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_912_215_7586/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_912_215_7586/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_912_215_7586/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_912_215_7586/O1[125] (top_DP_OP_912_215_7586_1)
                                                          0.00       9.73 f
  U18310/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_32__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_880_227_2466/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_880_227_2466/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_880_227_2466/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_880_227_2466/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_880_227_2466/O1[125] (top_DP_OP_880_227_2466_1)
                                                          0.00       9.73 f
  U19338/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_28__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_872_230_4258/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_872_230_4258/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_872_230_4258/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_872_230_4258/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_872_230_4258/O1[125] (top_DP_OP_872_230_4258_1)
                                                          0.00       9.73 f
  U19601/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_27__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_864_233_4002/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_864_233_4002/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_864_233_4002/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_864_233_4002/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_864_233_4002/O1[125] (top_DP_OP_864_233_4002_1)
                                                          0.00       9.73 f
  U19979/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_26__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1104_143_9734/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1104_143_9734/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1104_143_9734/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1104_143_9734/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1104_143_9734/U13/Y (XOR2XLM)                     0.17       9.73 f
  DP_OP_1104_143_9734/O1[125] (top_DP_OP_1104_143_9734_1)
                                                          0.00       9.73 f
  U11497/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_56__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1040_167_4102/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1040_167_4102/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1040_167_4102/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1040_167_4102/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1040_167_4102/U13/Y (XOR2XLM)                     0.17       9.73 f
  DP_OP_1040_167_4102/O1[125] (top_DP_OP_1040_167_4102_1)
                                                          0.00       9.73 f
  U13684/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_48__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1032_170_5894/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1032_170_5894/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1032_170_5894/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1032_170_5894/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1032_170_5894/U13/Y (XOR2XLM)                     0.17       9.73 f
  DP_OP_1032_170_5894/O1[125] (top_DP_OP_1032_170_5894_1)
                                                          0.00       9.73 f
  U13947/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_47__125_/D (DFFQX2M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_904_218_5282/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_904_218_5282/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_904_218_5282/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_904_218_5282/U20/Y (AOI21X2M)                     0.14       9.57 f
  DP_OP_904_218_5282/U13/Y (XOR2XLM)                      0.17       9.74 f
  DP_OP_904_218_5282/O1[125] (top_DP_OP_904_218_5282_1)
                                                          0.00       9.74 f
  U18567/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_31__125_/D (DFFQX1M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1064_158_6918/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1064_158_6918/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1064_158_6918/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1064_158_6918/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1064_158_6918/U13/Y (XOR2XLM)                     0.17       9.74 f
  DP_OP_1064_158_6918/O1[125] (top_DP_OP_1064_158_6918_1)
                                                          0.00       9.74 f
  U12913/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_51__125_/D (DFFQX1M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1048_164_6406/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1048_164_6406/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1048_164_6406/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1048_164_6406/U20/Y (AOI21X2M)                    0.14       9.57 f
  DP_OP_1048_164_6406/U13/Y (XOR2XLM)                     0.17       9.74 f
  DP_OP_1048_164_6406/O1[125] (top_DP_OP_1048_164_6406_1)
                                                          0.00       9.74 f
  U13427/Y (AO22X1M)                                      0.35      10.09 f
  div_remainder_r_reg_49__125_/D (DFFQX1M)                0.00      10.09 f
  data arrival time                                                 10.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_744_278_640/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_744_278_640/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_744_278_640/U20/Y (AOI21X2M)                      0.14       9.58 f
  DP_OP_744_278_640/U13/Y (XOR2XLM)                       0.17       9.74 f
  DP_OP_744_278_640/O1[125] (top_DP_OP_744_278_640_1)     0.00       9.74 f
  U25555/Y (AO22XLM)                                      0.33      10.07 f
  div_remainder_r_reg_11__125_/D (DFFQX2M)                0.00      10.07 f
  data arrival time                                                 10.07

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_968_194_5860/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_968_194_5860/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_968_194_5860/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_968_194_5860/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_968_194_5860/O1[125] (top_DP_OP_968_194_5860_1)
                                                          0.00       9.73 f
  U16254/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_39__125_/D (DFFQX1M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_944_203_5092/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_944_203_5092/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_944_203_5092/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_944_203_5092/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_944_203_5092/O1[125] (top_DP_OP_944_203_5092_1)
                                                          0.00       9.73 f
  U17152/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_36__125_/D (DFFQX1M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_928_209_6050/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_928_209_6050/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_928_209_6050/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_928_209_6050/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_928_209_6050/O1[125] (top_DP_OP_928_209_6050_1)
                                                          0.00       9.73 f
  U17769/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_34__125_/D (DFFQX1M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1016_176_7396/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1016_176_7396/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1016_176_7396/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1016_176_7396/U1985/Y (AOI21X1M)                  0.20       9.55 f
  DP_OP_1016_176_7396/U13/Y (XOR2XLM)                     0.18       9.74 f
  DP_OP_1016_176_7396/O1[125] (top_DP_OP_1016_176_7396_1)
                                                          0.00       9.74 f
  U25388/Y (AO22XLM)                                      0.33      10.06 f
  div_remainder_r_reg_45__125_/D (DFFQX2M)                0.00      10.06 f
  data arrival time                                                 10.06

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_848_239_5504/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_848_239_5504/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_848_239_5504/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_848_239_5504/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_848_239_5504/O1[125] (top_DP_OP_848_239_5504_1)
                                                          0.00       9.73 f
  U20596/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_24__125_/D (DFFQX1M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_824_248_4736/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_824_248_4736/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_824_248_4736/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_824_248_4736/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_824_248_4736/O1[125] (top_DP_OP_824_248_4736_1)
                                                          0.00       9.73 f
  U21395/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_21__125_/D (DFFQX1M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1024_173_5638/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1024_173_5638/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1024_173_5638/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1024_173_5638/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1024_173_5638/U13/Y (XOR2XLM)                     0.17       9.73 f
  DP_OP_1024_173_5638/O1[125] (top_DP_OP_1024_173_5638_1)
                                                          0.00       9.73 f
  U14325/Y (AO22X1M)                                      0.35      10.08 f
  div_remainder_r_reg_46__125_/D (DFFQX1M)                0.00      10.08 f
  data arrival time                                                 10.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                -10.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_976_191_6116/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_976_191_6116/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_976_191_6116/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_976_191_6116/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_976_191_6116/O1[125] (top_DP_OP_976_191_6116_1)
                                                          0.00       9.73 f
  U25413/Y (AO22XLM)                                      0.33      10.06 f
  div_remainder_r_reg_40__125_/D (DFFQX2M)                0.00      10.06 f
  data arrival time                                                 10.06

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_680_302_3473/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_680_302_3473/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_680_302_3473/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_680_302_3473/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_680_302_3473/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_680_302_3473/O1[125] (top_DP_OP_680_302_3473_1)
                                                          0.00       9.73 f
  U25588/Y (AO22XLM)                                      0.33      10.06 f
  div_remainder_r_reg_3__125_/D (DFFQX2M)                 0.00      10.06 f
  data arrival time                                                 10.06

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_896_221_5026/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_896_221_5026/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_896_221_5026/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_896_221_5026/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_896_221_5026/O1[125] (top_DP_OP_896_221_5026_1)
                                                          0.00       9.73 f
  U25463/Y (AO22XLM)                                      0.33      10.06 f
  div_remainder_r_reg_30__125_/D (DFFQX2M)                0.00      10.06 f
  data arrival time                                                 10.06

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1096_146_7942/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1096_146_7942/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1096_146_7942/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1096_146_7942/U20/Y (AOI21X2M)                    0.14       9.56 f
  DP_OP_1096_146_7942/U13/Y (XOR2XLM)                     0.17       9.73 f
  DP_OP_1096_146_7942/O1[125] (top_DP_OP_1096_146_7942_1)
                                                          0.00       9.73 f
  U25338/Y (AO22XLM)                                      0.33      10.05 f
  div_remainder_r_reg_55__125_/D (DFFQX2M)                0.00      10.05 f
  data arrival time                                                 10.05

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_856_236_5760/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_856_236_5760/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_856_236_5760/U20/Y (AOI21X2M)                     0.14       9.56 f
  DP_OP_856_236_5760/U13/Y (XOR2XLM)                      0.17       9.73 f
  DP_OP_856_236_5760/O1[125] (top_DP_OP_856_236_5760_1)
                                                          0.00       9.73 f
  U25488/Y (AO22XLM)                                      0.33      10.06 f
  div_remainder_r_reg_25__125_/D (DFFQX2M)                0.00      10.06 f
  data arrival time                                                 10.06

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.22       8.77 r
  DP_OP_664_308_2961/U39/Y (AOI21X1M)                     0.20       8.97 f
  DP_OP_664_308_2961/U33/Y (OAI21X1M)                     0.22       9.19 r
  DP_OP_664_308_2961/U25/Y (AOI21X1M)                     0.20       9.39 f
  DP_OP_664_308_2961/U19/Y (OAI21X1M)                     0.22       9.61 r
  DP_OP_664_308_2961/U10/Y (XNOR2XLM)                     0.09       9.70 f
  DP_OP_664_308_2961/O1[125] (top_DP_OP_664_308_2961_1)
                                                          0.00       9.70 f
  U22996/Y (AO22X1M)                                      0.35      10.05 f
  div_remainder_r_reg_1__125_/D (DFFQX2M)                 0.00      10.05 f
  data arrival time                                                 10.05

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__125_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1080_152_7430/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1080_152_7430/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1080_152_7430/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1080_152_7430/U20/Y (AOI21X2M)                    0.14       9.52 f
  DP_OP_1080_152_7430/U13/Y (XOR2XLM)                     0.17       9.69 f
  DP_OP_1080_152_7430/O1[125] (top_DP_OP_1080_152_7430_1)
                                                          0.00       9.69 f
  U12399/Y (AO22X1M)                                      0.35      10.04 f
  div_remainder_r_reg_53__125_/D (DFFQX2M)                0.00      10.04 f
  data arrival time                                                 10.04

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                -10.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1088_149_7686/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1088_149_7686/U34/Y (AOI21X2M)                    0.14       9.16 f
  DP_OP_1088_149_7686/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1088_149_7686/U20/Y (AOI21X2M)                    0.14       9.53 f
  DP_OP_1088_149_7686/U13/Y (XOR2XLM)                     0.17       9.69 f
  DP_OP_1088_149_7686/O1[125] (top_DP_OP_1088_149_7686_1)
                                                          0.00       9.69 f
  U12115/Y (AO22X1M)                                      0.35      10.05 f
  div_remainder_r_reg_54__125_/D (DFFQX1M)                0.00      10.05 f
  data arrival time                                                 10.05

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__125_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                -10.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.23       8.58 r
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.14       8.72 f
  DP_OP_1152_125_6901/U42/Y (OAI21X1M)                    0.23       8.95 r
  DP_OP_1152_125_6901/U34/Y (AOI21X2M)                    0.14       9.09 f
  DP_OP_1152_125_6901/U28/Y (OAI21X1M)                    0.23       9.32 r
  DP_OP_1152_125_6901/U20/Y (AOI21X2M)                    0.14       9.46 f
  DP_OP_1152_125_6901/U13/Y (XOR2XLM)                     0.16       9.62 f
  DP_OP_1152_125_6901/O1[125] (top_DP_OP_1152_125_6901_1)
                                                          0.00       9.62 f
  U9828/Y (AO22X1M)                                       0.35       9.98 f
  div_remainder_r_reg_62__125_/D (DFFQX2M)                0.00       9.98 f
  data arrival time                                                  9.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__125_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U42/Y (OAI21X1M)                     0.24       9.08 r
  DP_OP_888_224_4770/U34/Y (AOI21X2M)                     0.14       9.23 f
  DP_OP_888_224_4770/U28/Y (OAI21X1M)                     0.23       9.46 r
  DP_OP_888_224_4770/U19/Y (XNOR2XLM)                     0.09       9.55 f
  DP_OP_888_224_4770/O1[124] (top_DP_OP_888_224_4770_1)
                                                          0.00       9.55 f
  U19082/Y (AO22X1M)                                      0.35       9.90 f
  div_remainder_r_reg_29__124_/D (DFFQX2M)                0.00       9.90 f
  data arrival time                                                  9.90

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U42/Y (OAI21X1M)                    0.24       9.08 r
  DP_OP_1008_179_7140/U34/Y (AOI21X2M)                    0.14       9.23 f
  DP_OP_1008_179_7140/U28/Y (OAI21X1M)                    0.23       9.46 r
  DP_OP_1008_179_7140/U19/Y (XNOR2XLM)                    0.09       9.55 f
  DP_OP_1008_179_7140/O1[124] (top_DP_OP_1008_179_7140_1)
                                                          0.00       9.55 f
  U14943/Y (AO22X1M)                                      0.35       9.90 f
  div_remainder_r_reg_44__124_/D (DFFQX2M)                0.00       9.90 f
  data arrival time                                                  9.90

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.22       8.77 r
  DP_OP_664_308_2961/U39/Y (AOI21X1M)                     0.20       8.97 f
  DP_OP_664_308_2961/U33/Y (OAI21X1M)                     0.22       9.19 r
  DP_OP_664_308_2961/U25/Y (AOI21X1M)                     0.20       9.39 f
  DP_OP_664_308_2961/U18/Y (XOR2XLM)                      0.18       9.57 f
  DP_OP_664_308_2961/O1[124] (top_DP_OP_664_308_2961_1)
                                                          0.00       9.57 f
  U25596/Y (AO22XLM)                                      0.33       9.90 f
  div_remainder_r_reg_1__124_/D (DFFQX2M)                 0.00       9.90 f
  data arrival time                                                  9.90

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U42/Y (OAI21X1M)                     0.24       9.07 r
  DP_OP_1128_134_535/U34/Y (AOI21X2M)                     0.14       9.22 f
  DP_OP_1128_134_535/U28/Y (OAI21X1M)                     0.23       9.44 r
  DP_OP_1128_134_535/U19/Y (XNOR2XLM)                     0.09       9.54 f
  DP_OP_1128_134_535/O1[124] (top_DP_OP_1128_134_535_1)
                                                          0.00       9.54 f
  U10600/Y (AO22X1M)                                      0.35       9.89 f
  div_remainder_r_reg_59__124_/D (DFFQX2M)                0.00       9.89 f
  data arrival time                                                  9.89

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1160_122_1559/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1160_122_1559/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1160_122_1559/U19/Y (XNOR2XLM)                    0.09       9.54 f
  DP_OP_1160_122_1559/O1[124] (top_DP_OP_1160_122_1559_1)
                                                          0.00       9.54 f
  U9572/Y (AO22X1M)                                       0.35       9.89 f
  div_remainder_r_reg_63__124_/D (DFFQX2M)                0.00       9.89 f
  data arrival time                                                  9.89

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1144_128_1047/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1144_128_1047/U28/Y (OAI21X1M)                    0.23       9.44 r
  DP_OP_1144_128_1047/U19/Y (XNOR2XLM)                    0.09       9.54 f
  DP_OP_1144_128_1047/O1[124] (top_DP_OP_1144_128_1047_1)
                                                          0.00       9.54 f
  U10086/Y (AO22X1M)                                      0.35       9.89 f
  div_remainder_r_reg_61__124_/D (DFFQX2M)                0.00       9.89 f
  data arrival time                                                  9.89

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_768_269_1408/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_768_269_1408/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_768_269_1408/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_768_269_1408/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_768_269_1408/O1[124] (top_DP_OP_768_269_1408_1)
                                                          0.00       9.53 f
  U23367/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_14__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_840_242_5248/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_840_242_5248/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_840_242_5248/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_840_242_5248/O1[124] (top_DP_OP_840_242_5248_1)
                                                          0.00       9.53 f
  U20881/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_23__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_832_245_3490/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_832_245_3490/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_832_245_3490/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_832_245_3490/O1[124] (top_DP_OP_832_245_3490_1)
                                                          0.00       9.53 f
  U21138/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_22__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_720_287_7791/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_720_287_7791/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_720_287_7791/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_720_287_7791/O1[124] (top_DP_OP_720_287_7791_1)
                                                          0.00       9.53 f
  U8663/Y (AO22X1M)                                       0.35       9.88 f
  div_remainder_r_reg_8__124_/D (DFFQX2M)                 0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_808_254_4224/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_808_254_4224/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_808_254_4224/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_808_254_4224/O1[124] (top_DP_OP_808_254_4224_1)
                                                          0.00       9.53 f
  U21929/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_19__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_712_290_9583/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_712_290_9583/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_712_290_9583/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_712_290_9583/O1[124] (top_DP_OP_712_290_9583_1)
                                                          0.00       9.53 f
  U8923/Y (AO22X1M)                                       0.35       9.88 f
  div_remainder_r_reg_7__124_/D (DFFQX2M)                 0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_704_293_9327/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_704_293_9327/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_704_293_9327/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_704_293_9327/O1[124] (top_DP_OP_704_293_9327_1)
                                                          0.00       9.53 f
  U9182/Y (AO22X1M)                                       0.35       9.88 f
  div_remainder_r_reg_6__124_/D (DFFQX2M)                 0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_696_296_3985/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_696_296_3985/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_696_296_3985/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_696_296_3985/O1[124] (top_DP_OP_696_296_3985_1)
                                                          0.00       9.53 f
  U11756/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_5__124_/D (DFFQX2M)                 0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_744_278_640/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_744_278_640/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_744_278_640/U19/Y (XNOR2XLM)                      0.09       9.53 f
  DP_OP_744_278_640/O1[124] (top_DP_OP_744_278_640_1)     0.00       9.53 f
  U24194/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_11__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_736_281_384/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_736_281_384/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_736_281_384/U19/Y (XNOR2XLM)                      0.09       9.53 f
  DP_OP_736_281_384/O1[124] (top_DP_OP_736_281_384_1)     0.00       9.53 f
  U24460/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_10__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_792_260_3712/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_792_260_3712/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_792_260_3712/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_792_260_3712/O1[124] (top_DP_OP_792_260_3712_1)
                                                          0.00       9.53 f
  U22463/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_17__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_776_266_1664/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_776_266_1664/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_776_266_1664/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_776_266_1664/O1[124] (top_DP_OP_776_266_1664_1)
                                                          0.00       9.53 f
  U23003/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_15__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_760_272_1152/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_760_272_1152/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_760_272_1152/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_760_272_1152/O1[124] (top_DP_OP_760_272_1152_1)
                                                          0.00       9.53 f
  U23660/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_13__124_/D (DFFQX2M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_936_206_6306/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_936_206_6306/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_936_206_6306/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_936_206_6306/U19/Y (XNOR2XLM)                     0.09       9.52 f
  DP_OP_936_206_6306/O1[124] (top_DP_OP_936_206_6306_1)
                                                          0.00       9.52 f
  U17416/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_35__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_920_212_5794/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_920_212_5794/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_920_212_5794/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_920_212_5794/U19/Y (XNOR2XLM)                     0.09       9.52 f
  DP_OP_920_212_5794/O1[124] (top_DP_OP_920_212_5794_1)
                                                          0.00       9.52 f
  U18054/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_33__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_904_218_5282/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_904_218_5282/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_904_218_5282/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_904_218_5282/U19/Y (XNOR2XLM)                     0.09       9.52 f
  DP_OP_904_218_5282/O1[124] (top_DP_OP_904_218_5282_1)
                                                          0.00       9.52 f
  U18568/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_31__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_816_251_4480/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_816_251_4480/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_816_251_4480/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_816_251_4480/U19/Y (XNOR2XLM)                     0.09       9.52 f
  DP_OP_816_251_4480/O1[124] (top_DP_OP_816_251_4480_1)
                                                          0.00       9.52 f
  U21663/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_20__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_800_257_1920/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_800_257_1920/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_800_257_1920/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_800_257_1920/U19/Y (XNOR2XLM)                     0.09       9.52 f
  DP_OP_800_257_1920/O1[124] (top_DP_OP_800_257_1920_1)
                                                          0.00       9.52 f
  U22196/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_18__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.14       8.82 f
  DP_OP_728_284_128/U42/Y (OAI21X1M)                      0.23       9.05 r
  DP_OP_728_284_128/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_728_284_128/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_728_284_128/U19/Y (XNOR2XLM)                      0.09       9.52 f
  DP_OP_728_284_128/O1[124] (top_DP_OP_728_284_128_1)     0.00       9.52 f
  U8396/Y (AO22X1M)                                       0.35       9.87 f
  div_remainder_r_reg_9__124_/D (DFFQX2M)                 0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_784_263_3456/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_784_263_3456/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_784_263_3456/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_784_263_3456/U19/Y (XNOR2XLM)                     0.09       9.52 f
  DP_OP_784_263_3456/O1[124] (top_DP_OP_784_263_3456_1)
                                                          0.00       9.52 f
  U22730/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_16__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1112_140_23/U42/Y (OAI21X1M)                      0.24       9.05 r
  DP_OP_1112_140_23/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_1112_140_23/U28/Y (OAI21X1M)                      0.23       9.43 r
  DP_OP_1112_140_23/U19/Y (XNOR2XLM)                      0.09       9.52 f
  DP_OP_1112_140_23/O1[124] (top_DP_OP_1112_140_23_1)     0.00       9.52 f
  U11120/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_57__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1064_158_6918/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1064_158_6918/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1064_158_6918/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1064_158_6918/U19/Y (XNOR2XLM)                    0.09       9.52 f
  DP_OP_1064_158_6918/O1[124] (top_DP_OP_1064_158_6918_1)
                                                          0.00       9.52 f
  U12914/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_51__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1048_164_6406/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1048_164_6406/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1048_164_6406/U28/Y (OAI21X1M)                    0.23       9.43 r
  DP_OP_1048_164_6406/U19/Y (XNOR2XLM)                    0.09       9.52 f
  DP_OP_1048_164_6406/O1[124] (top_DP_OP_1048_164_6406_1)
                                                          0.00       9.52 f
  U13428/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_49__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1072_155_9222/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1072_155_9222/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1072_155_9222/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1072_155_9222/U19/Y (XNOR2XLM)                    0.09       9.52 f
  DP_OP_1072_155_9222/O1[124] (top_DP_OP_1072_155_9222_1)
                                                          0.00       9.52 f
  U12657/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_52__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1056_161_6662/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1056_161_6662/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1056_161_6662/U28/Y (OAI21X1M)                    0.24       9.42 r
  DP_OP_1056_161_6662/U19/Y (XNOR2XLM)                    0.09       9.52 f
  DP_OP_1056_161_6662/O1[124] (top_DP_OP_1056_161_6662_1)
                                                          0.00       9.52 f
  U13171/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_50__124_/D (DFFQX2M)                0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_688_299_3729/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_688_299_3729/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_688_299_3729/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_688_299_3729/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_688_299_3729/O1[124] (top_DP_OP_688_299_3729_1)
                                                          0.00       9.51 f
  U14583/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_4__124_/D (DFFQX2M)                 0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_680_302_3473/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_680_302_3473/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_680_302_3473/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_680_302_3473/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_680_302_3473/O1[124] (top_DP_OP_680_302_3473_1)
                                                          0.00       9.51 f
  U17410/Y (AO22X1M)                                      0.35       9.87 f
  div_remainder_r_reg_3__124_/D (DFFQX2M)                 0.00       9.87 f
  data arrival time                                                  9.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_992_185_5126/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_992_185_5126/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_992_185_5126/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_992_185_5126/O1[124] (top_DP_OP_992_185_5126_1)
                                                          0.00       9.51 f
  U15484/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_42__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_984_188_6372/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_984_188_6372/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_984_188_6372/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_984_188_6372/O1[124] (top_DP_OP_984_188_6372_1)
                                                          0.00       9.51 f
  U15741/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_41__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_976_191_6116/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_976_191_6116/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_976_191_6116/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_976_191_6116/O1[124] (top_DP_OP_976_191_6116_1)
                                                          0.00       9.51 f
  U15998/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_40__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_968_194_5860/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_968_194_5860/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_968_194_5860/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_968_194_5860/O1[124] (top_DP_OP_968_194_5860_1)
                                                          0.00       9.51 f
  U16255/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_39__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_960_197_3556/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_960_197_3556/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_960_197_3556/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_960_197_3556/O1[124] (top_DP_OP_960_197_3556_1)
                                                          0.00       9.51 f
  U16512/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_38__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_952_200_5348/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_952_200_5348/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_952_200_5348/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_952_200_5348/O1[124] (top_DP_OP_952_200_5348_1)
                                                          0.00       9.51 f
  U16775/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_37__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_944_203_5092/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_944_203_5092/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_944_203_5092/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_944_203_5092/O1[124] (top_DP_OP_944_203_5092_1)
                                                          0.00       9.51 f
  U17153/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_36__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_752_275_2944/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_752_275_2944/U28/Y (OAI21X1M)                     0.23       9.43 r
  DP_OP_752_275_2944/U19/Y (XNOR2XLM)                     0.09       9.53 f
  DP_OP_752_275_2944/O1[124] (top_DP_OP_752_275_2944_1)
                                                          0.00       9.53 f
  U23927/Y (AO22X1M)                                      0.35       9.88 f
  div_remainder_r_reg_12__124_/D (DFFQX1M)                0.00       9.88 f
  data arrival time                                                  9.88

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__124_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_928_209_6050/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_928_209_6050/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_928_209_6050/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_928_209_6050/O1[124] (top_DP_OP_928_209_6050_1)
                                                          0.00       9.51 f
  U17770/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_34__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_912_215_7586/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_912_215_7586/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_912_215_7586/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_912_215_7586/O1[124] (top_DP_OP_912_215_7586_1)
                                                          0.00       9.51 f
  U18311/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_32__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_896_221_5026/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_896_221_5026/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_896_221_5026/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_896_221_5026/O1[124] (top_DP_OP_896_221_5026_1)
                                                          0.00       9.51 f
  U18825/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_30__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_880_227_2466/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_880_227_2466/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_880_227_2466/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_880_227_2466/O1[124] (top_DP_OP_880_227_2466_1)
                                                          0.00       9.51 f
  U19339/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_28__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_872_230_4258/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_872_230_4258/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_872_230_4258/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_872_230_4258/O1[124] (top_DP_OP_872_230_4258_1)
                                                          0.00       9.51 f
  U19602/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_27__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_864_233_4002/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_864_233_4002/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_864_233_4002/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_864_233_4002/O1[124] (top_DP_OP_864_233_4002_1)
                                                          0.00       9.51 f
  U19980/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_26__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1104_143_9734/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1104_143_9734/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1104_143_9734/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1104_143_9734/U19/Y (XNOR2XLM)                    0.09       9.51 f
  DP_OP_1104_143_9734/O1[124] (top_DP_OP_1104_143_9734_1)
                                                          0.00       9.51 f
  U11498/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_56__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_856_236_5760/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_856_236_5760/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_856_236_5760/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_856_236_5760/O1[124] (top_DP_OP_856_236_5760_1)
                                                          0.00       9.51 f
  U20243/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_25__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1096_146_7942/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1096_146_7942/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1096_146_7942/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1096_146_7942/U19/Y (XNOR2XLM)                    0.09       9.51 f
  DP_OP_1096_146_7942/O1[124] (top_DP_OP_1096_146_7942_1)
                                                          0.00       9.51 f
  U11762/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_55__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_848_239_5504/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_848_239_5504/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_848_239_5504/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_848_239_5504/O1[124] (top_DP_OP_848_239_5504_1)
                                                          0.00       9.51 f
  U20597/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_24__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_824_248_4736/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_824_248_4736/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_824_248_4736/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_824_248_4736/O1[124] (top_DP_OP_824_248_4736_1)
                                                          0.00       9.51 f
  U21396/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_21__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1040_167_4102/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1040_167_4102/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1040_167_4102/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1040_167_4102/U19/Y (XNOR2XLM)                    0.09       9.51 f
  DP_OP_1040_167_4102/O1[124] (top_DP_OP_1040_167_4102_1)
                                                          0.00       9.51 f
  U13685/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_48__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1032_170_5894/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1032_170_5894/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1032_170_5894/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1032_170_5894/U19/Y (XNOR2XLM)                    0.09       9.51 f
  DP_OP_1032_170_5894/O1[124] (top_DP_OP_1032_170_5894_1)
                                                          0.00       9.51 f
  U13948/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_47__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1024_173_5638/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1024_173_5638/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1024_173_5638/U28/Y (OAI21X1M)                    0.23       9.42 r
  DP_OP_1024_173_5638/U19/Y (XNOR2XLM)                    0.09       9.51 f
  DP_OP_1024_173_5638/O1[124] (top_DP_OP_1024_173_5638_1)
                                                          0.00       9.51 f
  U14326/Y (AO22X1M)                                      0.35       9.86 f
  div_remainder_r_reg_46__124_/D (DFFQX2M)                0.00       9.86 f
  data arrival time                                                  9.86

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: div_divisor_i[0]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[0] (in)                                   0.00       5.70 f
  sub_x_7/B[64] (top_DW01_sub_3)                          0.00       5.70 f
  sub_x_7/U294/Y (INVXLM)                                 0.10       5.80 r
  sub_x_7/U243/Y (NOR2XLM)                                0.12       5.92 f
  sub_x_7/U235/Y (NOR2XLM)                                0.22       6.14 r
  sub_x_7/U218/Y (NAND2XLM)                               0.16       6.29 f
  sub_x_7/U180/Y (NOR2XLM)                                0.23       6.52 r
  sub_x_7/U110/Y (NAND2XLM)                               0.16       6.68 f
  sub_x_7/U16/Y (NOR2XLM)                                 0.24       6.91 r
  sub_x_7/U262/CO (ADDHX1M)                               0.24       7.16 r
  sub_x_7/U13/CO (ADDHX1M)                                0.21       7.37 r
  sub_x_7/U12/CO (ADDHX1M)                                0.21       7.58 r
  sub_x_7/U11/CO (ADDHX1M)                                0.21       7.79 r
  sub_x_7/U10/CO (ADDHX1M)                                0.21       8.00 r
  sub_x_7/U9/CO (ADDHX1M)                                 0.21       8.21 r
  sub_x_7/U8/CO (ADDHX1M)                                 0.21       8.42 r
  sub_x_7/U7/CO (ADDHX1M)                                 0.21       8.63 r
  sub_x_7/U6/CO (ADDHX1M)                                 0.21       8.85 r
  sub_x_7/U5/CO (ADDHX1M)                                 0.21       9.06 r
  sub_x_7/U4/CO (ADDHX1M)                                 0.21       9.27 r
  sub_x_7/U3/CO (ADDHX1M)                                 0.21       9.48 r
  sub_x_7/U2/CO (ADDHX1M)                                 0.19       9.67 r
  sub_x_7/U346/Y (INVXLM)                                 0.06       9.72 f
  sub_x_7/DIFF[128] (top_DW01_sub_3)                      0.00       9.72 f
  div_remainder_r_reg_0__128_/RN (DFFTRX2M)               0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__128_/CK (DFFTRX2M)               0.00      10.92 r
  library setup time                                     -0.30      10.62
  data required time                                                10.62
  --------------------------------------------------------------------------
  data required time                                                10.62
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_672_305_8815/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_672_305_8815/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_672_305_8815/U28/Y (OAI21X1M)                     0.23       9.42 r
  DP_OP_672_305_8815/U19/Y (XNOR2XLM)                     0.09       9.51 f
  DP_OP_672_305_8815/O1[124] (top_DP_OP_672_305_8815_1)
                                                          0.00       9.51 f
  U25592/Y (AO22XLM)                                      0.33       9.84 f
  div_remainder_r_reg_2__124_/D (DFFQX2M)                 0.00       9.84 f
  data arrival time                                                  9.84

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__124_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1088_149_7686/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1088_149_7686/U34/Y (AOI21X2M)                    0.14       9.16 f
  DP_OP_1088_149_7686/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1088_149_7686/U19/Y (XNOR2XLM)                    0.09       9.48 f
  DP_OP_1088_149_7686/O1[124] (top_DP_OP_1088_149_7686_1)
                                                          0.00       9.48 f
  U12116/Y (AO22X1M)                                      0.35       9.83 f
  div_remainder_r_reg_54__124_/D (DFFQX2M)                0.00       9.83 f
  data arrival time                                                  9.83

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U498/Y (OAI21XLM)                             0.31       8.24 r
  add_x_391/U35/Y (AOI21XLM)                              0.25       8.49 f
  add_x_391/U29/Y (OAI21X1M)                              0.22       8.71 r
  add_x_391/U21/Y (AOI21XLM)                              0.23       8.93 f
  add_x_391/U15/Y (OAI21X1M)                              0.22       9.15 r
  add_x_391/U6/Y (XNOR2XLM)                               0.09       9.24 f
  add_x_391/SUM[124] (top_DW01_add_2)                     0.00       9.24 f
  U9310/Y (AO22XLM)                                       0.33       9.57 f
  U24593/Y (MX2XLM)                                       0.27       9.84 f
  div_remaindero_r_reg_60_/D (DFFQX1M)                    0.00       9.84 f
  data arrival time                                                  9.84

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_60_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1080_152_7430/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1080_152_7430/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1080_152_7430/U28/Y (OAI21X1M)                    0.23       9.38 r
  DP_OP_1080_152_7430/U19/Y (XNOR2XLM)                    0.09       9.47 f
  DP_OP_1080_152_7430/O1[124] (top_DP_OP_1080_152_7430_1)
                                                          0.00       9.47 f
  U12400/Y (AO22X1M)                                      0.35       9.83 f
  div_remainder_r_reg_53__124_/D (DFFQX2M)                0.00       9.83 f
  data arrival time                                                  9.83

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U42/Y (OAI21X1M)                     0.23       9.03 r
  DP_OP_1136_131_791/U34/Y (AOI21X2M)                     0.14       9.17 f
  DP_OP_1136_131_791/U28/Y (OAI21X1M)                     0.21       9.38 r
  DP_OP_1136_131_791/U19/Y (XNOR2XLM)                     0.09       9.47 f
  DP_OP_1136_131_791/O1[124] (top_DP_OP_1136_131_791_1)
                                                          0.00       9.47 f
  U10343/Y (AO22X1M)                                      0.35       9.82 f
  div_remainder_r_reg_60__124_/D (DFFQX2M)                0.00       9.82 f
  data arrival time                                                  9.82

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1120_137_8198/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1120_137_8198/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1120_137_8198/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1120_137_8198/U19/Y (XNOR2XLM)                    0.09       9.45 f
  DP_OP_1120_137_8198/O1[124] (top_DP_OP_1120_137_8198_1)
                                                          0.00       9.45 f
  U10857/Y (AO22X1M)                                      0.35       9.80 f
  div_remainder_r_reg_58__124_/D (DFFQX2M)                0.00       9.80 f
  data arrival time                                                  9.80

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1016_176_7396/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1016_176_7396/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1016_176_7396/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1016_176_7396/U19/Y (XNOR2XLM)                    0.09       9.45 f
  DP_OP_1016_176_7396/O1[124] (top_DP_OP_1016_176_7396_1)
                                                          0.00       9.45 f
  U14589/Y (AO22X1M)                                      0.35       9.80 f
  div_remainder_r_reg_45__124_/D (DFFQX2M)                0.00       9.80 f
  data arrival time                                                  9.80

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1000_182_6884/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1000_182_6884/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1000_182_6884/U28/Y (OAI21X1M)                    0.21       9.36 r
  DP_OP_1000_182_6884/U19/Y (XNOR2XLM)                    0.09       9.45 f
  DP_OP_1000_182_6884/O1[124] (top_DP_OP_1000_182_6884_1)
                                                          0.00       9.45 f
  U15227/Y (AO22X1M)                                      0.35       9.80 f
  div_remainder_r_reg_43__124_/D (DFFQX2M)                0.00       9.80 f
  data arrival time                                                  9.80

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.23       8.58 r
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.14       8.72 f
  DP_OP_1152_125_6901/U42/Y (OAI21X1M)                    0.23       8.95 r
  DP_OP_1152_125_6901/U34/Y (AOI21X2M)                    0.14       9.09 f
  DP_OP_1152_125_6901/U28/Y (OAI21X1M)                    0.23       9.32 r
  DP_OP_1152_125_6901/U19/Y (XNOR2XLM)                    0.09       9.41 f
  DP_OP_1152_125_6901/O1[124] (top_DP_OP_1152_125_6901_1)
                                                          0.00       9.41 f
  U9829/Y (AO22X1M)                                       0.35       9.77 f
  div_remainder_r_reg_62__124_/D (DFFQX2M)                0.00       9.77 f
  data arrival time                                                  9.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__124_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1160_122_1559/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1160_122_1559/U27/Y (XOR2XLM)                     0.17       9.38 f
  DP_OP_1160_122_1559/O1[123] (top_DP_OP_1160_122_1559_1)
                                                          0.00       9.38 f
  U9573/Y (AO22X1M)                                       0.35       9.73 f
  div_remainder_r_reg_63__123_/D (DFFQX2M)                0.00       9.73 f
  data arrival time                                                  9.73

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1144_128_1047/U34/Y (AOI21X2M)                    0.14       9.22 f
  DP_OP_1144_128_1047/U27/Y (XOR2XLM)                     0.17       9.38 f
  DP_OP_1144_128_1047/O1[123] (top_DP_OP_1144_128_1047_1)
                                                          0.00       9.38 f
  U10087/Y (AO22X1M)                                      0.35       9.73 f
  div_remainder_r_reg_61__123_/D (DFFQX2M)                0.00       9.73 f
  data arrival time                                                  9.73

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_768_269_1408/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_768_269_1408/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_768_269_1408/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_768_269_1408/O1[123] (top_DP_OP_768_269_1408_1)
                                                          0.00       9.37 f
  U23368/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_14__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_840_242_5248/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_840_242_5248/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_840_242_5248/O1[123] (top_DP_OP_840_242_5248_1)
                                                          0.00       9.37 f
  U20882/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_23__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_832_245_3490/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_832_245_3490/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_832_245_3490/O1[123] (top_DP_OP_832_245_3490_1)
                                                          0.00       9.37 f
  U21139/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_22__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_720_287_7791/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_720_287_7791/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_720_287_7791/O1[123] (top_DP_OP_720_287_7791_1)
                                                          0.00       9.37 f
  U8664/Y (AO22X1M)                                       0.35       9.72 f
  div_remainder_r_reg_8__123_/D (DFFQX2M)                 0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_808_254_4224/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_808_254_4224/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_808_254_4224/O1[123] (top_DP_OP_808_254_4224_1)
                                                          0.00       9.37 f
  U21930/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_19__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_712_290_9583/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_712_290_9583/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_712_290_9583/O1[123] (top_DP_OP_712_290_9583_1)
                                                          0.00       9.37 f
  U8924/Y (AO22X1M)                                       0.35       9.72 f
  div_remainder_r_reg_7__123_/D (DFFQX2M)                 0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_704_293_9327/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_704_293_9327/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_704_293_9327/O1[123] (top_DP_OP_704_293_9327_1)
                                                          0.00       9.37 f
  U9183/Y (AO22X1M)                                       0.35       9.72 f
  div_remainder_r_reg_6__123_/D (DFFQX2M)                 0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_696_296_3985/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_696_296_3985/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_696_296_3985/O1[123] (top_DP_OP_696_296_3985_1)
                                                          0.00       9.37 f
  U11766/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_5__123_/D (DFFQX2M)                 0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_752_275_2944/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_752_275_2944/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_752_275_2944/O1[123] (top_DP_OP_752_275_2944_1)
                                                          0.00       9.37 f
  U23928/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_12__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_744_278_640/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_744_278_640/U27/Y (XOR2XLM)                       0.17       9.37 f
  DP_OP_744_278_640/O1[123] (top_DP_OP_744_278_640_1)     0.00       9.37 f
  U24195/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_11__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_792_260_3712/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_792_260_3712/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_792_260_3712/O1[123] (top_DP_OP_792_260_3712_1)
                                                          0.00       9.37 f
  U22464/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_17__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_776_266_1664/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_776_266_1664/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_776_266_1664/O1[123] (top_DP_OP_776_266_1664_1)
                                                          0.00       9.37 f
  U23004/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_15__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_760_272_1152/U34/Y (AOI21X2M)                     0.14       9.21 f
  DP_OP_760_272_1152/U27/Y (XOR2XLM)                      0.17       9.37 f
  DP_OP_760_272_1152/O1[123] (top_DP_OP_760_272_1152_1)
                                                          0.00       9.37 f
  U23661/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_13__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U42/Y (OAI21X1M)                    0.24       9.08 r
  DP_OP_1008_179_7140/U34/Y (AOI21X2M)                    0.14       9.23 f
  DP_OP_1008_179_7140/U27/Y (XOR2XLM)                     0.17       9.39 f
  DP_OP_1008_179_7140/O1[123] (top_DP_OP_1008_179_7140_1)
                                                          0.00       9.39 f
  U25393/Y (AO22XLM)                                      0.33       9.72 f
  div_remainder_r_reg_44__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U42/Y (OAI21X1M)                     0.24       9.08 r
  DP_OP_888_224_4770/U34/Y (AOI21X2M)                     0.14       9.23 f
  DP_OP_888_224_4770/U27/Y (XOR2XLM)                      0.17       9.39 f
  DP_OP_888_224_4770/O1[123] (top_DP_OP_888_224_4770_1)
                                                          0.00       9.39 f
  U25468/Y (AO22XLM)                                      0.33       9.72 f
  div_remainder_r_reg_29__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1072_155_9222/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1072_155_9222/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1072_155_9222/U27/Y (XOR2XLM)                     0.18       9.36 f
  DP_OP_1072_155_9222/O1[123] (top_DP_OP_1072_155_9222_1)
                                                          0.00       9.36 f
  U12658/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_52__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U498/Y (OAI21XLM)                             0.31       8.24 r
  add_x_391/U35/Y (AOI21XLM)                              0.25       8.49 f
  add_x_391/U29/Y (OAI21X1M)                              0.22       8.71 r
  add_x_391/U21/Y (AOI21XLM)                              0.23       8.93 f
  add_x_391/U14/Y (XOR2XLM)                               0.19       9.13 f
  add_x_391/SUM[123] (top_DW01_add_2)                     0.00       9.13 f
  U9311/Y (AO22XLM)                                       0.33       9.46 f
  U24594/Y (MX2XLM)                                       0.27       9.73 f
  div_remaindero_r_reg_59_/D (DFFQX1M)                    0.00       9.73 f
  data arrival time                                                  9.73

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_59_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1056_161_6662/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1056_161_6662/U1985/Y (AOI21X1M)                  0.20       9.18 f
  DP_OP_1056_161_6662/U27/Y (XOR2XLM)                     0.18       9.36 f
  DP_OP_1056_161_6662/O1[123] (top_DP_OP_1056_161_6662_1)
                                                          0.00       9.36 f
  U13172/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_50__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_936_206_6306/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_936_206_6306/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_936_206_6306/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_936_206_6306/O1[123] (top_DP_OP_936_206_6306_1)
                                                          0.00       9.36 f
  U17417/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_35__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_920_212_5794/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_920_212_5794/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_920_212_5794/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_920_212_5794/O1[123] (top_DP_OP_920_212_5794_1)
                                                          0.00       9.36 f
  U18055/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_33__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_904_218_5282/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_904_218_5282/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_904_218_5282/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_904_218_5282/O1[123] (top_DP_OP_904_218_5282_1)
                                                          0.00       9.36 f
  U18569/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_31__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_816_251_4480/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_816_251_4480/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_816_251_4480/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_816_251_4480/O1[123] (top_DP_OP_816_251_4480_1)
                                                          0.00       9.36 f
  U21664/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_20__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1112_140_23/U42/Y (OAI21X1M)                      0.24       9.05 r
  DP_OP_1112_140_23/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_1112_140_23/U27/Y (XOR2XLM)                       0.17       9.36 f
  DP_OP_1112_140_23/O1[123] (top_DP_OP_1112_140_23_1)     0.00       9.36 f
  U11121/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_57__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.14       8.82 f
  DP_OP_728_284_128/U42/Y (OAI21X1M)                      0.23       9.05 r
  DP_OP_728_284_128/U34/Y (AOI21X2M)                      0.14       9.20 f
  DP_OP_728_284_128/U27/Y (XOR2XLM)                       0.17       9.36 f
  DP_OP_728_284_128/O1[123] (top_DP_OP_728_284_128_1)     0.00       9.36 f
  U8397/Y (AO22X1M)                                       0.35       9.72 f
  div_remainder_r_reg_9__123_/D (DFFQX2M)                 0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_784_263_3456/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_784_263_3456/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_784_263_3456/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_784_263_3456/O1[123] (top_DP_OP_784_263_3456_1)
                                                          0.00       9.36 f
  U22731/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_16__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1064_158_6918/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1064_158_6918/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1064_158_6918/U27/Y (XOR2XLM)                     0.17       9.36 f
  DP_OP_1064_158_6918/O1[123] (top_DP_OP_1064_158_6918_1)
                                                          0.00       9.36 f
  U12915/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_51__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1048_164_6406/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1048_164_6406/U34/Y (AOI21X2M)                    0.14       9.20 f
  DP_OP_1048_164_6406/U27/Y (XOR2XLM)                     0.17       9.36 f
  DP_OP_1048_164_6406/O1[123] (top_DP_OP_1048_164_6406_1)
                                                          0.00       9.36 f
  U13429/Y (AO22X1M)                                      0.35       9.72 f
  div_remainder_r_reg_49__123_/D (DFFQX2M)                0.00       9.72 f
  data arrival time                                                  9.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U42/Y (OAI21X1M)                     0.24       9.07 r
  DP_OP_1128_134_535/U34/Y (AOI21X2M)                     0.14       9.22 f
  DP_OP_1128_134_535/U27/Y (XOR2XLM)                      0.17       9.38 f
  DP_OP_1128_134_535/O1[123] (top_DP_OP_1128_134_535_1)
                                                          0.00       9.38 f
  U25318/Y (AO22XLM)                                      0.33       9.71 f
  div_remainder_r_reg_59__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_672_305_8815/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_672_305_8815/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_672_305_8815/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_672_305_8815/O1[123] (top_DP_OP_672_305_8815_1)
                                                          0.00       9.36 f
  U20247/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_2__123_/D (DFFQX2M)                 0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_680_302_3473/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_680_302_3473/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_680_302_3473/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_680_302_3473/O1[123] (top_DP_OP_680_302_3473_1)
                                                          0.00       9.36 f
  U17420/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_3__123_/D (DFFQX2M)                 0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_992_185_5126/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_992_185_5126/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_992_185_5126/O1[123] (top_DP_OP_992_185_5126_1)
                                                          0.00       9.36 f
  U15485/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_42__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_976_191_6116/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_976_191_6116/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_976_191_6116/O1[123] (top_DP_OP_976_191_6116_1)
                                                          0.00       9.36 f
  U15999/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_40__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_968_194_5860/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_968_194_5860/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_968_194_5860/O1[123] (top_DP_OP_968_194_5860_1)
                                                          0.00       9.36 f
  U16256/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_39__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_960_197_3556/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_960_197_3556/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_960_197_3556/O1[123] (top_DP_OP_960_197_3556_1)
                                                          0.00       9.36 f
  U16513/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_38__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_952_200_5348/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_952_200_5348/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_952_200_5348/O1[123] (top_DP_OP_952_200_5348_1)
                                                          0.00       9.36 f
  U16776/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_37__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_944_203_5092/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_944_203_5092/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_944_203_5092/O1[123] (top_DP_OP_944_203_5092_1)
                                                          0.00       9.36 f
  U17154/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_36__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_928_209_6050/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_928_209_6050/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_928_209_6050/O1[123] (top_DP_OP_928_209_6050_1)
                                                          0.00       9.36 f
  U17771/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_34__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_912_215_7586/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_912_215_7586/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_912_215_7586/O1[123] (top_DP_OP_912_215_7586_1)
                                                          0.00       9.36 f
  U18312/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_32__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_896_221_5026/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_896_221_5026/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_896_221_5026/O1[123] (top_DP_OP_896_221_5026_1)
                                                          0.00       9.36 f
  U18826/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_30__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_880_227_2466/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_880_227_2466/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_880_227_2466/O1[123] (top_DP_OP_880_227_2466_1)
                                                          0.00       9.36 f
  U19340/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_28__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_872_230_4258/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_872_230_4258/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_872_230_4258/O1[123] (top_DP_OP_872_230_4258_1)
                                                          0.00       9.36 f
  U19603/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_27__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_856_236_5760/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_856_236_5760/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_856_236_5760/O1[123] (top_DP_OP_856_236_5760_1)
                                                          0.00       9.36 f
  U20244/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_25__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1096_146_7942/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1096_146_7942/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1096_146_7942/U27/Y (XOR2XLM)                     0.17       9.35 f
  DP_OP_1096_146_7942/O1[123] (top_DP_OP_1096_146_7942_1)
                                                          0.00       9.35 f
  U11763/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_55__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_848_239_5504/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_848_239_5504/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_848_239_5504/O1[123] (top_DP_OP_848_239_5504_1)
                                                          0.00       9.36 f
  U20598/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_24__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_824_248_4736/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_824_248_4736/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_824_248_4736/O1[123] (top_DP_OP_824_248_4736_1)
                                                          0.00       9.36 f
  U21397/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_21__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1040_167_4102/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1040_167_4102/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1040_167_4102/U27/Y (XOR2XLM)                     0.17       9.35 f
  DP_OP_1040_167_4102/O1[123] (top_DP_OP_1040_167_4102_1)
                                                          0.00       9.35 f
  U13686/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_48__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1032_170_5894/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1032_170_5894/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1032_170_5894/U27/Y (XOR2XLM)                     0.17       9.35 f
  DP_OP_1032_170_5894/O1[123] (top_DP_OP_1032_170_5894_1)
                                                          0.00       9.35 f
  U13949/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_47__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1024_173_5638/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1024_173_5638/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1024_173_5638/U27/Y (XOR2XLM)                     0.17       9.35 f
  DP_OP_1024_173_5638/O1[123] (top_DP_OP_1024_173_5638_1)
                                                          0.00       9.35 f
  U14327/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_46__123_/D (DFFQX2M)                0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_736_281_384/U34/Y (AOI21X2M)                      0.14       9.21 f
  DP_OP_736_281_384/U27/Y (XOR2XLM)                       0.17       9.37 f
  DP_OP_736_281_384/O1[123] (top_DP_OP_736_281_384_1)     0.00       9.37 f
  U25559/Y (AO22XLM)                                      0.33       9.70 f
  div_remainder_r_reg_10__123_/D (DFFQX2M)                0.00       9.70 f
  data arrival time                                                  9.70

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: div_divisor_i[0]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[0] (in)                                   0.00       5.70 f
  sub_x_7/B[64] (top_DW01_sub_3)                          0.00       5.70 f
  sub_x_7/U294/Y (INVXLM)                                 0.10       5.80 r
  sub_x_7/U243/Y (NOR2XLM)                                0.12       5.92 f
  sub_x_7/U235/Y (NOR2XLM)                                0.22       6.14 r
  sub_x_7/U218/Y (NAND2XLM)                               0.16       6.29 f
  sub_x_7/U180/Y (NOR2XLM)                                0.23       6.52 r
  sub_x_7/U110/Y (NAND2XLM)                               0.16       6.68 f
  sub_x_7/U16/Y (NOR2XLM)                                 0.24       6.91 r
  sub_x_7/U262/CO (ADDHX1M)                               0.24       7.16 r
  sub_x_7/U13/CO (ADDHX1M)                                0.21       7.37 r
  sub_x_7/U12/CO (ADDHX1M)                                0.21       7.58 r
  sub_x_7/U11/CO (ADDHX1M)                                0.21       7.79 r
  sub_x_7/U10/CO (ADDHX1M)                                0.21       8.00 r
  sub_x_7/U9/CO (ADDHX1M)                                 0.21       8.21 r
  sub_x_7/U8/CO (ADDHX1M)                                 0.21       8.42 r
  sub_x_7/U7/CO (ADDHX1M)                                 0.21       8.63 r
  sub_x_7/U6/CO (ADDHX1M)                                 0.21       8.85 r
  sub_x_7/U5/CO (ADDHX1M)                                 0.21       9.06 r
  sub_x_7/U4/CO (ADDHX1M)                                 0.21       9.27 r
  sub_x_7/U3/CO (ADDHX1M)                                 0.21       9.48 r
  sub_x_7/U2/S (ADDHX1M)                                  0.12       9.59 r
  sub_x_7/DIFF[127] (top_DW01_sub_3)                      0.00       9.59 r
  div_remainder_r_reg_0__127_/RN (DFFTRX1M)               0.00       9.59 r
  data arrival time                                                  9.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__127_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -9.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_688_299_3729/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_688_299_3729/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_688_299_3729/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_688_299_3729/O1[123] (top_DP_OP_688_299_3729_1)
                                                          0.00       9.36 f
  U14593/Y (AO22X1M)                                      0.35       9.71 f
  div_remainder_r_reg_4__123_/D (DFFQX1M)                 0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__123_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_800_257_1920/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_800_257_1920/U34/Y (AOI21X2M)                     0.14       9.20 f
  DP_OP_800_257_1920/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_800_257_1920/O1[123] (top_DP_OP_800_257_1920_1)
                                                          0.00       9.36 f
  U25523/Y (AO22XLM)                                      0.33       9.69 f
  div_remainder_r_reg_18__123_/D (DFFQX2M)                0.00       9.69 f
  data arrival time                                                  9.69

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U42/Y (OAI21X1M)                     0.23       9.03 r
  DP_OP_1136_131_791/U34/Y (AOI21X2M)                     0.14       9.17 f
  DP_OP_1136_131_791/U27/Y (XOR2XLM)                      0.17       9.34 f
  DP_OP_1136_131_791/O1[123] (top_DP_OP_1136_131_791_1)
                                                          0.00       9.34 f
  U10344/Y (AO22X1M)                                      0.35       9.69 f
  div_remainder_r_reg_60__123_/D (DFFQX2M)                0.00       9.69 f
  data arrival time                                                  9.69

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_984_188_6372/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_984_188_6372/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_984_188_6372/O1[123] (top_DP_OP_984_188_6372_1)
                                                          0.00       9.36 f
  U25408/Y (AO22XLM)                                      0.33       9.68 f
  div_remainder_r_reg_41__123_/D (DFFQX2M)                0.00       9.68 f
  data arrival time                                                  9.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1104_143_9734/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1104_143_9734/U34/Y (AOI21X2M)                    0.14       9.19 f
  DP_OP_1104_143_9734/U27/Y (XOR2XLM)                     0.17       9.35 f
  DP_OP_1104_143_9734/O1[123] (top_DP_OP_1104_143_9734_1)
                                                          0.00       9.35 f
  U25333/Y (AO22XLM)                                      0.33       9.68 f
  div_remainder_r_reg_56__123_/D (DFFQX2M)                0.00       9.68 f
  data arrival time                                                  9.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_864_233_4002/U34/Y (AOI21X2M)                     0.14       9.19 f
  DP_OP_864_233_4002/U27/Y (XOR2XLM)                      0.17       9.36 f
  DP_OP_864_233_4002/O1[123] (top_DP_OP_864_233_4002_1)
                                                          0.00       9.36 f
  U25483/Y (AO22XLM)                                      0.33       9.68 f
  div_remainder_r_reg_26__123_/D (DFFQX2M)                0.00       9.68 f
  data arrival time                                                  9.68

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1088_149_7686/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1088_149_7686/U34/Y (AOI21X2M)                    0.14       9.16 f
  DP_OP_1088_149_7686/U27/Y (XOR2XLM)                     0.17       9.32 f
  DP_OP_1088_149_7686/O1[123] (top_DP_OP_1088_149_7686_1)
                                                          0.00       9.32 f
  U12117/Y (AO22X1M)                                      0.35       9.67 f
  div_remainder_r_reg_54__123_/D (DFFQX2M)                0.00       9.67 f
  data arrival time                                                  9.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1080_152_7430/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1080_152_7430/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1080_152_7430/U27/Y (XOR2XLM)                     0.17       9.32 f
  DP_OP_1080_152_7430/O1[123] (top_DP_OP_1080_152_7430_1)
                                                          0.00       9.32 f
  U12401/Y (AO22X1M)                                      0.35       9.67 f
  div_remainder_r_reg_53__123_/D (DFFQX2M)                0.00       9.67 f
  data arrival time                                                  9.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1120_137_8198/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1120_137_8198/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1120_137_8198/U27/Y (XOR2XLM)                     0.17       9.32 f
  DP_OP_1120_137_8198/O1[123] (top_DP_OP_1120_137_8198_1)
                                                          0.00       9.32 f
  U10858/Y (AO22X1M)                                      0.35       9.67 f
  div_remainder_r_reg_58__123_/D (DFFQX2M)                0.00       9.67 f
  data arrival time                                                  9.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1016_176_7396/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1016_176_7396/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1016_176_7396/U27/Y (XOR2XLM)                     0.17       9.32 f
  DP_OP_1016_176_7396/O1[123] (top_DP_OP_1016_176_7396_1)
                                                          0.00       9.32 f
  U14590/Y (AO22X1M)                                      0.35       9.67 f
  div_remainder_r_reg_45__123_/D (DFFQX2M)                0.00       9.67 f
  data arrival time                                                  9.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1000_182_6884/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1000_182_6884/U34/Y (AOI21X2M)                    0.14       9.15 f
  DP_OP_1000_182_6884/U27/Y (XOR2XLM)                     0.17       9.32 f
  DP_OP_1000_182_6884/O1[123] (top_DP_OP_1000_182_6884_1)
                                                          0.00       9.32 f
  U15228/Y (AO22X1M)                                      0.35       9.67 f
  div_remainder_r_reg_43__123_/D (DFFQX2M)                0.00       9.67 f
  data arrival time                                                  9.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.22       8.77 r
  DP_OP_664_308_2961/U39/Y (AOI21X1M)                     0.20       8.97 f
  DP_OP_664_308_2961/U33/Y (OAI21X1M)                     0.22       9.19 r
  DP_OP_664_308_2961/U24/Y (XNOR2XLM)                     0.09       9.28 f
  DP_OP_664_308_2961/O1[123] (top_DP_OP_664_308_2961_1)
                                                          0.00       9.28 f
  U23007/Y (AO22X1M)                                      0.35       9.63 f
  div_remainder_r_reg_1__123_/D (DFFQX2M)                 0.00       9.63 f
  data arrival time                                                  9.63

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__123_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.23       8.58 r
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.14       8.72 f
  DP_OP_1152_125_6901/U42/Y (OAI21X1M)                    0.23       8.95 r
  DP_OP_1152_125_6901/U34/Y (AOI21X2M)                    0.14       9.09 f
  DP_OP_1152_125_6901/U27/Y (XOR2XLM)                     0.17       9.26 f
  DP_OP_1152_125_6901/O1[123] (top_DP_OP_1152_125_6901_1)
                                                          0.00       9.26 f
  U9830/Y (AO22X1M)                                       0.35       9.61 f
  div_remainder_r_reg_62__123_/D (DFFQX2M)                0.00       9.61 f
  data arrival time                                                  9.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__123_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U42/Y (OAI21X1M)                     0.24       9.08 r
  DP_OP_888_224_4770/U33/Y (XNOR2XLM)                     0.09       9.18 f
  DP_OP_888_224_4770/O1[122] (top_DP_OP_888_224_4770_1)
                                                          0.00       9.18 f
  U19084/Y (AO22X1M)                                      0.35       9.53 f
  div_remainder_r_reg_29__122_/D (DFFQX2M)                0.00       9.53 f
  data arrival time                                                  9.53

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U42/Y (OAI21X1M)                    0.24       9.08 r
  DP_OP_1008_179_7140/U33/Y (XNOR2XLM)                    0.09       9.18 f
  DP_OP_1008_179_7140/O1[122] (top_DP_OP_1008_179_7140_1)
                                                          0.00       9.18 f
  U14945/Y (AO22X1M)                                      0.35       9.53 f
  div_remainder_r_reg_44__122_/D (DFFQX2M)                0.00       9.53 f
  data arrival time                                                  9.53

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1144_128_1047/U33/Y (XNOR2XLM)                    0.09       9.16 f
  DP_OP_1144_128_1047/O1[122] (top_DP_OP_1144_128_1047_1)
                                                          0.00       9.16 f
  U10088/Y (AO22X1M)                                      0.35       9.52 f
  div_remainder_r_reg_61__122_/D (DFFQX2M)                0.00       9.52 f
  data arrival time                                                  9.52

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U42/Y (OAI21X1M)                     0.24       9.07 r
  DP_OP_1128_134_535/U33/Y (XNOR2XLM)                     0.09       9.16 f
  DP_OP_1128_134_535/O1[122] (top_DP_OP_1128_134_535_1)
                                                          0.00       9.16 f
  U10602/Y (AO22X1M)                                      0.35       9.52 f
  div_remainder_r_reg_59__122_/D (DFFQX2M)                0.00       9.52 f
  data arrival time                                                  9.52

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_768_269_1408/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_768_269_1408/U33/Y (XNOR2XLM)                     0.09       9.16 f
  DP_OP_768_269_1408/O1[122] (top_DP_OP_768_269_1408_1)
                                                          0.00       9.16 f
  U23369/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_14__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_840_242_5248/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_840_242_5248/O1[122] (top_DP_OP_840_242_5248_1)
                                                          0.00       9.15 f
  U20883/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_23__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_720_287_7791/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_720_287_7791/O1[122] (top_DP_OP_720_287_7791_1)
                                                          0.00       9.15 f
  U8665/Y (AO22X1M)                                       0.35       9.51 f
  div_remainder_r_reg_8__122_/D (DFFQX2M)                 0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_808_254_4224/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_808_254_4224/O1[122] (top_DP_OP_808_254_4224_1)
                                                          0.00       9.15 f
  U21931/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_19__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_712_290_9583/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_712_290_9583/O1[122] (top_DP_OP_712_290_9583_1)
                                                          0.00       9.15 f
  U8925/Y (AO22X1M)                                       0.35       9.51 f
  div_remainder_r_reg_7__122_/D (DFFQX2M)                 0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_704_293_9327/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_704_293_9327/O1[122] (top_DP_OP_704_293_9327_1)
                                                          0.00       9.15 f
  U9184/Y (AO22X1M)                                       0.35       9.51 f
  div_remainder_r_reg_6__122_/D (DFFQX2M)                 0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_696_296_3985/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_696_296_3985/O1[122] (top_DP_OP_696_296_3985_1)
                                                          0.00       9.15 f
  U11777/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_5__122_/D (DFFQX2M)                 0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_752_275_2944/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_752_275_2944/O1[122] (top_DP_OP_752_275_2944_1)
                                                          0.00       9.15 f
  U23929/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_12__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_736_281_384/U33/Y (XNOR2XLM)                      0.09       9.15 f
  DP_OP_736_281_384/O1[122] (top_DP_OP_736_281_384_1)     0.00       9.15 f
  U24462/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_10__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_792_260_3712/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_792_260_3712/O1[122] (top_DP_OP_792_260_3712_1)
                                                          0.00       9.15 f
  U22465/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_17__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_776_266_1664/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_776_266_1664/O1[122] (top_DP_OP_776_266_1664_1)
                                                          0.00       9.15 f
  U23005/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_15__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_760_272_1152/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_760_272_1152/O1[122] (top_DP_OP_760_272_1152_1)
                                                          0.00       9.15 f
  U23662/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_13__122_/D (DFFQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.22       8.77 r
  DP_OP_664_308_2961/U39/Y (AOI21X1M)                     0.20       8.97 f
  DP_OP_664_308_2961/U32/Y (XOR2XLM)                      0.18       9.15 f
  DP_OP_664_308_2961/O1[122] (top_DP_OP_664_308_2961_1)
                                                          0.00       9.15 f
  U23018/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_1__122_/D (DFFQX2M)                 0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_936_206_6306/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_936_206_6306/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_936_206_6306/O1[122] (top_DP_OP_936_206_6306_1)
                                                          0.00       9.15 f
  U17418/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_35__122_/D (DFFQX2M)                0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_904_218_5282/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_904_218_5282/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_904_218_5282/O1[122] (top_DP_OP_904_218_5282_1)
                                                          0.00       9.15 f
  U18570/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_31__122_/D (DFFQX2M)                0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_816_251_4480/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_816_251_4480/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_816_251_4480/O1[122] (top_DP_OP_816_251_4480_1)
                                                          0.00       9.15 f
  U21665/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_20__122_/D (DFFQX2M)                0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_800_257_1920/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_800_257_1920/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_800_257_1920/O1[122] (top_DP_OP_800_257_1920_1)
                                                          0.00       9.15 f
  U22198/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_18__122_/D (DFFQX2M)                0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.14       8.82 f
  DP_OP_728_284_128/U42/Y (OAI21X1M)                      0.23       9.05 r
  DP_OP_728_284_128/U33/Y (XNOR2XLM)                      0.09       9.15 f
  DP_OP_728_284_128/O1[122] (top_DP_OP_728_284_128_1)     0.00       9.15 f
  U8398/Y (AO22X1M)                                       0.35       9.50 f
  div_remainder_r_reg_9__122_/D (DFFQX2M)                 0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_784_263_3456/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_784_263_3456/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_784_263_3456/O1[122] (top_DP_OP_784_263_3456_1)
                                                          0.00       9.15 f
  U22732/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_16__122_/D (DFFQX2M)                0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1064_158_6918/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1064_158_6918/U33/Y (XNOR2XLM)                    0.09       9.15 f
  DP_OP_1064_158_6918/O1[122] (top_DP_OP_1064_158_6918_1)
                                                          0.00       9.15 f
  U12916/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_51__122_/D (DFFQX2M)                0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1048_164_6406/U42/Y (OAI21X1M)                    0.24       9.05 r
  DP_OP_1048_164_6406/U33/Y (XNOR2XLM)                    0.09       9.15 f
  DP_OP_1048_164_6406/O1[122] (top_DP_OP_1048_164_6406_1)
                                                          0.00       9.15 f
  U13430/Y (AO22X1M)                                      0.35       9.50 f
  div_remainder_r_reg_49__122_/D (DFFQX2M)                0.00       9.50 f
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U42/Y (OAI21X1M)                    0.23       9.07 r
  DP_OP_1160_122_1559/U33/Y (XNOR2XLM)                    0.09       9.16 f
  DP_OP_1160_122_1559/O1[122] (top_DP_OP_1160_122_1559_1)
                                                          0.00       9.16 f
  U25298/Y (AO22XLM)                                      0.33       9.49 f
  div_remainder_r_reg_63__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_688_299_3729/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_688_299_3729/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_688_299_3729/O1[122] (top_DP_OP_688_299_3729_1)
                                                          0.00       9.14 f
  U14604/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_4__122_/D (DFFQX2M)                 0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_672_305_8815/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_672_305_8815/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_672_305_8815/O1[122] (top_DP_OP_672_305_8815_1)
                                                          0.00       9.14 f
  U20258/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_2__122_/D (DFFQX2M)                 0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__122_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_984_188_6372/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_984_188_6372/O1[122] (top_DP_OP_984_188_6372_1)
                                                          0.00       9.14 f
  U15743/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_41__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_968_194_5860/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_968_194_5860/O1[122] (top_DP_OP_968_194_5860_1)
                                                          0.00       9.14 f
  U16257/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_39__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_960_197_3556/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_960_197_3556/O1[122] (top_DP_OP_960_197_3556_1)
                                                          0.00       9.14 f
  U16514/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_38__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_944_203_5092/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_944_203_5092/O1[122] (top_DP_OP_944_203_5092_1)
                                                          0.00       9.14 f
  U17155/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_36__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U42/Y (OAI21X1M)                      0.23       9.06 r
  DP_OP_744_278_640/U33/Y (XNOR2XLM)                      0.09       9.15 f
  DP_OP_744_278_640/O1[122] (top_DP_OP_744_278_640_1)     0.00       9.15 f
  U24196/Y (AO22X1M)                                      0.35       9.51 f
  div_remainder_r_reg_11__122_/D (DFFQX1M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__122_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_928_209_6050/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_928_209_6050/O1[122] (top_DP_OP_928_209_6050_1)
                                                          0.00       9.14 f
  U17772/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_34__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_912_215_7586/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_912_215_7586/O1[122] (top_DP_OP_912_215_7586_1)
                                                          0.00       9.14 f
  U18313/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_32__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_864_233_4002/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_864_233_4002/O1[122] (top_DP_OP_864_233_4002_1)
                                                          0.00       9.14 f
  U19982/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_26__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1104_143_9734/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1104_143_9734/U33/Y (XNOR2XLM)                    0.09       9.14 f
  DP_OP_1104_143_9734/O1[122] (top_DP_OP_1104_143_9734_1)
                                                          0.00       9.14 f
  U11500/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_56__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_848_239_5504/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_848_239_5504/O1[122] (top_DP_OP_848_239_5504_1)
                                                          0.00       9.14 f
  U20599/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_24__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_824_248_4736/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_824_248_4736/O1[122] (top_DP_OP_824_248_4736_1)
                                                          0.00       9.14 f
  U21398/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_21__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1032_170_5894/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1032_170_5894/U33/Y (XNOR2XLM)                    0.09       9.14 f
  DP_OP_1032_170_5894/O1[122] (top_DP_OP_1032_170_5894_1)
                                                          0.00       9.14 f
  U13950/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_47__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1024_173_5638/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1024_173_5638/U33/Y (XNOR2XLM)                    0.09       9.14 f
  DP_OP_1024_173_5638/O1[122] (top_DP_OP_1024_173_5638_1)
                                                          0.00       9.14 f
  U14328/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_46__122_/D (DFFQX2M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U42/Y (OAI21X1M)                     0.23       9.06 r
  DP_OP_832_245_3490/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_832_245_3490/O1[122] (top_DP_OP_832_245_3490_1)
                                                          0.00       9.15 f
  U25503/Y (AO22XLM)                                      0.33       9.48 f
  div_remainder_r_reg_22__122_/D (DFFQX2M)                0.00       9.48 f
  data arrival time                                                  9.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_divisor_i[0]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[0] (in)                                   0.00       5.70 f
  sub_x_7/B[64] (top_DW01_sub_3)                          0.00       5.70 f
  sub_x_7/U294/Y (INVXLM)                                 0.10       5.80 r
  sub_x_7/U243/Y (NOR2XLM)                                0.12       5.92 f
  sub_x_7/U235/Y (NOR2XLM)                                0.22       6.14 r
  sub_x_7/U218/Y (NAND2XLM)                               0.16       6.29 f
  sub_x_7/U180/Y (NOR2XLM)                                0.23       6.52 r
  sub_x_7/U110/Y (NAND2XLM)                               0.16       6.68 f
  sub_x_7/U16/Y (NOR2XLM)                                 0.24       6.91 r
  sub_x_7/U262/CO (ADDHX1M)                               0.24       7.16 r
  sub_x_7/U13/CO (ADDHX1M)                                0.21       7.37 r
  sub_x_7/U12/CO (ADDHX1M)                                0.21       7.58 r
  sub_x_7/U11/CO (ADDHX1M)                                0.21       7.79 r
  sub_x_7/U10/CO (ADDHX1M)                                0.21       8.00 r
  sub_x_7/U9/CO (ADDHX1M)                                 0.21       8.21 r
  sub_x_7/U8/CO (ADDHX1M)                                 0.21       8.42 r
  sub_x_7/U7/CO (ADDHX1M)                                 0.21       8.63 r
  sub_x_7/U6/CO (ADDHX1M)                                 0.21       8.85 r
  sub_x_7/U5/CO (ADDHX1M)                                 0.21       9.06 r
  sub_x_7/U4/CO (ADDHX1M)                                 0.21       9.27 r
  sub_x_7/U3/S (ADDHX1M)                                  0.12       9.38 r
  sub_x_7/DIFF[126] (top_DW01_sub_3)                      0.00       9.38 r
  div_remainder_r_reg_0__126_/RN (DFFTRX1M)               0.00       9.38 r
  data arrival time                                                  9.38

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__126_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_680_302_3473/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_680_302_3473/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_680_302_3473/O1[122] (top_DP_OP_680_302_3473_1)
                                                          0.00       9.14 f
  U17431/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_3__122_/D (DFFQX1M)                 0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__122_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_976_191_6116/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_976_191_6116/O1[122] (top_DP_OP_976_191_6116_1)
                                                          0.00       9.14 f
  U16000/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_40__122_/D (DFFQX1M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__122_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_920_212_5794/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_920_212_5794/U33/Y (XNOR2XLM)                     0.09       9.15 f
  DP_OP_920_212_5794/O1[122] (top_DP_OP_920_212_5794_1)
                                                          0.00       9.15 f
  U25448/Y (AO22XLM)                                      0.33       9.48 f
  div_remainder_r_reg_33__122_/D (DFFQX2M)                0.00       9.48 f
  data arrival time                                                  9.48

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_896_221_5026/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_896_221_5026/O1[122] (top_DP_OP_896_221_5026_1)
                                                          0.00       9.14 f
  U18827/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_30__122_/D (DFFQX1M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__122_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_856_236_5760/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_856_236_5760/O1[122] (top_DP_OP_856_236_5760_1)
                                                          0.00       9.14 f
  U20245/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_25__122_/D (DFFQX1M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__122_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1096_146_7942/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1096_146_7942/U33/Y (XNOR2XLM)                    0.09       9.14 f
  DP_OP_1096_146_7942/O1[122] (top_DP_OP_1096_146_7942_1)
                                                          0.00       9.14 f
  U11764/Y (AO22X1M)                                      0.35       9.49 f
  div_remainder_r_reg_55__122_/D (DFFQX1M)                0.00       9.49 f
  data arrival time                                                  9.49

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__122_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1112_140_23/U42/Y (OAI21X1M)                      0.24       9.05 r
  DP_OP_1112_140_23/U33/Y (XNOR2XLM)                      0.09       9.14 f
  DP_OP_1112_140_23/O1[122] (top_DP_OP_1112_140_23_1)     0.00       9.14 f
  U25328/Y (AO22XLM)                                      0.33       9.47 f
  div_remainder_r_reg_57__122_/D (DFFQX2M)                0.00       9.47 f
  data arrival time                                                  9.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_992_185_5126/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_992_185_5126/O1[122] (top_DP_OP_992_185_5126_1)
                                                          0.00       9.14 f
  U25403/Y (AO22XLM)                                      0.33       9.47 f
  div_remainder_r_reg_42__122_/D (DFFQX2M)                0.00       9.47 f
  data arrival time                                                  9.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_952_200_5348/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_952_200_5348/O1[122] (top_DP_OP_952_200_5348_1)
                                                          0.00       9.14 f
  U25428/Y (AO22XLM)                                      0.33       9.47 f
  div_remainder_r_reg_37__122_/D (DFFQX2M)                0.00       9.47 f
  data arrival time                                                  9.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_880_227_2466/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_880_227_2466/O1[122] (top_DP_OP_880_227_2466_1)
                                                          0.00       9.14 f
  U25473/Y (AO22XLM)                                      0.33       9.47 f
  div_remainder_r_reg_28__122_/D (DFFQX2M)                0.00       9.47 f
  data arrival time                                                  9.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U42/Y (OAI21X1M)                     0.23       9.05 r
  DP_OP_872_230_4258/U33/Y (XNOR2XLM)                     0.09       9.14 f
  DP_OP_872_230_4258/O1[122] (top_DP_OP_872_230_4258_1)
                                                          0.00       9.14 f
  U25478/Y (AO22XLM)                                      0.33       9.47 f
  div_remainder_r_reg_27__122_/D (DFFQX2M)                0.00       9.47 f
  data arrival time                                                  9.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1040_167_4102/U42/Y (OAI21X1M)                    0.23       9.04 r
  DP_OP_1040_167_4102/U33/Y (XNOR2XLM)                    0.09       9.14 f
  DP_OP_1040_167_4102/O1[122] (top_DP_OP_1040_167_4102_1)
                                                          0.00       9.14 f
  U25373/Y (AO22XLM)                                      0.33       9.47 f
  div_remainder_r_reg_48__122_/D (DFFQX2M)                0.00       9.47 f
  data arrival time                                                  9.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1088_149_7686/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1088_149_7686/U33/Y (XNOR2XLM)                    0.09       9.11 f
  DP_OP_1088_149_7686/O1[122] (top_DP_OP_1088_149_7686_1)
                                                          0.00       9.11 f
  U12118/Y (AO22X1M)                                      0.35       9.46 f
  div_remainder_r_reg_54__122_/D (DFFQX2M)                0.00       9.46 f
  data arrival time                                                  9.46

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U42/Y (OAI21X1M)                     0.23       9.03 r
  DP_OP_1136_131_791/U33/Y (XNOR2XLM)                     0.09       9.12 f
  DP_OP_1136_131_791/O1[122] (top_DP_OP_1136_131_791_1)
                                                          0.00       9.12 f
  U10345/Y (AO22X1M)                                      0.35       9.47 f
  div_remainder_r_reg_60__122_/D (DFFQX1M)                0.00       9.47 f
  data arrival time                                                  9.47

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__122_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1080_152_7430/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1080_152_7430/U33/Y (XNOR2XLM)                    0.09       9.10 f
  DP_OP_1080_152_7430/O1[122] (top_DP_OP_1080_152_7430_1)
                                                          0.00       9.10 f
  U12402/Y (AO22X1M)                                      0.35       9.45 f
  div_remainder_r_reg_53__122_/D (DFFQX2M)                0.00       9.45 f
  data arrival time                                                  9.45

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1016_176_7396/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1016_176_7396/U33/Y (XNOR2XLM)                    0.09       9.10 f
  DP_OP_1016_176_7396/O1[122] (top_DP_OP_1016_176_7396_1)
                                                          0.00       9.10 f
  U14591/Y (AO22X1M)                                      0.35       9.45 f
  div_remainder_r_reg_45__122_/D (DFFQX1M)                0.00       9.45 f
  data arrival time                                                  9.45

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__122_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1120_137_8198/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1120_137_8198/U33/Y (XNOR2XLM)                    0.09       9.10 f
  DP_OP_1120_137_8198/O1[122] (top_DP_OP_1120_137_8198_1)
                                                          0.00       9.10 f
  U25323/Y (AO22XLM)                                      0.33       9.43 f
  div_remainder_r_reg_58__122_/D (DFFQX2M)                0.00       9.43 f
  data arrival time                                                  9.43

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1056_161_6662/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1056_161_6662/U33/Y (XNOR2XLM)                    0.09       9.07 f
  DP_OP_1056_161_6662/O1[122] (top_DP_OP_1056_161_6662_1)
                                                          0.00       9.07 f
  U13173/Y (AO22X1M)                                      0.35       9.43 f
  div_remainder_r_reg_50__122_/D (DFFQX2M)                0.00       9.43 f
  data arrival time                                                  9.43

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1000_182_6884/U42/Y (OAI21X1M)                    0.23       9.01 r
  DP_OP_1000_182_6884/U33/Y (XNOR2XLM)                    0.09       9.10 f
  DP_OP_1000_182_6884/O1[122] (top_DP_OP_1000_182_6884_1)
                                                          0.00       9.10 f
  U25398/Y (AO22XLM)                                      0.33       9.43 f
  div_remainder_r_reg_43__122_/D (DFFQX2M)                0.00       9.43 f
  data arrival time                                                  9.43

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1072_155_9222/U42/Y (OAI21X1M)                    0.21       8.98 r
  DP_OP_1072_155_9222/U33/Y (XNOR2XLM)                    0.09       9.07 f
  DP_OP_1072_155_9222/O1[122] (top_DP_OP_1072_155_9222_1)
                                                          0.00       9.07 f
  U25353/Y (AO22XLM)                                      0.33       9.40 f
  div_remainder_r_reg_52__122_/D (DFFQX2M)                0.00       9.40 f
  data arrival time                                                  9.40

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.23       8.58 r
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.14       8.72 f
  DP_OP_1152_125_6901/U42/Y (OAI21X1M)                    0.23       8.95 r
  DP_OP_1152_125_6901/U33/Y (XNOR2XLM)                    0.09       9.04 f
  DP_OP_1152_125_6901/O1[122] (top_DP_OP_1152_125_6901_1)
                                                          0.00       9.04 f
  U9831/Y (AO22X1M)                                       0.35       9.40 f
  div_remainder_r_reg_62__122_/D (DFFQX2M)                0.00       9.40 f
  data arrival time                                                  9.40

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__122_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U498/Y (OAI21XLM)                             0.31       8.24 r
  add_x_391/U35/Y (AOI21XLM)                              0.25       8.49 f
  add_x_391/U29/Y (OAI21X1M)                              0.22       8.71 r
  add_x_391/U20/Y (XNOR2XLM)                              0.09       8.80 f
  add_x_391/SUM[122] (top_DW01_add_2)                     0.00       8.80 f
  U9312/Y (AO22XLM)                                       0.33       9.13 f
  U24595/Y (MX2XLM)                                       0.27       9.40 f
  div_remaindero_r_reg_58_/D (DFFQX1M)                    0.00       9.40 f
  data arrival time                                                  9.40

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_58_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U1983/Y (AOI21X1M)                   0.20       8.84 f
  DP_OP_888_224_4770/U41/Y (XOR2XLM)                      0.18       9.02 f
  DP_OP_888_224_4770/O1[121] (top_DP_OP_888_224_4770_1)
                                                          0.00       9.02 f
  U19085/Y (AO22X1M)                                      0.35       9.38 f
  div_remainder_r_reg_29__121_/D (DFFQX2M)                0.00       9.38 f
  data arrival time                                                  9.38

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U1987/Y (AOI21X1M)                  0.20       8.84 f
  DP_OP_1008_179_7140/U41/Y (XOR2XLM)                     0.18       9.02 f
  DP_OP_1008_179_7140/O1[121] (top_DP_OP_1008_179_7140_1)
                                                          0.00       9.02 f
  U14946/Y (AO22X1M)                                      0.35       9.38 f
  div_remainder_r_reg_44__121_/D (DFFQX2M)                0.00       9.38 f
  data arrival time                                                  9.38

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U1987/Y (AOI21X1M)                   0.20       8.83 f
  DP_OP_1128_134_535/U41/Y (XOR2XLM)                      0.18       9.01 f
  DP_OP_1128_134_535/O1[121] (top_DP_OP_1128_134_535_1)
                                                          0.00       9.01 f
  U10603/Y (AO22X1M)                                      0.35       9.36 f
  div_remainder_r_reg_59__121_/D (DFFQX2M)                0.00       9.36 f
  data arrival time                                                  9.36

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1160_122_1559/U41/Y (XOR2XLM)                     0.17       9.01 f
  DP_OP_1160_122_1559/O1[121] (top_DP_OP_1160_122_1559_1)
                                                          0.00       9.01 f
  U9575/Y (AO22X1M)                                       0.35       9.36 f
  div_remainder_r_reg_63__121_/D (DFFQX2M)                0.00       9.36 f
  data arrival time                                                  9.36

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U48/Y (AOI21X2M)                    0.14       8.84 f
  DP_OP_1144_128_1047/U41/Y (XOR2XLM)                     0.17       9.01 f
  DP_OP_1144_128_1047/O1[121] (top_DP_OP_1144_128_1047_1)
                                                          0.00       9.01 f
  U10089/Y (AO22X1M)                                      0.35       9.36 f
  div_remainder_r_reg_61__121_/D (DFFQX2M)                0.00       9.36 f
  data arrival time                                                  9.36

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_768_269_1408/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_768_269_1408/O1[121] (top_DP_OP_768_269_1408_1)
                                                          0.00       9.00 f
  U23370/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_14__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_840_242_5248/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_840_242_5248/O1[121] (top_DP_OP_840_242_5248_1)
                                                          0.00       9.00 f
  U20884/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_23__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_832_245_3490/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_832_245_3490/O1[121] (top_DP_OP_832_245_3490_1)
                                                          0.00       9.00 f
  U21141/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_22__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_720_287_7791/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_720_287_7791/O1[121] (top_DP_OP_720_287_7791_1)
                                                          0.00       9.00 f
  U8666/Y (AO22X1M)                                       0.35       9.35 f
  div_remainder_r_reg_8__121_/D (DFFQX2M)                 0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__121_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_808_254_4224/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_808_254_4224/O1[121] (top_DP_OP_808_254_4224_1)
                                                          0.00       9.00 f
  U21932/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_19__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_712_290_9583/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_712_290_9583/O1[121] (top_DP_OP_712_290_9583_1)
                                                          0.00       9.00 f
  U8926/Y (AO22X1M)                                       0.35       9.35 f
  div_remainder_r_reg_7__121_/D (DFFQX2M)                 0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__121_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_704_293_9327/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_704_293_9327/O1[121] (top_DP_OP_704_293_9327_1)
                                                          0.00       9.00 f
  U9185/Y (AO22X1M)                                       0.35       9.35 f
  div_remainder_r_reg_6__121_/D (DFFQX2M)                 0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__121_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_696_296_3985/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_696_296_3985/O1[121] (top_DP_OP_696_296_3985_1)
                                                          0.00       9.00 f
  U11788/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_5__121_/D (DFFQX2M)                 0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__121_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_752_275_2944/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_752_275_2944/O1[121] (top_DP_OP_752_275_2944_1)
                                                          0.00       9.00 f
  U23930/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_12__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_744_278_640/U41/Y (XOR2XLM)                       0.17       9.00 f
  DP_OP_744_278_640/O1[121] (top_DP_OP_744_278_640_1)     0.00       9.00 f
  U24197/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_11__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U48/Y (AOI21X2M)                      0.14       8.83 f
  DP_OP_736_281_384/U41/Y (XOR2XLM)                       0.17       9.00 f
  DP_OP_736_281_384/O1[121] (top_DP_OP_736_281_384_1)     0.00       9.00 f
  U24463/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_10__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_792_260_3712/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_792_260_3712/O1[121] (top_DP_OP_792_260_3712_1)
                                                          0.00       9.00 f
  U22466/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_17__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_776_266_1664/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_776_266_1664/O1[121] (top_DP_OP_776_266_1664_1)
                                                          0.00       9.00 f
  U23006/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_15__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U48/Y (AOI21X2M)                     0.14       8.83 f
  DP_OP_760_272_1152/U41/Y (XOR2XLM)                      0.17       9.00 f
  DP_OP_760_272_1152/O1[121] (top_DP_OP_760_272_1152_1)
                                                          0.00       9.00 f
  U23663/Y (AO22X1M)                                      0.35       9.35 f
  div_remainder_r_reg_13__121_/D (DFFQX2M)                0.00       9.35 f
  data arrival time                                                  9.35

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U1985/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1112_140_23/U41/Y (XOR2XLM)                       0.18       8.99 f
  DP_OP_1112_140_23/O1[121] (top_DP_OP_1112_140_23_1)     0.00       8.99 f
  U11123/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_57__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1064_158_6918/U41/Y (XOR2XLM)                     0.18       8.99 f
  DP_OP_1064_158_6918/O1[121] (top_DP_OP_1064_158_6918_1)
                                                          0.00       8.99 f
  U12917/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_51__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U48/Y (AOI21X1M)                    0.20       8.81 f
  DP_OP_1048_164_6406/U41/Y (XOR2XLM)                     0.18       8.99 f
  DP_OP_1048_164_6406/O1[121] (top_DP_OP_1048_164_6406_1)
                                                          0.00       8.99 f
  U13431/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_49__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_936_206_6306/U41/Y (XOR2XLM)                      0.17       8.99 f
  DP_OP_936_206_6306/O1[121] (top_DP_OP_936_206_6306_1)
                                                          0.00       8.99 f
  U17419/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_35__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_920_212_5794/U41/Y (XOR2XLM)                      0.17       8.99 f
  DP_OP_920_212_5794/O1[121] (top_DP_OP_920_212_5794_1)
                                                          0.00       8.99 f
  U18057/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_33__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_904_218_5282/U41/Y (XOR2XLM)                      0.17       8.99 f
  DP_OP_904_218_5282/O1[121] (top_DP_OP_904_218_5282_1)
                                                          0.00       8.99 f
  U18571/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_31__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_816_251_4480/U41/Y (XOR2XLM)                      0.17       8.99 f
  DP_OP_816_251_4480/O1[121] (top_DP_OP_816_251_4480_1)
                                                          0.00       8.99 f
  U21666/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_20__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_800_257_1920/U41/Y (XOR2XLM)                      0.17       8.99 f
  DP_OP_800_257_1920/O1[121] (top_DP_OP_800_257_1920_1)
                                                          0.00       8.99 f
  U22199/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_18__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_784_263_3456/U41/Y (XOR2XLM)                      0.17       8.99 f
  DP_OP_784_263_3456/O1[121] (top_DP_OP_784_263_3456_1)
                                                          0.00       8.99 f
  U22733/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_16__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_688_299_3729/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_688_299_3729/O1[121] (top_DP_OP_688_299_3729_1)
                                                          0.00       8.98 f
  U14615/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_4__121_/D (DFFQX2M)                 0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__121_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_680_302_3473/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_680_302_3473/O1[121] (top_DP_OP_680_302_3473_1)
                                                          0.00       8.98 f
  U17442/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_3__121_/D (DFFQX2M)                 0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__121_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_992_185_5126/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_992_185_5126/O1[121] (top_DP_OP_992_185_5126_1)
                                                          0.00       8.98 f
  U15487/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_42__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_984_188_6372/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_984_188_6372/O1[121] (top_DP_OP_984_188_6372_1)
                                                          0.00       8.98 f
  U15744/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_41__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_976_191_6116/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_976_191_6116/O1[121] (top_DP_OP_976_191_6116_1)
                                                          0.00       8.98 f
  U16001/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_40__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_968_194_5860/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_968_194_5860/O1[121] (top_DP_OP_968_194_5860_1)
                                                          0.00       8.98 f
  U16258/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_39__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_960_197_3556/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_960_197_3556/O1[121] (top_DP_OP_960_197_3556_1)
                                                          0.00       8.98 f
  U16515/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_38__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_952_200_5348/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_952_200_5348/O1[121] (top_DP_OP_952_200_5348_1)
                                                          0.00       8.98 f
  U16778/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_37__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_944_203_5092/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_944_203_5092/O1[121] (top_DP_OP_944_203_5092_1)
                                                          0.00       8.98 f
  U17156/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_36__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_928_209_6050/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_928_209_6050/O1[121] (top_DP_OP_928_209_6050_1)
                                                          0.00       8.98 f
  U17773/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_34__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_912_215_7586/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_912_215_7586/O1[121] (top_DP_OP_912_215_7586_1)
                                                          0.00       8.98 f
  U18314/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_32__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_896_221_5026/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_896_221_5026/O1[121] (top_DP_OP_896_221_5026_1)
                                                          0.00       8.98 f
  U18828/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_30__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_880_227_2466/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_880_227_2466/O1[121] (top_DP_OP_880_227_2466_1)
                                                          0.00       8.98 f
  U19342/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_28__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_872_230_4258/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_872_230_4258/O1[121] (top_DP_OP_872_230_4258_1)
                                                          0.00       8.98 f
  U19605/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_27__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_864_233_4002/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_864_233_4002/O1[121] (top_DP_OP_864_233_4002_1)
                                                          0.00       8.98 f
  U19983/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_26__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1104_143_9734/U41/Y (XOR2XLM)                     0.17       8.98 f
  DP_OP_1104_143_9734/O1[121] (top_DP_OP_1104_143_9734_1)
                                                          0.00       8.98 f
  U11501/Y (AO22X1M)                                      0.35       9.33 f
  div_remainder_r_reg_56__121_/D (DFFQX2M)                0.00       9.33 f
  data arrival time                                                  9.33

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_856_236_5760/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_856_236_5760/O1[121] (top_DP_OP_856_236_5760_1)
                                                          0.00       8.98 f
  U20246/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_25__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1096_146_7942/U41/Y (XOR2XLM)                     0.17       8.98 f
  DP_OP_1096_146_7942/O1[121] (top_DP_OP_1096_146_7942_1)
                                                          0.00       8.98 f
  U11765/Y (AO22X1M)                                      0.35       9.33 f
  div_remainder_r_reg_55__121_/D (DFFQX2M)                0.00       9.33 f
  data arrival time                                                  9.33

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_848_239_5504/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_848_239_5504/O1[121] (top_DP_OP_848_239_5504_1)
                                                          0.00       8.98 f
  U20600/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_24__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_824_248_4736/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_824_248_4736/O1[121] (top_DP_OP_824_248_4736_1)
                                                          0.00       8.98 f
  U21399/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_21__121_/D (DFFQX2M)                0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1040_167_4102/U41/Y (XOR2XLM)                     0.17       8.98 f
  DP_OP_1040_167_4102/O1[121] (top_DP_OP_1040_167_4102_1)
                                                          0.00       8.98 f
  U13688/Y (AO22X1M)                                      0.35       9.33 f
  div_remainder_r_reg_48__121_/D (DFFQX2M)                0.00       9.33 f
  data arrival time                                                  9.33

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1032_170_5894/U41/Y (XOR2XLM)                     0.17       8.98 f
  DP_OP_1032_170_5894/O1[121] (top_DP_OP_1032_170_5894_1)
                                                          0.00       8.98 f
  U13951/Y (AO22X1M)                                      0.35       9.33 f
  div_remainder_r_reg_47__121_/D (DFFQX2M)                0.00       9.33 f
  data arrival time                                                  9.33

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U48/Y (AOI21X2M)                    0.14       8.82 f
  DP_OP_1024_173_5638/U41/Y (XOR2XLM)                     0.17       8.98 f
  DP_OP_1024_173_5638/O1[121] (top_DP_OP_1024_173_5638_1)
                                                          0.00       8.98 f
  U14329/Y (AO22X1M)                                      0.35       9.33 f
  div_remainder_r_reg_46__121_/D (DFFQX2M)                0.00       9.33 f
  data arrival time                                                  9.33

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U48/Y (AOI21X2M)                     0.14       8.82 f
  DP_OP_672_305_8815/U41/Y (XOR2XLM)                      0.17       8.98 f
  DP_OP_672_305_8815/O1[121] (top_DP_OP_672_305_8815_1)
                                                          0.00       8.98 f
  U20269/Y (AO22X1M)                                      0.35       9.34 f
  div_remainder_r_reg_2__121_/D (DFFQX1M)                 0.00       9.34 f
  data arrival time                                                  9.34

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__121_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U48/Y (AOI21X2M)                      0.14       8.82 f
  DP_OP_728_284_128/U41/Y (XOR2XLM)                       0.17       8.99 f
  DP_OP_728_284_128/O1[121] (top_DP_OP_728_284_128_1)     0.00       8.99 f
  U25563/Y (AO22XLM)                                      0.33       9.32 f
  div_remainder_r_reg_9__121_/D (DFFQX2M)                 0.00       9.32 f
  data arrival time                                                  9.32

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__121_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U48/Y (AOI21X2M)                     0.14       8.80 f
  DP_OP_1136_131_791/U41/Y (XOR2XLM)                      0.17       8.96 f
  DP_OP_1136_131_791/O1[121] (top_DP_OP_1136_131_791_1)
                                                          0.00       8.96 f
  U10346/Y (AO22X1M)                                      0.35       9.32 f
  div_remainder_r_reg_60__121_/D (DFFQX2M)                0.00       9.32 f
  data arrival time                                                  9.32

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1088_149_7686/U41/Y (XOR2XLM)                     0.17       8.95 f
  DP_OP_1088_149_7686/O1[121] (top_DP_OP_1088_149_7686_1)
                                                          0.00       8.95 f
  U12119/Y (AO22X1M)                                      0.35       9.30 f
  div_remainder_r_reg_54__121_/D (DFFQX2M)                0.00       9.30 f
  data arrival time                                                  9.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1080_152_7430/U41/Y (XOR2XLM)                     0.17       8.95 f
  DP_OP_1080_152_7430/O1[121] (top_DP_OP_1080_152_7430_1)
                                                          0.00       8.95 f
  U12403/Y (AO22X1M)                                      0.35       9.30 f
  div_remainder_r_reg_53__121_/D (DFFQX2M)                0.00       9.30 f
  data arrival time                                                  9.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1120_137_8198/U41/Y (XOR2XLM)                     0.17       8.94 f
  DP_OP_1120_137_8198/O1[121] (top_DP_OP_1120_137_8198_1)
                                                          0.00       8.94 f
  U10860/Y (AO22X1M)                                      0.35       9.30 f
  div_remainder_r_reg_58__121_/D (DFFQX2M)                0.00       9.30 f
  data arrival time                                                  9.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1072_155_9222/U41/Y (XOR2XLM)                     0.17       8.94 f
  DP_OP_1072_155_9222/O1[121] (top_DP_OP_1072_155_9222_1)
                                                          0.00       8.94 f
  U12660/Y (AO22X1M)                                      0.35       9.30 f
  div_remainder_r_reg_52__121_/D (DFFQX2M)                0.00       9.30 f
  data arrival time                                                  9.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1056_161_6662/U41/Y (XOR2XLM)                     0.17       8.94 f
  DP_OP_1056_161_6662/O1[121] (top_DP_OP_1056_161_6662_1)
                                                          0.00       8.94 f
  U13174/Y (AO22X1M)                                      0.35       9.30 f
  div_remainder_r_reg_50__121_/D (DFFQX2M)                0.00       9.30 f
  data arrival time                                                  9.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1016_176_7396/U41/Y (XOR2XLM)                     0.17       8.94 f
  DP_OP_1016_176_7396/O1[121] (top_DP_OP_1016_176_7396_1)
                                                          0.00       8.94 f
  U14592/Y (AO22X1M)                                      0.35       9.30 f
  div_remainder_r_reg_45__121_/D (DFFQX2M)                0.00       9.30 f
  data arrival time                                                  9.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U48/Y (AOI21X2M)                    0.14       8.78 f
  DP_OP_1000_182_6884/U41/Y (XOR2XLM)                     0.17       8.94 f
  DP_OP_1000_182_6884/O1[121] (top_DP_OP_1000_182_6884_1)
                                                          0.00       8.94 f
  U15230/Y (AO22X1M)                                      0.35       9.30 f
  div_remainder_r_reg_43__121_/D (DFFQX2M)                0.00       9.30 f
  data arrival time                                                  9.30

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U498/Y (OAI21XLM)                             0.31       8.24 r
  add_x_391/U35/Y (AOI21XLM)                              0.25       8.49 f
  add_x_391/U28/Y (XOR2XLM)                               0.20       8.69 f
  add_x_391/SUM[121] (top_DW01_add_2)                     0.00       8.69 f
  U9313/Y (AO22XLM)                                       0.33       9.02 f
  U24596/Y (MX2XLM)                                       0.27       9.29 f
  div_remaindero_r_reg_57_/D (DFFQX1M)                    0.00       9.29 f
  data arrival time                                                  9.29

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_57_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: div_divisor_i[0]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[0] (in)                                   0.00       5.70 f
  sub_x_7/B[64] (top_DW01_sub_3)                          0.00       5.70 f
  sub_x_7/U294/Y (INVXLM)                                 0.10       5.80 r
  sub_x_7/U243/Y (NOR2XLM)                                0.12       5.92 f
  sub_x_7/U235/Y (NOR2XLM)                                0.22       6.14 r
  sub_x_7/U218/Y (NAND2XLM)                               0.16       6.29 f
  sub_x_7/U180/Y (NOR2XLM)                                0.23       6.52 r
  sub_x_7/U110/Y (NAND2XLM)                               0.16       6.68 f
  sub_x_7/U16/Y (NOR2XLM)                                 0.24       6.91 r
  sub_x_7/U262/CO (ADDHX1M)                               0.24       7.16 r
  sub_x_7/U13/CO (ADDHX1M)                                0.21       7.37 r
  sub_x_7/U12/CO (ADDHX1M)                                0.21       7.58 r
  sub_x_7/U11/CO (ADDHX1M)                                0.21       7.79 r
  sub_x_7/U10/CO (ADDHX1M)                                0.21       8.00 r
  sub_x_7/U9/CO (ADDHX1M)                                 0.21       8.21 r
  sub_x_7/U8/CO (ADDHX1M)                                 0.21       8.42 r
  sub_x_7/U7/CO (ADDHX1M)                                 0.21       8.63 r
  sub_x_7/U6/CO (ADDHX1M)                                 0.21       8.85 r
  sub_x_7/U5/CO (ADDHX1M)                                 0.21       9.06 r
  sub_x_7/U4/S (ADDHX1M)                                  0.12       9.17 r
  sub_x_7/DIFF[125] (top_DW01_sub_3)                      0.00       9.17 r
  div_remainder_r_reg_0__125_/RN (DFFTRX1M)               0.00       9.17 r
  data arrival time                                                  9.17

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__125_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.23       8.58 r
  DP_OP_1152_125_6901/U48/Y (AOI21X2M)                    0.14       8.72 f
  DP_OP_1152_125_6901/U41/Y (XOR2XLM)                     0.17       8.89 f
  DP_OP_1152_125_6901/O1[121] (top_DP_OP_1152_125_6901_1)
                                                          0.00       8.89 f
  U9832/Y (AO22X1M)                                       0.35       9.24 f
  div_remainder_r_reg_62__121_/D (DFFQX2M)                0.00       9.24 f
  data arrival time                                                  9.24

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__121_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: div_remainder_r_reg_0__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__128_/CK (DFFTRX2M)               0.00 #     1.90 r
  div_remainder_r_reg_0__128_/QN (DFFTRX2M)               1.83       3.73 r
  DP_OP_664_308_2961/I5 (top_DP_OP_664_308_2961_1)        0.00       3.73 r
  DP_OP_664_308_2961/U964/Y (MX2XLM)                      0.41       4.13 f
  DP_OP_664_308_2961/U2005/Y (OR2X1M)                     0.25       4.38 f
  DP_OP_664_308_2961/U2000/Y (AOI21XLM)                   0.24       4.62 r
  DP_OP_664_308_2961/U817/Y (OAI21XLM)                    0.20       4.81 f
  DP_OP_664_308_2961/U809/Y (AOI21XLM)                    0.26       5.07 r
  DP_OP_664_308_2961/U786/Y (OAI21XLM)                    0.19       5.26 f
  DP_OP_664_308_2961/U767/Y (AOI21X1M)                    0.22       5.47 r
  DP_OP_664_308_2961/U744/Y (OAI21X1M)                    0.14       5.62 f
  DP_OP_664_308_2961/U1999/Y (AOI21XLM)                   0.27       5.88 r
  DP_OP_664_308_2961/U658/Y (OAI21X1M)                    0.15       6.03 f
  DP_OP_664_308_2961/U532/Y (AOI21XLM)                    0.24       6.28 r
  DP_OP_664_308_2961/U220/Y (OAI21XLM)                    0.20       6.47 f
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.28       6.76 r
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.20       6.96 f
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.29       7.25 r
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.20       7.45 f
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.31       7.76 r
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.18       7.93 f
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.22       8.15 r
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.16       8.31 f
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.22       8.53 r
  DP_OP_664_308_2961/U47/Y (OAI21X1M)                     0.16       8.69 f
  DP_OP_664_308_2961/U38/Y (XNOR2XLM)                     0.18       8.87 f
  DP_OP_664_308_2961/O1[121] (top_DP_OP_664_308_2961_1)
                                                          0.00       8.87 f
  U23029/Y (AO22X1M)                                      0.35       9.23 f
  div_remainder_r_reg_1__121_/D (DFFQX1M)                 0.00       9.23 f
  data arrival time                                                  9.23

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__121_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1160_122_1559/U47/Y (XNOR2XLM)                    0.09       8.79 f
  DP_OP_1160_122_1559/O1[120] (top_DP_OP_1160_122_1559_1)
                                                          0.00       8.79 f
  U9576/Y (AO22X1M)                                       0.35       9.15 f
  div_remainder_r_reg_63__120_/D (DFFQX2M)                0.00       9.15 f
  data arrival time                                                  9.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U56/Y (OAI21X1M)                    0.23       8.70 r
  DP_OP_1144_128_1047/U47/Y (XNOR2XLM)                    0.09       8.79 f
  DP_OP_1144_128_1047/O1[120] (top_DP_OP_1144_128_1047_1)
                                                          0.00       8.79 f
  U10090/Y (AO22X1M)                                      0.35       9.15 f
  div_remainder_r_reg_61__120_/D (DFFQX2M)                0.00       9.15 f
  data arrival time                                                  9.15

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_768_269_1408/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_768_269_1408/O1[120] (top_DP_OP_768_269_1408_1)
                                                          0.00       8.78 f
  U23371/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_14__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_840_242_5248/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_840_242_5248/O1[120] (top_DP_OP_840_242_5248_1)
                                                          0.00       8.78 f
  U20885/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_23__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_832_245_3490/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_832_245_3490/O1[120] (top_DP_OP_832_245_3490_1)
                                                          0.00       8.78 f
  U21142/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_22__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_720_287_7791/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_720_287_7791/O1[120] (top_DP_OP_720_287_7791_1)
                                                          0.00       8.78 f
  U8667/Y (AO22X1M)                                       0.35       9.14 f
  div_remainder_r_reg_8__120_/D (DFFQX2M)                 0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_808_254_4224/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_808_254_4224/O1[120] (top_DP_OP_808_254_4224_1)
                                                          0.00       8.78 f
  U21933/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_19__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_712_290_9583/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_712_290_9583/O1[120] (top_DP_OP_712_290_9583_1)
                                                          0.00       8.78 f
  U8927/Y (AO22X1M)                                       0.35       9.14 f
  div_remainder_r_reg_7__120_/D (DFFQX2M)                 0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_704_293_9327/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_704_293_9327/O1[120] (top_DP_OP_704_293_9327_1)
                                                          0.00       8.78 f
  U9186/Y (AO22X1M)                                       0.35       9.14 f
  div_remainder_r_reg_6__120_/D (DFFQX2M)                 0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_696_296_3985/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_696_296_3985/O1[120] (top_DP_OP_696_296_3985_1)
                                                          0.00       8.78 f
  U11799/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_5__120_/D (DFFQX2M)                 0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_752_275_2944/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_752_275_2944/O1[120] (top_DP_OP_752_275_2944_1)
                                                          0.00       8.78 f
  U23931/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_12__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_744_278_640/U47/Y (XNOR2XLM)                      0.09       8.78 f
  DP_OP_744_278_640/O1[120] (top_DP_OP_744_278_640_1)     0.00       8.78 f
  U24198/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_11__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_776_266_1664/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_776_266_1664/O1[120] (top_DP_OP_776_266_1664_1)
                                                          0.00       8.78 f
  U23008/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_15__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_760_272_1152/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_760_272_1152/O1[120] (top_DP_OP_760_272_1152_1)
                                                          0.00       8.78 f
  U23664/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_13__120_/D (DFFQX2M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_920_212_5794/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_920_212_5794/O1[120] (top_DP_OP_920_212_5794_1)
                                                          0.00       8.77 f
  U18058/Y (AO22X1M)                                      0.35       9.13 f
  div_remainder_r_reg_33__120_/D (DFFQX2M)                0.00       9.13 f
  data arrival time                                                  9.13

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_904_218_5282/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_904_218_5282/O1[120] (top_DP_OP_904_218_5282_1)
                                                          0.00       8.77 f
  U18572/Y (AO22X1M)                                      0.35       9.13 f
  div_remainder_r_reg_31__120_/D (DFFQX2M)                0.00       9.13 f
  data arrival time                                                  9.13

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U56/Y (OAI21X1M)                      0.23       8.68 r
  DP_OP_728_284_128/U47/Y (XNOR2XLM)                      0.09       8.77 f
  DP_OP_728_284_128/O1[120] (top_DP_OP_728_284_128_1)     0.00       8.77 f
  U8400/Y (AO22X1M)                                       0.35       9.13 f
  div_remainder_r_reg_9__120_/D (DFFQX2M)                 0.00       9.13 f
  data arrival time                                                  9.13

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_784_263_3456/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_784_263_3456/O1[120] (top_DP_OP_784_263_3456_1)
                                                          0.00       8.77 f
  U22734/Y (AO22X1M)                                      0.35       9.13 f
  div_remainder_r_reg_16__120_/D (DFFQX2M)                0.00       9.13 f
  data arrival time                                                  9.13

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_688_299_3729/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_688_299_3729/O1[120] (top_DP_OP_688_299_3729_1)
                                                          0.00       8.77 f
  U14626/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_4__120_/D (DFFQX2M)                 0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_672_305_8815/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_672_305_8815/O1[120] (top_DP_OP_672_305_8815_1)
                                                          0.00       8.77 f
  U20280/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_2__120_/D (DFFQX2M)                 0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_680_302_3473/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_680_302_3473/O1[120] (top_DP_OP_680_302_3473_1)
                                                          0.00       8.77 f
  U17453/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_3__120_/D (DFFQX2M)                 0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_992_185_5126/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_992_185_5126/O1[120] (top_DP_OP_992_185_5126_1)
                                                          0.00       8.77 f
  U15488/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_42__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_976_191_6116/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_976_191_6116/O1[120] (top_DP_OP_976_191_6116_1)
                                                          0.00       8.77 f
  U16002/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_40__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_968_194_5860/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_968_194_5860/O1[120] (top_DP_OP_968_194_5860_1)
                                                          0.00       8.77 f
  U16259/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_39__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_960_197_3556/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_960_197_3556/O1[120] (top_DP_OP_960_197_3556_1)
                                                          0.00       8.77 f
  U16516/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_38__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_952_200_5348/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_952_200_5348/O1[120] (top_DP_OP_952_200_5348_1)
                                                          0.00       8.77 f
  U16779/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_37__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_944_203_5092/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_944_203_5092/O1[120] (top_DP_OP_944_203_5092_1)
                                                          0.00       8.77 f
  U17157/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_36__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U56/Y (OAI21X1M)                      0.23       8.69 r
  DP_OP_736_281_384/U47/Y (XNOR2XLM)                      0.09       8.78 f
  DP_OP_736_281_384/O1[120] (top_DP_OP_736_281_384_1)     0.00       8.78 f
  U24464/Y (AO22X1M)                                      0.35       9.14 f
  div_remainder_r_reg_10__120_/D (DFFQX1M)                0.00       9.14 f
  data arrival time                                                  9.14

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_928_209_6050/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_928_209_6050/O1[120] (top_DP_OP_928_209_6050_1)
                                                          0.00       8.77 f
  U17774/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_34__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_912_215_7586/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_912_215_7586/O1[120] (top_DP_OP_912_215_7586_1)
                                                          0.00       8.77 f
  U18315/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_32__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_896_221_5026/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_896_221_5026/O1[120] (top_DP_OP_896_221_5026_1)
                                                          0.00       8.77 f
  U18829/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_30__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_880_227_2466/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_880_227_2466/O1[120] (top_DP_OP_880_227_2466_1)
                                                          0.00       8.77 f
  U19343/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_28__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_872_230_4258/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_872_230_4258/O1[120] (top_DP_OP_872_230_4258_1)
                                                          0.00       8.77 f
  U19606/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_27__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_856_236_5760/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_856_236_5760/O1[120] (top_DP_OP_856_236_5760_1)
                                                          0.00       8.77 f
  U20248/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_25__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1096_146_7942/U47/Y (XNOR2XLM)                    0.09       8.76 f
  DP_OP_1096_146_7942/O1[120] (top_DP_OP_1096_146_7942_1)
                                                          0.00       8.76 f
  U11767/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_55__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_848_239_5504/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_848_239_5504/O1[120] (top_DP_OP_848_239_5504_1)
                                                          0.00       8.77 f
  U20601/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_24__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_824_248_4736/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_824_248_4736/O1[120] (top_DP_OP_824_248_4736_1)
                                                          0.00       8.77 f
  U21400/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_21__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1040_167_4102/U47/Y (XNOR2XLM)                    0.09       8.76 f
  DP_OP_1040_167_4102/O1[120] (top_DP_OP_1040_167_4102_1)
                                                          0.00       8.76 f
  U13689/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_48__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1032_170_5894/U47/Y (XNOR2XLM)                    0.09       8.76 f
  DP_OP_1032_170_5894/O1[120] (top_DP_OP_1032_170_5894_1)
                                                          0.00       8.76 f
  U13952/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_47__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1024_173_5638/U47/Y (XNOR2XLM)                    0.09       8.76 f
  DP_OP_1024_173_5638/O1[120] (top_DP_OP_1024_173_5638_1)
                                                          0.00       8.76 f
  U14330/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_46__120_/D (DFFQX2M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_800_257_1920/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_800_257_1920/O1[120] (top_DP_OP_800_257_1920_1)
                                                          0.00       8.77 f
  U22200/Y (AO22X1M)                                      0.35       9.13 f
  div_remainder_r_reg_18__120_/D (DFFQX1M)                0.00       9.13 f
  data arrival time                                                  9.13

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U56/Y (OAI21X1M)                     0.23       8.69 r
  DP_OP_792_260_3712/U47/Y (XNOR2XLM)                     0.09       8.78 f
  DP_OP_792_260_3712/O1[120] (top_DP_OP_792_260_3712_1)
                                                          0.00       8.78 f
  U25528/Y (AO22XLM)                                      0.33       9.11 f
  div_remainder_r_reg_17__120_/D (DFFQX2M)                0.00       9.11 f
  data arrival time                                                  9.11

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_984_188_6372/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_984_188_6372/O1[120] (top_DP_OP_984_188_6372_1)
                                                          0.00       8.77 f
  U15745/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_41__120_/D (DFFQX1M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_936_206_6306/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_936_206_6306/O1[120] (top_DP_OP_936_206_6306_1)
                                                          0.00       8.77 f
  U25438/Y (AO22XLM)                                      0.33       9.10 f
  div_remainder_r_reg_35__120_/D (DFFQX2M)                0.00       9.10 f
  data arrival time                                                  9.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U56/Y (OAI21X1M)                     0.23       8.67 r
  DP_OP_864_233_4002/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_864_233_4002/O1[120] (top_DP_OP_864_233_4002_1)
                                                          0.00       8.77 f
  U19984/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_26__120_/D (DFFQX1M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U56/Y (OAI21X1M)                    0.23       8.67 r
  DP_OP_1104_143_9734/U47/Y (XNOR2XLM)                    0.09       8.76 f
  DP_OP_1104_143_9734/O1[120] (top_DP_OP_1104_143_9734_1)
                                                          0.00       8.76 f
  U11502/Y (AO22X1M)                                      0.35       9.12 f
  div_remainder_r_reg_56__120_/D (DFFQX1M)                0.00       9.12 f
  data arrival time                                                  9.12

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U56/Y (OAI21X1M)                     0.23       8.68 r
  DP_OP_816_251_4480/U47/Y (XNOR2XLM)                     0.09       8.77 f
  DP_OP_816_251_4480/O1[120] (top_DP_OP_816_251_4480_1)
                                                          0.00       8.77 f
  U25513/Y (AO22XLM)                                      0.33       9.10 f
  div_remainder_r_reg_20__120_/D (DFFQX2M)                0.00       9.10 f
  data arrival time                                                  9.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U56/Y (OAI21X1M)                     0.23       8.65 r
  DP_OP_1136_131_791/U47/Y (XNOR2XLM)                     0.09       8.75 f
  DP_OP_1136_131_791/O1[120] (top_DP_OP_1136_131_791_1)
                                                          0.00       8.75 f
  U10347/Y (AO22X1M)                                      0.35       9.10 f
  div_remainder_r_reg_60__120_/D (DFFQX2M)                0.00       9.10 f
  data arrival time                                                  9.10

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1088_149_7686/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1088_149_7686/O1[120] (top_DP_OP_1088_149_7686_1)
                                                          0.00       8.73 f
  U12120/Y (AO22X1M)                                      0.35       9.09 f
  div_remainder_r_reg_54__120_/D (DFFQX2M)                0.00       9.09 f
  data arrival time                                                  9.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.22       8.35 r
  DP_OP_664_308_2961/U53/Y (AOI21X1M)                     0.20       8.55 f
  DP_OP_664_308_2961/U46/Y (XOR2XLM)                      0.18       8.73 f
  DP_OP_664_308_2961/O1[120] (top_DP_OP_664_308_2961_1)
                                                          0.00       8.73 f
  U23040/Y (AO22X1M)                                      0.35       9.09 f
  div_remainder_r_reg_1__120_/D (DFFQX2M)                 0.00       9.09 f
  data arrival time                                                  9.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__120_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U56/Y (OAI21X1M)                    0.23       8.64 r
  DP_OP_1080_152_7430/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1080_152_7430/O1[120] (top_DP_OP_1080_152_7430_1)
                                                          0.00       8.73 f
  U12404/Y (AO22X1M)                                      0.35       9.08 f
  div_remainder_r_reg_53__120_/D (DFFQX2M)                0.00       9.08 f
  data arrival time                                                  9.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1120_137_8198/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1120_137_8198/O1[120] (top_DP_OP_1120_137_8198_1)
                                                          0.00       8.73 f
  U10861/Y (AO22X1M)                                      0.35       9.08 f
  div_remainder_r_reg_58__120_/D (DFFQX2M)                0.00       9.08 f
  data arrival time                                                  9.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1072_155_9222/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1072_155_9222/O1[120] (top_DP_OP_1072_155_9222_1)
                                                          0.00       8.73 f
  U12661/Y (AO22X1M)                                      0.35       9.08 f
  div_remainder_r_reg_52__120_/D (DFFQX2M)                0.00       9.08 f
  data arrival time                                                  9.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1016_176_7396/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1016_176_7396/O1[120] (top_DP_OP_1016_176_7396_1)
                                                          0.00       8.73 f
  U14594/Y (AO22X1M)                                      0.35       9.08 f
  div_remainder_r_reg_45__120_/D (DFFQX2M)                0.00       9.08 f
  data arrival time                                                  9.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1000_182_6884/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1000_182_6884/O1[120] (top_DP_OP_1000_182_6884_1)
                                                          0.00       8.73 f
  U15231/Y (AO22X1M)                                      0.35       9.08 f
  div_remainder_r_reg_43__120_/D (DFFQX2M)                0.00       9.08 f
  data arrival time                                                  9.08

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U56/Y (OAI21X1M)                     0.21       8.64 r
  DP_OP_888_224_4770/U47/Y (XNOR2XLM)                     0.09       8.73 f
  DP_OP_888_224_4770/O1[120] (top_DP_OP_888_224_4770_1)
                                                          0.00       8.73 f
  U19086/Y (AO22X1M)                                      0.35       9.09 f
  div_remainder_r_reg_29__120_/D (DFFQX1M)                0.00       9.09 f
  data arrival time                                                  9.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U56/Y (OAI21X1M)                    0.21       8.64 r
  DP_OP_1008_179_7140/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1008_179_7140/O1[120] (top_DP_OP_1008_179_7140_1)
                                                          0.00       8.73 f
  U14947/Y (AO22X1M)                                      0.35       9.09 f
  div_remainder_r_reg_44__120_/D (DFFQX1M)                0.00       9.09 f
  data arrival time                                                  9.09

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -9.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: div_divisor_i[0]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[0] (in)                                   0.00       5.70 f
  sub_x_7/B[64] (top_DW01_sub_3)                          0.00       5.70 f
  sub_x_7/U294/Y (INVXLM)                                 0.10       5.80 r
  sub_x_7/U243/Y (NOR2XLM)                                0.12       5.92 f
  sub_x_7/U235/Y (NOR2XLM)                                0.22       6.14 r
  sub_x_7/U218/Y (NAND2XLM)                               0.16       6.29 f
  sub_x_7/U180/Y (NOR2XLM)                                0.23       6.52 r
  sub_x_7/U110/Y (NAND2XLM)                               0.16       6.68 f
  sub_x_7/U16/Y (NOR2XLM)                                 0.24       6.91 r
  sub_x_7/U262/CO (ADDHX1M)                               0.24       7.16 r
  sub_x_7/U13/CO (ADDHX1M)                                0.21       7.37 r
  sub_x_7/U12/CO (ADDHX1M)                                0.21       7.58 r
  sub_x_7/U11/CO (ADDHX1M)                                0.21       7.79 r
  sub_x_7/U10/CO (ADDHX1M)                                0.21       8.00 r
  sub_x_7/U9/CO (ADDHX1M)                                 0.21       8.21 r
  sub_x_7/U8/CO (ADDHX1M)                                 0.21       8.42 r
  sub_x_7/U7/CO (ADDHX1M)                                 0.21       8.63 r
  sub_x_7/U6/CO (ADDHX1M)                                 0.21       8.85 r
  sub_x_7/U5/S (ADDHX1M)                                  0.12       8.96 r
  sub_x_7/DIFF[124] (top_DW01_sub_3)                      0.00       8.96 r
  div_remainder_r_reg_0__124_/RN (DFFTRX1M)               0.00       8.96 r
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__124_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U56/Y (OAI21X1M)                     0.21       8.63 r
  DP_OP_1128_134_535/U47/Y (XNOR2XLM)                     0.09       8.72 f
  DP_OP_1128_134_535/O1[120] (top_DP_OP_1128_134_535_1)
                                                          0.00       8.72 f
  U10604/Y (AO22X1M)                                      0.35       9.07 f
  div_remainder_r_reg_59__120_/D (DFFQX1M)                0.00       9.07 f
  data arrival time                                                  9.07

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__120_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -9.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U56/Y (OAI21X1M)                    0.24       8.63 r
  DP_OP_1056_161_6662/U47/Y (XNOR2XLM)                    0.09       8.73 f
  DP_OP_1056_161_6662/O1[120] (top_DP_OP_1056_161_6662_1)
                                                          0.00       8.73 f
  U25363/Y (AO22XLM)                                      0.33       9.05 f
  div_remainder_r_reg_50__120_/D (DFFQX2M)                0.00       9.05 f
  data arrival time                                                  9.05

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U56/Y (OAI21X1M)                      0.22       8.61 r
  DP_OP_1112_140_23/U47/Y (XNOR2XLM)                      0.09       8.70 f
  DP_OP_1112_140_23/O1[120] (top_DP_OP_1112_140_23_1)     0.00       8.70 f
  U11124/Y (AO22X1M)                                      0.35       9.05 f
  div_remainder_r_reg_57__120_/D (DFFQX2M)                0.00       9.05 f
  data arrival time                                                  9.05

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1064_158_6918/U47/Y (XNOR2XLM)                    0.09       8.70 f
  DP_OP_1064_158_6918/O1[120] (top_DP_OP_1064_158_6918_1)
                                                          0.00       8.70 f
  U12918/Y (AO22X1M)                                      0.35       9.05 f
  div_remainder_r_reg_51__120_/D (DFFQX2M)                0.00       9.05 f
  data arrival time                                                  9.05

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U56/Y (OAI21X1M)                    0.22       8.61 r
  DP_OP_1048_164_6406/U47/Y (XNOR2XLM)                    0.09       8.70 f
  DP_OP_1048_164_6406/O1[120] (top_DP_OP_1048_164_6406_1)
                                                          0.00       8.70 f
  U13432/Y (AO22X1M)                                      0.35       9.05 f
  div_remainder_r_reg_49__120_/D (DFFQX2M)                0.00       9.05 f
  data arrival time                                                  9.05

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: div_remainder_r_reg_61__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_61__64_/Q (DFFQX1M)                 0.46       2.36 r
  DP_OP_1152_125_6901/I1[64] (top_DP_OP_1152_125_6901_1)
                                                          0.00       2.36 r
  DP_OP_1152_125_6901/U1979/Y (NAND2X1M)                  0.15       2.51 f
  DP_OP_1152_125_6901/U1970/Y (OAI21XLM)                  0.27       2.79 r
  DP_OP_1152_125_6901/U1951/Y (AOI21XLM)                  0.19       2.98 f
  DP_OP_1152_125_6901/U1902/Y (OAI21XLM)                  0.28       3.25 r
  DP_OP_1152_125_6901/U1785/Y (AOI21XLM)                  0.25       3.50 f
  DP_OP_1152_125_6901/U1530/Y (OAI21X2M)                  0.88       4.37 r
  DP_OP_1152_125_6901/U1386/Y (AOI21XLM)                  0.29       4.67 f
  DP_OP_1152_125_6901/U1369/Y (XOR2XLM)                   0.22       4.89 f
  DP_OP_1152_125_6901/U912/Y (MX2XLM)                     0.31       5.19 f
  DP_OP_1152_125_6901/U187/Y (NOR2XLM)                    0.26       5.46 r
  DP_OP_1152_125_6901/U184/Y (OAI21XLM)                   0.18       5.64 f
  DP_OP_1152_125_6901/U164/Y (AOI21XLM)                   0.27       5.91 r
  DP_OP_1152_125_6901/U148/Y (OAI21X1M)                   0.15       6.06 f
  DP_OP_1152_125_6901/U132/Y (AOI21XLM)                   0.25       6.31 r
  DP_OP_1152_125_6901/U120/Y (OAI21XLM)                   0.18       6.49 f
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.19       6.68 r
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.15       6.83 f
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.28       7.12 r
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.21       7.33 f
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.55 r
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.16       7.72 f
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.22       7.93 r
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.18       8.11 f
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.19       8.31 r
  DP_OP_1152_125_6901/U56/Y (OAI21X1M)                    0.18       8.49 f
  DP_OP_1152_125_6901/U47/Y (XNOR2XLM)                    0.18       8.67 f
  DP_OP_1152_125_6901/O1[120] (top_DP_OP_1152_125_6901_1)
                                                          0.00       8.67 f
  U9833/Y (AO22X1M)                                       0.35       9.02 f
  div_remainder_r_reg_62__120_/D (DFFQX2M)                0.00       9.02 f
  data arrival time                                                  9.02

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__120_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -9.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1144_128_1047/U55/Y (XOR2XLM)                     0.17       8.64 f
  DP_OP_1144_128_1047/O1[119] (top_DP_OP_1144_128_1047_1)
                                                          0.00       8.64 f
  U10091/Y (AO22X1M)                                      0.35       8.99 f
  div_remainder_r_reg_61__119_/D (DFFQX2M)                0.00       8.99 f
  data arrival time                                                  8.99

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_768_269_1408/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_768_269_1408/O1[119] (top_DP_OP_768_269_1408_1)
                                                          0.00       8.63 f
  U23372/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_14__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_840_242_5248/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_840_242_5248/O1[119] (top_DP_OP_840_242_5248_1)
                                                          0.00       8.63 f
  U20886/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_23__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_808_254_4224/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_808_254_4224/O1[119] (top_DP_OP_808_254_4224_1)
                                                          0.00       8.63 f
  U21934/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_19__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_712_290_9583/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_712_290_9583/O1[119] (top_DP_OP_712_290_9583_1)
                                                          0.00       8.63 f
  U8928/Y (AO22X1M)                                       0.35       8.98 f
  div_remainder_r_reg_7__119_/D (DFFQX2M)                 0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_704_293_9327/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_704_293_9327/O1[119] (top_DP_OP_704_293_9327_1)
                                                          0.00       8.63 f
  U9187/Y (AO22X1M)                                       0.35       8.98 f
  div_remainder_r_reg_6__119_/D (DFFQX2M)                 0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_696_296_3985/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_696_296_3985/O1[119] (top_DP_OP_696_296_3985_1)
                                                          0.00       8.63 f
  U11810/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_5__119_/D (DFFQX2M)                 0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_752_275_2944/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_752_275_2944/O1[119] (top_DP_OP_752_275_2944_1)
                                                          0.00       8.63 f
  U23932/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_12__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_744_278_640/U55/Y (XOR2XLM)                       0.17       8.63 f
  DP_OP_744_278_640/O1[119] (top_DP_OP_744_278_640_1)     0.00       8.63 f
  U24199/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_11__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U62/Y (AOI21X2M)                      0.14       8.46 f
  DP_OP_736_281_384/U55/Y (XOR2XLM)                       0.17       8.63 f
  DP_OP_736_281_384/O1[119] (top_DP_OP_736_281_384_1)     0.00       8.63 f
  U24465/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_10__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_792_260_3712/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_792_260_3712/O1[119] (top_DP_OP_792_260_3712_1)
                                                          0.00       8.63 f
  U22468/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_17__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_776_266_1664/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_776_266_1664/O1[119] (top_DP_OP_776_266_1664_1)
                                                          0.00       8.63 f
  U23009/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_15__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_760_272_1152/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_760_272_1152/O1[119] (top_DP_OP_760_272_1152_1)
                                                          0.00       8.63 f
  U23665/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_13__119_/D (DFFQX2M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U62/Y (AOI21X2M)                    0.14       8.47 f
  DP_OP_1160_122_1559/U55/Y (XOR2XLM)                     0.17       8.64 f
  DP_OP_1160_122_1559/O1[119] (top_DP_OP_1160_122_1559_1)
                                                          0.00       8.64 f
  U9577/Y (AO22X1M)                                       0.35       8.99 f
  div_remainder_r_reg_63__119_/D (DFFQX1M)                0.00       8.99 f
  data arrival time                                                  8.99

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -8.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_936_206_6306/U55/Y (XOR2XLM)                      0.17       8.62 f
  DP_OP_936_206_6306/O1[119] (top_DP_OP_936_206_6306_1)
                                                          0.00       8.62 f
  U17422/Y (AO22X1M)                                      0.35       8.97 f
  div_remainder_r_reg_35__119_/D (DFFQX2M)                0.00       8.97 f
  data arrival time                                                  8.97

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_904_218_5282/U55/Y (XOR2XLM)                      0.17       8.62 f
  DP_OP_904_218_5282/O1[119] (top_DP_OP_904_218_5282_1)
                                                          0.00       8.62 f
  U18573/Y (AO22X1M)                                      0.35       8.97 f
  div_remainder_r_reg_31__119_/D (DFFQX2M)                0.00       8.97 f
  data arrival time                                                  8.97

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_816_251_4480/U55/Y (XOR2XLM)                      0.17       8.62 f
  DP_OP_816_251_4480/O1[119] (top_DP_OP_816_251_4480_1)
                                                          0.00       8.62 f
  U21668/Y (AO22X1M)                                      0.35       8.97 f
  div_remainder_r_reg_20__119_/D (DFFQX2M)                0.00       8.97 f
  data arrival time                                                  8.97

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_800_257_1920/U55/Y (XOR2XLM)                      0.17       8.62 f
  DP_OP_800_257_1920/O1[119] (top_DP_OP_800_257_1920_1)
                                                          0.00       8.62 f
  U22201/Y (AO22X1M)                                      0.35       8.97 f
  div_remainder_r_reg_18__119_/D (DFFQX2M)                0.00       8.97 f
  data arrival time                                                  8.97

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U62/Y (AOI21X2M)                      0.14       8.45 f
  DP_OP_728_284_128/U55/Y (XOR2XLM)                       0.17       8.62 f
  DP_OP_728_284_128/O1[119] (top_DP_OP_728_284_128_1)     0.00       8.62 f
  U8401/Y (AO22X1M)                                       0.35       8.97 f
  div_remainder_r_reg_9__119_/D (DFFQX2M)                 0.00       8.97 f
  data arrival time                                                  8.97

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_784_263_3456/U55/Y (XOR2XLM)                      0.17       8.62 f
  DP_OP_784_263_3456/O1[119] (top_DP_OP_784_263_3456_1)
                                                          0.00       8.62 f
  U22735/Y (AO22X1M)                                      0.35       8.97 f
  div_remainder_r_reg_16__119_/D (DFFQX2M)                0.00       8.97 f
  data arrival time                                                  8.97

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_688_299_3729/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_688_299_3729/O1[119] (top_DP_OP_688_299_3729_1)
                                                          0.00       8.61 f
  U14637/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_4__119_/D (DFFQX2M)                 0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_672_305_8815/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_672_305_8815/O1[119] (top_DP_OP_672_305_8815_1)
                                                          0.00       8.61 f
  U20291/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_2__119_/D (DFFQX2M)                 0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_680_302_3473/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_680_302_3473/O1[119] (top_DP_OP_680_302_3473_1)
                                                          0.00       8.61 f
  U17464/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_3__119_/D (DFFQX2M)                 0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_984_188_6372/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_984_188_6372/O1[119] (top_DP_OP_984_188_6372_1)
                                                          0.00       8.61 f
  U15746/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_41__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_976_191_6116/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_976_191_6116/O1[119] (top_DP_OP_976_191_6116_1)
                                                          0.00       8.61 f
  U16003/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_40__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_968_194_5860/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_968_194_5860/O1[119] (top_DP_OP_968_194_5860_1)
                                                          0.00       8.61 f
  U16260/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_39__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_960_197_3556/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_960_197_3556/O1[119] (top_DP_OP_960_197_3556_1)
                                                          0.00       8.61 f
  U16517/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_38__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_944_203_5092/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_944_203_5092/O1[119] (top_DP_OP_944_203_5092_1)
                                                          0.00       8.61 f
  U17158/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_36__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_832_245_3490/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_832_245_3490/O1[119] (top_DP_OP_832_245_3490_1)
                                                          0.00       8.63 f
  U21143/Y (AO22X1M)                                      0.35       8.98 f
  div_remainder_r_reg_22__119_/D (DFFQX1M)                0.00       8.98 f
  data arrival time                                                  8.98

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_928_209_6050/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_928_209_6050/O1[119] (top_DP_OP_928_209_6050_1)
                                                          0.00       8.61 f
  U17775/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_34__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_912_215_7586/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_912_215_7586/O1[119] (top_DP_OP_912_215_7586_1)
                                                          0.00       8.61 f
  U18316/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_32__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_896_221_5026/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_896_221_5026/O1[119] (top_DP_OP_896_221_5026_1)
                                                          0.00       8.61 f
  U18830/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_30__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_864_233_4002/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_864_233_4002/O1[119] (top_DP_OP_864_233_4002_1)
                                                          0.00       8.61 f
  U19985/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_26__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1104_143_9734/U55/Y (XOR2XLM)                     0.17       8.61 f
  DP_OP_1104_143_9734/O1[119] (top_DP_OP_1104_143_9734_1)
                                                          0.00       8.61 f
  U11503/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_56__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_856_236_5760/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_856_236_5760/O1[119] (top_DP_OP_856_236_5760_1)
                                                          0.00       8.61 f
  U20249/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_25__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1096_146_7942/U55/Y (XOR2XLM)                     0.17       8.61 f
  DP_OP_1096_146_7942/O1[119] (top_DP_OP_1096_146_7942_1)
                                                          0.00       8.61 f
  U11768/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_55__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_848_239_5504/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_848_239_5504/O1[119] (top_DP_OP_848_239_5504_1)
                                                          0.00       8.61 f
  U20602/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_24__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_824_248_4736/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_824_248_4736/O1[119] (top_DP_OP_824_248_4736_1)
                                                          0.00       8.61 f
  U21401/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_21__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1032_170_5894/U55/Y (XOR2XLM)                     0.17       8.61 f
  DP_OP_1032_170_5894/O1[119] (top_DP_OP_1032_170_5894_1)
                                                          0.00       8.61 f
  U13953/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_47__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1024_173_5638/U55/Y (XOR2XLM)                     0.17       8.61 f
  DP_OP_1024_173_5638/O1[119] (top_DP_OP_1024_173_5638_1)
                                                          0.00       8.61 f
  U14331/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_46__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U62/Y (AOI21X2M)                     0.14       8.45 f
  DP_OP_920_212_5794/U55/Y (XOR2XLM)                      0.17       8.62 f
  DP_OP_920_212_5794/O1[119] (top_DP_OP_920_212_5794_1)
                                                          0.00       8.62 f
  U18059/Y (AO22X1M)                                      0.35       8.97 f
  div_remainder_r_reg_33__119_/D (DFFQX1M)                0.00       8.97 f
  data arrival time                                                  8.97

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_888_224_4770/U55/Y (XOR2XLM)                      0.17       8.60 f
  DP_OP_888_224_4770/O1[119] (top_DP_OP_888_224_4770_1)
                                                          0.00       8.60 f
  U19087/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_29__119_/D (DFFQX2M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1008_179_7140/U55/Y (XOR2XLM)                     0.17       8.60 f
  DP_OP_1008_179_7140/O1[119] (top_DP_OP_1008_179_7140_1)
                                                          0.00       8.60 f
  U14948/Y (AO22X1M)                                      0.35       8.95 f
  div_remainder_r_reg_44__119_/D (DFFQX2M)                0.00       8.95 f
  data arrival time                                                  8.95

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U62/Y (AOI21X2M)                     0.14       8.46 f
  DP_OP_720_287_7791/U55/Y (XOR2XLM)                      0.17       8.63 f
  DP_OP_720_287_7791/O1[119] (top_DP_OP_720_287_7791_1)
                                                          0.00       8.63 f
  U25567/Y (AO22XLM)                                      0.33       8.95 f
  div_remainder_r_reg_8__119_/D (DFFQX2M)                 0.00       8.95 f
  data arrival time                                                  8.95

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_992_185_5126/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_992_185_5126/O1[119] (top_DP_OP_992_185_5126_1)
                                                          0.00       8.61 f
  U15489/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_42__119_/D (DFFQX1M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_952_200_5348/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_952_200_5348/O1[119] (top_DP_OP_952_200_5348_1)
                                                          0.00       8.61 f
  U16780/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_37__119_/D (DFFQX1M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_880_227_2466/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_880_227_2466/O1[119] (top_DP_OP_880_227_2466_1)
                                                          0.00       8.61 f
  U19344/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_28__119_/D (DFFQX1M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U62/Y (AOI21X2M)                     0.14       8.44 f
  DP_OP_872_230_4258/U55/Y (XOR2XLM)                      0.17       8.61 f
  DP_OP_872_230_4258/O1[119] (top_DP_OP_872_230_4258_1)
                                                          0.00       8.61 f
  U19607/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_27__119_/D (DFFQX1M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U62/Y (AOI21X2M)                    0.14       8.44 f
  DP_OP_1040_167_4102/U55/Y (XOR2XLM)                     0.17       8.61 f
  DP_OP_1040_167_4102/O1[119] (top_DP_OP_1040_167_4102_1)
                                                          0.00       8.61 f
  U13690/Y (AO22X1M)                                      0.35       8.96 f
  div_remainder_r_reg_48__119_/D (DFFQX1M)                0.00       8.96 f
  data arrival time                                                  8.96

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1136_131_791/U55/Y (XOR2XLM)                      0.17       8.59 f
  DP_OP_1136_131_791/O1[119] (top_DP_OP_1136_131_791_1)
                                                          0.00       8.59 f
  U10348/Y (AO22X1M)                                      0.35       8.94 f
  div_remainder_r_reg_60__119_/D (DFFQX2M)                0.00       8.94 f
  data arrival time                                                  8.94

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U62/Y (AOI21X2M)                     0.14       8.42 f
  DP_OP_1128_134_535/U55/Y (XOR2XLM)                      0.17       8.59 f
  DP_OP_1128_134_535/O1[119] (top_DP_OP_1128_134_535_1)
                                                          0.00       8.59 f
  U10605/Y (AO22X1M)                                      0.35       8.94 f
  div_remainder_r_reg_59__119_/D (DFFQX2M)                0.00       8.94 f
  data arrival time                                                  8.94

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1088_149_7686/U55/Y (XOR2XLM)                     0.17       8.58 f
  DP_OP_1088_149_7686/O1[119] (top_DP_OP_1088_149_7686_1)
                                                          0.00       8.58 f
  U12121/Y (AO22X1M)                                      0.35       8.93 f
  div_remainder_r_reg_54__119_/D (DFFQX2M)                0.00       8.93 f
  data arrival time                                                  8.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U62/Y (AOI21X2M)                    0.14       8.41 f
  DP_OP_1080_152_7430/U55/Y (XOR2XLM)                     0.17       8.57 f
  DP_OP_1080_152_7430/O1[119] (top_DP_OP_1080_152_7430_1)
                                                          0.00       8.57 f
  U12405/Y (AO22X1M)                                      0.35       8.93 f
  div_remainder_r_reg_53__119_/D (DFFQX2M)                0.00       8.93 f
  data arrival time                                                  8.93

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1064_158_6918/U55/Y (XOR2XLM)                     0.18       8.57 f
  DP_OP_1064_158_6918/O1[119] (top_DP_OP_1064_158_6918_1)
                                                          0.00       8.57 f
  U12919/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_51__119_/D (DFFQX2M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1056_161_6662/U55/Y (XOR2XLM)                     0.18       8.57 f
  DP_OP_1056_161_6662/O1[119] (top_DP_OP_1056_161_6662_1)
                                                          0.00       8.57 f
  U13176/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_50__119_/D (DFFQX2M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U1985/Y (AOI21X1M)                  0.20       8.39 f
  DP_OP_1048_164_6406/U55/Y (XOR2XLM)                     0.18       8.57 f
  DP_OP_1048_164_6406/O1[119] (top_DP_OP_1048_164_6406_1)
                                                          0.00       8.57 f
  U13433/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_49__119_/D (DFFQX2M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1016_176_7396/U55/Y (XOR2XLM)                     0.18       8.57 f
  DP_OP_1016_176_7396/O1[119] (top_DP_OP_1016_176_7396_1)
                                                          0.00       8.57 f
  U14595/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_45__119_/D (DFFQX2M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U498/Y (OAI21XLM)                             0.31       8.24 r
  add_x_391/U34/Y (XNOR2XLM)                              0.10       8.33 f
  add_x_391/SUM[120] (top_DW01_add_2)                     0.00       8.33 f
  U9314/Y (AO22XLM)                                       0.33       8.67 f
  U24597/Y (MX2XLM)                                       0.27       8.94 f
  div_remaindero_r_reg_56_/D (DFFQX1M)                    0.00       8.94 f
  data arrival time                                                  8.94

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_56_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -8.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1120_137_8198/U55/Y (XOR2XLM)                     0.18       8.57 f
  DP_OP_1120_137_8198/O1[119] (top_DP_OP_1120_137_8198_1)
                                                          0.00       8.57 f
  U10862/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_58__119_/D (DFFQX1M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U62/Y (AOI21X1M)                      0.20       8.39 f
  DP_OP_1112_140_23/U55/Y (XOR2XLM)                       0.18       8.57 f
  DP_OP_1112_140_23/O1[119] (top_DP_OP_1112_140_23_1)     0.00       8.57 f
  U11125/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_57__119_/D (DFFQX1M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1072_155_9222/U55/Y (XOR2XLM)                     0.18       8.57 f
  DP_OP_1072_155_9222/O1[119] (top_DP_OP_1072_155_9222_1)
                                                          0.00       8.57 f
  U12662/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_52__119_/D (DFFQX1M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U62/Y (AOI21X1M)                    0.20       8.39 f
  DP_OP_1000_182_6884/U55/Y (XOR2XLM)                     0.18       8.57 f
  DP_OP_1000_182_6884/O1[119] (top_DP_OP_1000_182_6884_1)
                                                          0.00       8.57 f
  U15232/Y (AO22X1M)                                      0.35       8.92 f
  div_remainder_r_reg_43__119_/D (DFFQX1M)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__119_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: div_remainder_r_reg_61__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_61__128_/Q (DFFQX1M)                0.52       2.42 r
  I_130/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1152_125_6901/I5 (top_DP_OP_1152_125_6901_1)      0.00       3.56 f
  DP_OP_1152_125_6901/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1152_125_6901/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1152_125_6901/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1152_125_6901/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1152_125_6901/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1152_125_6901/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1152_125_6901/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1152_125_6901/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1152_125_6901/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1152_125_6901/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1152_125_6901/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1152_125_6901/U521/Y (AOI21X2M)                   0.13       6.22 f
  DP_OP_1152_125_6901/U1983/Y (OAI21X1M)                  0.22       6.44 r
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.14       6.58 f
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.19       6.78 r
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.21       6.98 f
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.33       7.31 r
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.54 f
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.22       7.76 r
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.20       7.96 f
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.24       8.20 r
  DP_OP_1152_125_6901/U62/Y (AOI21X2M)                    0.14       8.35 f
  DP_OP_1152_125_6901/U55/Y (XOR2XLM)                     0.17       8.51 f
  DP_OP_1152_125_6901/O1[119] (top_DP_OP_1152_125_6901_1)
                                                          0.00       8.51 f
  U9834/Y (AO22X1M)                                       0.35       8.87 f
  div_remainder_r_reg_62__119_/D (DFFQX2M)                0.00       8.87 f
  data arrival time                                                  8.87

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__119_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: div_divisor_i[0]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[0] (in)                                   0.00       5.70 f
  sub_x_7/B[64] (top_DW01_sub_3)                          0.00       5.70 f
  sub_x_7/U294/Y (INVXLM)                                 0.10       5.80 r
  sub_x_7/U243/Y (NOR2XLM)                                0.12       5.92 f
  sub_x_7/U235/Y (NOR2XLM)                                0.22       6.14 r
  sub_x_7/U218/Y (NAND2XLM)                               0.16       6.29 f
  sub_x_7/U180/Y (NOR2XLM)                                0.23       6.52 r
  sub_x_7/U110/Y (NAND2XLM)                               0.16       6.68 f
  sub_x_7/U16/Y (NOR2XLM)                                 0.24       6.91 r
  sub_x_7/U262/CO (ADDHX1M)                               0.24       7.16 r
  sub_x_7/U13/CO (ADDHX1M)                                0.21       7.37 r
  sub_x_7/U12/CO (ADDHX1M)                                0.21       7.58 r
  sub_x_7/U11/CO (ADDHX1M)                                0.21       7.79 r
  sub_x_7/U10/CO (ADDHX1M)                                0.21       8.00 r
  sub_x_7/U9/CO (ADDHX1M)                                 0.21       8.21 r
  sub_x_7/U8/CO (ADDHX1M)                                 0.21       8.42 r
  sub_x_7/U7/CO (ADDHX1M)                                 0.21       8.63 r
  sub_x_7/U6/S (ADDHX1M)                                  0.12       8.75 r
  sub_x_7/DIFF[123] (top_DW01_sub_3)                      0.00       8.75 r
  div_remainder_r_reg_0__123_/RN (DFFTRX1M)               0.00       8.75 r
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__123_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: div_remainder_r_reg_0__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__128_/CK (DFFTRX2M)               0.00 #     1.90 r
  div_remainder_r_reg_0__128_/QN (DFFTRX2M)               1.83       3.73 r
  DP_OP_664_308_2961/I5 (top_DP_OP_664_308_2961_1)        0.00       3.73 r
  DP_OP_664_308_2961/U964/Y (MX2XLM)                      0.41       4.13 f
  DP_OP_664_308_2961/U2005/Y (OR2X1M)                     0.25       4.38 f
  DP_OP_664_308_2961/U2000/Y (AOI21XLM)                   0.24       4.62 r
  DP_OP_664_308_2961/U817/Y (OAI21XLM)                    0.20       4.81 f
  DP_OP_664_308_2961/U809/Y (AOI21XLM)                    0.26       5.07 r
  DP_OP_664_308_2961/U786/Y (OAI21XLM)                    0.19       5.26 f
  DP_OP_664_308_2961/U767/Y (AOI21X1M)                    0.22       5.47 r
  DP_OP_664_308_2961/U744/Y (OAI21X1M)                    0.14       5.62 f
  DP_OP_664_308_2961/U1999/Y (AOI21XLM)                   0.27       5.88 r
  DP_OP_664_308_2961/U658/Y (OAI21X1M)                    0.15       6.03 f
  DP_OP_664_308_2961/U532/Y (AOI21XLM)                    0.24       6.28 r
  DP_OP_664_308_2961/U220/Y (OAI21XLM)                    0.20       6.47 f
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.28       6.76 r
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.20       6.96 f
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.29       7.25 r
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.20       7.45 f
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.31       7.76 r
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.18       7.93 f
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.22       8.15 r
  DP_OP_664_308_2961/U61/Y (OAI21X1M)                     0.16       8.31 f
  DP_OP_664_308_2961/U52/Y (XNOR2XLM)                     0.18       8.49 f
  DP_OP_664_308_2961/O1[119] (top_DP_OP_664_308_2961_1)
                                                          0.00       8.49 f
  U23051/Y (AO22X1M)                                      0.35       8.85 f
  div_remainder_r_reg_1__119_/D (DFFQX2M)                 0.00       8.85 f
  data arrival time                                                  8.85

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__119_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.91


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1160_122_1559/U61/Y (XNOR2XLM)                    0.09       8.42 f
  DP_OP_1160_122_1559/O1[118] (top_DP_OP_1160_122_1559_1)
                                                          0.00       8.42 f
  U9578/Y (AO22X1M)                                       0.35       8.77 f
  div_remainder_r_reg_63__118_/D (DFFQX2M)                0.00       8.77 f
  data arrival time                                                  8.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U70/Y (OAI21X1M)                    0.24       8.33 r
  DP_OP_1144_128_1047/U61/Y (XNOR2XLM)                    0.09       8.42 f
  DP_OP_1144_128_1047/O1[118] (top_DP_OP_1144_128_1047_1)
                                                          0.00       8.42 f
  U10092/Y (AO22X1M)                                      0.35       8.77 f
  div_remainder_r_reg_61__118_/D (DFFQX2M)                0.00       8.77 f
  data arrival time                                                  8.77

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_768_269_1408/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_768_269_1408/O1[118] (top_DP_OP_768_269_1408_1)
                                                          0.00       8.41 f
  U23373/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_14__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_840_242_5248/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_840_242_5248/O1[118] (top_DP_OP_840_242_5248_1)
                                                          0.00       8.41 f
  U20887/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_23__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_832_245_3490/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_832_245_3490/O1[118] (top_DP_OP_832_245_3490_1)
                                                          0.00       8.41 f
  U21144/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_22__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_720_287_7791/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_720_287_7791/O1[118] (top_DP_OP_720_287_7791_1)
                                                          0.00       8.41 f
  U8669/Y (AO22X1M)                                       0.35       8.76 f
  div_remainder_r_reg_8__118_/D (DFFQX2M)                 0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_808_254_4224/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_808_254_4224/O1[118] (top_DP_OP_808_254_4224_1)
                                                          0.00       8.41 f
  U21935/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_19__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_712_290_9583/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_712_290_9583/O1[118] (top_DP_OP_712_290_9583_1)
                                                          0.00       8.41 f
  U8929/Y (AO22X1M)                                       0.35       8.76 f
  div_remainder_r_reg_7__118_/D (DFFQX2M)                 0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_704_293_9327/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_704_293_9327/O1[118] (top_DP_OP_704_293_9327_1)
                                                          0.00       8.41 f
  U9188/Y (AO22X1M)                                       0.35       8.76 f
  div_remainder_r_reg_6__118_/D (DFFQX2M)                 0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_696_296_3985/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_696_296_3985/O1[118] (top_DP_OP_696_296_3985_1)
                                                          0.00       8.41 f
  U11821/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_5__118_/D (DFFQX2M)                 0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_752_275_2944/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_752_275_2944/O1[118] (top_DP_OP_752_275_2944_1)
                                                          0.00       8.41 f
  U23933/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_12__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_744_278_640/U61/Y (XNOR2XLM)                      0.09       8.41 f
  DP_OP_744_278_640/O1[118] (top_DP_OP_744_278_640_1)     0.00       8.41 f
  U24200/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_11__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U70/Y (OAI21X1M)                      0.24       8.32 r
  DP_OP_736_281_384/U61/Y (XNOR2XLM)                      0.09       8.41 f
  DP_OP_736_281_384/O1[118] (top_DP_OP_736_281_384_1)     0.00       8.41 f
  U24466/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_10__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_792_260_3712/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_792_260_3712/O1[118] (top_DP_OP_792_260_3712_1)
                                                          0.00       8.41 f
  U22469/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_17__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_760_272_1152/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_760_272_1152/O1[118] (top_DP_OP_760_272_1152_1)
                                                          0.00       8.41 f
  U23666/Y (AO22X1M)                                      0.35       8.76 f
  div_remainder_r_reg_13__118_/D (DFFQX2M)                0.00       8.76 f
  data arrival time                                                  8.76

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_936_206_6306/U61/Y (XNOR2XLM)                     0.09       8.40 f
  DP_OP_936_206_6306/O1[118] (top_DP_OP_936_206_6306_1)
                                                          0.00       8.40 f
  U17423/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_35__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_920_212_5794/U61/Y (XNOR2XLM)                     0.09       8.40 f
  DP_OP_920_212_5794/O1[118] (top_DP_OP_920_212_5794_1)
                                                          0.00       8.40 f
  U18060/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_33__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_904_218_5282/U61/Y (XNOR2XLM)                     0.09       8.40 f
  DP_OP_904_218_5282/O1[118] (top_DP_OP_904_218_5282_1)
                                                          0.00       8.40 f
  U18574/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_31__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_816_251_4480/U61/Y (XNOR2XLM)                     0.09       8.40 f
  DP_OP_816_251_4480/O1[118] (top_DP_OP_816_251_4480_1)
                                                          0.00       8.40 f
  U21669/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_20__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_800_257_1920/U61/Y (XNOR2XLM)                     0.09       8.40 f
  DP_OP_800_257_1920/O1[118] (top_DP_OP_800_257_1920_1)
                                                          0.00       8.40 f
  U22202/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_18__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_688_299_3729/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_688_299_3729/O1[118] (top_DP_OP_688_299_3729_1)
                                                          0.00       8.39 f
  U14648/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_4__118_/D (DFFQX2M)                 0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_672_305_8815/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_672_305_8815/O1[118] (top_DP_OP_672_305_8815_1)
                                                          0.00       8.39 f
  U20302/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_2__118_/D (DFFQX2M)                 0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_680_302_3473/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_680_302_3473/O1[118] (top_DP_OP_680_302_3473_1)
                                                          0.00       8.39 f
  U17475/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_3__118_/D (DFFQX2M)                 0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_992_185_5126/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_992_185_5126/O1[118] (top_DP_OP_992_185_5126_1)
                                                          0.00       8.39 f
  U15490/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_42__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_984_188_6372/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_984_188_6372/O1[118] (top_DP_OP_984_188_6372_1)
                                                          0.00       8.39 f
  U15747/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_41__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_976_191_6116/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_976_191_6116/O1[118] (top_DP_OP_976_191_6116_1)
                                                          0.00       8.39 f
  U16004/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_40__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_968_194_5860/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_968_194_5860/O1[118] (top_DP_OP_968_194_5860_1)
                                                          0.00       8.39 f
  U16261/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_39__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_37__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_38__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_37__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_37__128_/Q (DFFQX1M)                0.51       2.41 r
  I_82/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_960_197_3556/I5 (top_DP_OP_960_197_3556_1)        0.00       3.54 f
  DP_OP_960_197_3556/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_960_197_3556/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_960_197_3556/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_960_197_3556/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_960_197_3556/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_960_197_3556/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_960_197_3556/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_960_197_3556/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_960_197_3556/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_960_197_3556/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_960_197_3556/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_960_197_3556/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_960_197_3556/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_960_197_3556/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_960_197_3556/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_960_197_3556/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_960_197_3556/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_960_197_3556/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_960_197_3556/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_960_197_3556/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_960_197_3556/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_960_197_3556/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_960_197_3556/O1[118] (top_DP_OP_960_197_3556_1)
                                                          0.00       8.39 f
  U16518/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_38__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_38__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_952_200_5348/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_952_200_5348/O1[118] (top_DP_OP_952_200_5348_1)
                                                          0.00       8.39 f
  U16781/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_37__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_944_203_5092/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_944_203_5092/O1[118] (top_DP_OP_944_203_5092_1)
                                                          0.00       8.39 f
  U17159/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_36__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_928_209_6050/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_928_209_6050/O1[118] (top_DP_OP_928_209_6050_1)
                                                          0.00       8.39 f
  U17776/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_34__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_31__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_32__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_31__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_31__128_/Q (DFFQX1M)                0.51       2.41 r
  I_70/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_912_215_7586/I5 (top_DP_OP_912_215_7586_1)        0.00       3.54 f
  DP_OP_912_215_7586/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_912_215_7586/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_912_215_7586/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_912_215_7586/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_912_215_7586/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_912_215_7586/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_912_215_7586/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_912_215_7586/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_912_215_7586/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_912_215_7586/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_912_215_7586/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_912_215_7586/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_912_215_7586/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_912_215_7586/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_912_215_7586/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_912_215_7586/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_912_215_7586/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_912_215_7586/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_912_215_7586/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_912_215_7586/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_912_215_7586/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_912_215_7586/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_912_215_7586/O1[118] (top_DP_OP_912_215_7586_1)
                                                          0.00       8.39 f
  U18317/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_32__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_32__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_896_221_5026/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_896_221_5026/O1[118] (top_DP_OP_896_221_5026_1)
                                                          0.00       8.39 f
  U18831/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_30__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_880_227_2466/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_880_227_2466/O1[118] (top_DP_OP_880_227_2466_1)
                                                          0.00       8.39 f
  U19345/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_28__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_872_230_4258/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_872_230_4258/O1[118] (top_DP_OP_872_230_4258_1)
                                                          0.00       8.39 f
  U19608/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_27__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_864_233_4002/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_864_233_4002/O1[118] (top_DP_OP_864_233_4002_1)
                                                          0.00       8.39 f
  U19986/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_26__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1104_143_9734/U61/Y (XNOR2XLM)                    0.09       8.39 f
  DP_OP_1104_143_9734/O1[118] (top_DP_OP_1104_143_9734_1)
                                                          0.00       8.39 f
  U11504/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_56__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_856_236_5760/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_856_236_5760/O1[118] (top_DP_OP_856_236_5760_1)
                                                          0.00       8.39 f
  U20250/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_25__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1096_146_7942/U61/Y (XNOR2XLM)                    0.09       8.39 f
  DP_OP_1096_146_7942/O1[118] (top_DP_OP_1096_146_7942_1)
                                                          0.00       8.39 f
  U11769/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_55__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_848_239_5504/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_848_239_5504/O1[118] (top_DP_OP_848_239_5504_1)
                                                          0.00       8.39 f
  U20603/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_24__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U70/Y (OAI21X1M)                     0.24       8.30 r
  DP_OP_824_248_4736/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_824_248_4736/O1[118] (top_DP_OP_824_248_4736_1)
                                                          0.00       8.39 f
  U21402/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_21__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1040_167_4102/U61/Y (XNOR2XLM)                    0.09       8.39 f
  DP_OP_1040_167_4102/O1[118] (top_DP_OP_1040_167_4102_1)
                                                          0.00       8.39 f
  U13691/Y (AO22X1M)                                      0.35       8.75 f
  div_remainder_r_reg_48__118_/D (DFFQX2M)                0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_46__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_47__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_46__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_46__128_/Q (DFFQX1M)                0.52       2.42 r
  I_100/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1032_170_5894/I5 (top_DP_OP_1032_170_5894_1)      0.00       3.55 f
  DP_OP_1032_170_5894/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1032_170_5894/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1032_170_5894/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1032_170_5894/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1032_170_5894/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1032_170_5894/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1032_170_5894/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1032_170_5894/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1032_170_5894/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1032_170_5894/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1032_170_5894/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1032_170_5894/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1032_170_5894/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1032_170_5894/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1032_170_5894/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1032_170_5894/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1032_170_5894/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1032_170_5894/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1032_170_5894/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1032_170_5894/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1032_170_5894/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1032_170_5894/U61/Y (XNOR2XLM)                    0.09       8.39 f
  DP_OP_1032_170_5894/O1[118] (top_DP_OP_1032_170_5894_1)
                                                          0.00       8.39 f
  U13954/Y (AO22X1M)                                      0.35       8.74 f
  div_remainder_r_reg_47__118_/D (DFFQX2M)                0.00       8.74 f
  data arrival time                                                  8.74

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_47__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.74
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U70/Y (OAI21X1M)                    0.24       8.30 r
  DP_OP_1024_173_5638/U61/Y (XNOR2XLM)                    0.09       8.39 f
  DP_OP_1024_173_5638/O1[118] (top_DP_OP_1024_173_5638_1)
                                                          0.00       8.39 f
  U14332/Y (AO22X1M)                                      0.35       8.74 f
  div_remainder_r_reg_46__118_/D (DFFQX2M)                0.00       8.74 f
  data arrival time                                                  8.74

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.74
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U70/Y (OAI21X1M)                     0.24       8.29 r
  DP_OP_888_224_4770/U61/Y (XNOR2XLM)                     0.09       8.39 f
  DP_OP_888_224_4770/O1[118] (top_DP_OP_888_224_4770_1)
                                                          0.00       8.39 f
  U19088/Y (AO22X1M)                                      0.35       8.74 f
  div_remainder_r_reg_29__118_/D (DFFQX2M)                0.00       8.74 f
  data arrival time                                                  8.74

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.74
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U70/Y (OAI21X1M)                    0.24       8.29 r
  DP_OP_1008_179_7140/U61/Y (XNOR2XLM)                    0.09       8.38 f
  DP_OP_1008_179_7140/O1[118] (top_DP_OP_1008_179_7140_1)
                                                          0.00       8.38 f
  U14949/Y (AO22X1M)                                      0.35       8.74 f
  div_remainder_r_reg_44__118_/D (DFFQX2M)                0.00       8.74 f
  data arrival time                                                  8.74

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.74
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U70/Y (OAI21X1M)                      0.24       8.31 r
  DP_OP_728_284_128/U61/Y (XNOR2XLM)                      0.09       8.40 f
  DP_OP_728_284_128/O1[118] (top_DP_OP_728_284_128_1)     0.00       8.40 f
  U8402/Y (AO22X1M)                                       0.35       8.75 f
  div_remainder_r_reg_9__118_/D (DFFQX1M)                 0.00       8.75 f
  data arrival time                                                  8.75

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__118_/CK (DFFQX1M)                0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U70/Y (OAI21X1M)                     0.24       8.32 r
  DP_OP_776_266_1664/U61/Y (XNOR2XLM)                     0.09       8.41 f
  DP_OP_776_266_1664/O1[118] (top_DP_OP_776_266_1664_1)
                                                          0.00       8.41 f
  U25538/Y (AO22XLM)                                      0.33       8.74 f
  div_remainder_r_reg_15__118_/D (DFFQX2M)                0.00       8.74 f
  data arrival time                                                  8.74

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.74
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U70/Y (OAI21X1M)                     0.24       8.31 r
  DP_OP_784_263_3456/U61/Y (XNOR2XLM)                     0.09       8.40 f
  DP_OP_784_263_3456/O1[118] (top_DP_OP_784_263_3456_1)
                                                          0.00       8.40 f
  U25533/Y (AO22XLM)                                      0.33       8.73 f
  div_remainder_r_reg_16__118_/D (DFFQX2M)                0.00       8.73 f
  data arrival time                                                  8.73

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: div_remainder_r_reg_59__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_60__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_59__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_59__128_/Q (DFFQX1M)                0.52       2.42 r
  I_126/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1136_131_791/I5 (top_DP_OP_1136_131_791_1)        0.00       3.56 f
  DP_OP_1136_131_791/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1136_131_791/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1136_131_791/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1136_131_791/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1136_131_791/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1136_131_791/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1136_131_791/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1136_131_791/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1136_131_791/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1136_131_791/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1136_131_791/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1136_131_791/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1136_131_791/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1136_131_791/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1136_131_791/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1136_131_791/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1136_131_791/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1136_131_791/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1136_131_791/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1136_131_791/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1136_131_791/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1136_131_791/U61/Y (XNOR2XLM)                     0.09       8.37 f
  DP_OP_1136_131_791/O1[118] (top_DP_OP_1136_131_791_1)
                                                          0.00       8.37 f
  U10349/Y (AO22X1M)                                      0.35       8.73 f
  div_remainder_r_reg_60__118_/D (DFFQX2M)                0.00       8.73 f
  data arrival time                                                  8.73

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_60__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: div_remainder_r_reg_58__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_59__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_58__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_58__128_/Q (DFFQX1M)                0.52       2.42 r
  I_124/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1128_134_535/I5 (top_DP_OP_1128_134_535_1)        0.00       3.56 f
  DP_OP_1128_134_535/U953/Y (MX2XLM)                      0.59       4.15 r
  DP_OP_1128_134_535/U819/Y (NAND2XLM)                    0.15       4.30 f
  DP_OP_1128_134_535/U2120/Y (INVXLM)                     0.10       4.39 r
  DP_OP_1128_134_535/U812/Y (AOI21XLM)                    0.09       4.48 f
  DP_OP_1128_134_535/U806/Y (OAI21XLM)                    0.30       4.78 r
  DP_OP_1128_134_535/U798/Y (AOI21XLM)                    0.21       4.99 f
  DP_OP_1128_134_535/U775/Y (OAI21XLM)                    0.28       5.27 r
  DP_OP_1128_134_535/U756/Y (AOI21XLM)                    0.21       5.47 f
  DP_OP_1128_134_535/U733/Y (OAI21X1M)                    0.21       5.68 r
  DP_OP_1128_134_535/U696/Y (AOI21X1M)                    0.18       5.86 f
  DP_OP_1128_134_535/U647/Y (OAI21X1M)                    0.20       6.06 r
  DP_OP_1128_134_535/U1984/Y (AOI21X1M)                   0.18       6.24 f
  DP_OP_1128_134_535/U1985/Y (OAI21X1M)                   0.21       6.45 r
  DP_OP_1128_134_535/U1986/Y (AOI21X1M)                   0.19       6.64 f
  DP_OP_1128_134_535/U112/Y (OAI21X1M)                    0.21       6.85 r
  DP_OP_1128_134_535/U104/Y (AOI21XLM)                    0.21       7.06 f
  DP_OP_1128_134_535/U98/Y (OAI21XLM)                     0.33       7.39 r
  DP_OP_1128_134_535/U90/Y (AOI21X1M)                     0.22       7.61 f
  DP_OP_1128_134_535/U84/Y (OAI21X1M)                     0.22       7.84 r
  DP_OP_1128_134_535/U76/Y (AOI21X1M)                     0.20       8.04 f
  DP_OP_1128_134_535/U70/Y (OAI21X1M)                     0.24       8.28 r
  DP_OP_1128_134_535/U61/Y (XNOR2XLM)                     0.09       8.37 f
  DP_OP_1128_134_535/O1[118] (top_DP_OP_1128_134_535_1)
                                                          0.00       8.37 f
  U10606/Y (AO22X1M)                                      0.35       8.73 f
  div_remainder_r_reg_59__118_/D (DFFQX2M)                0.00       8.73 f
  data arrival time                                                  8.73

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_59__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: div_remainder_r_reg_53__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_54__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_53__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_53__128_/Q (DFFQX1M)                0.52       2.42 r
  I_114/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1088_149_7686/I5 (top_DP_OP_1088_149_7686_1)      0.00       3.55 f
  DP_OP_1088_149_7686/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1088_149_7686/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1088_149_7686/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1088_149_7686/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1088_149_7686/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1088_149_7686/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1088_149_7686/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1088_149_7686/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1088_149_7686/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1088_149_7686/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1088_149_7686/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1088_149_7686/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1088_149_7686/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1088_149_7686/U118/Y (AOI21X2M)                   0.14       6.53 f
  DP_OP_1088_149_7686/U112/Y (OAI21X1M)                   0.19       6.72 r
  DP_OP_1088_149_7686/U104/Y (AOI21XLM)                   0.21       6.93 f
  DP_OP_1088_149_7686/U98/Y (OAI21XLM)                    0.33       7.26 r
  DP_OP_1088_149_7686/U90/Y (AOI21X1M)                    0.21       7.47 f
  DP_OP_1088_149_7686/U1983/Y (OAI21XLM)                  0.32       7.79 r
  DP_OP_1088_149_7686/U76/Y (AOI21X1M)                    0.22       8.02 f
  DP_OP_1088_149_7686/U70/Y (OAI21X1M)                    0.25       8.27 r
  DP_OP_1088_149_7686/U61/Y (XNOR2XLM)                    0.09       8.36 f
  DP_OP_1088_149_7686/O1[118] (top_DP_OP_1088_149_7686_1)
                                                          0.00       8.36 f
  U12122/Y (AO22X1M)                                      0.35       8.71 f
  div_remainder_r_reg_54__118_/D (DFFQX2M)                0.00       8.71 f
  data arrival time                                                  8.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_54__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: div_remainder_r_reg_52__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_53__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_52__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_52__128_/Q (DFFQX1M)                0.52       2.42 r
  I_112/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1080_152_7430/I5 (top_DP_OP_1080_152_7430_1)      0.00       3.55 f
  DP_OP_1080_152_7430/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1080_152_7430/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1080_152_7430/U2116/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1080_152_7430/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1080_152_7430/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1080_152_7430/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1080_152_7430/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1080_152_7430/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1080_152_7430/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1080_152_7430/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1080_152_7430/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1080_152_7430/U521/Y (AOI21X1M)                   0.18       6.16 f
  DP_OP_1080_152_7430/U209/Y (OAI21X1M)                   0.23       6.39 r
  DP_OP_1080_152_7430/U118/Y (AOI21X2M)                   0.13       6.52 f
  DP_OP_1080_152_7430/U1983/Y (OAI21XLM)                  0.28       6.81 r
  DP_OP_1080_152_7430/U104/Y (AOI21XLM)                   0.23       7.04 f
  DP_OP_1080_152_7430/U98/Y (OAI21XLM)                    0.33       7.37 r
  DP_OP_1080_152_7430/U90/Y (AOI21X1M)                    0.22       7.60 f
  DP_OP_1080_152_7430/U84/Y (OAI21X1M)                    0.22       7.82 r
  DP_OP_1080_152_7430/U76/Y (AOI21X1M)                    0.20       8.02 f
  DP_OP_1080_152_7430/U70/Y (OAI21X1M)                    0.24       8.26 r
  DP_OP_1080_152_7430/U61/Y (XNOR2XLM)                    0.09       8.36 f
  DP_OP_1080_152_7430/O1[118] (top_DP_OP_1080_152_7430_1)
                                                          0.00       8.36 f
  U12406/Y (AO22X1M)                                      0.35       8.71 f
  div_remainder_r_reg_53__118_/D (DFFQX2M)                0.00       8.71 f
  data arrival time                                                  8.71

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_53__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: div_remainder_r_reg_63__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remaindero_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_63__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_63__64_/Q (DFFQX1M)                 0.44       2.34 r
  add_x_391/A[64] (top_DW01_add_2)                        0.00       2.34 r
  add_x_391/U491/Y (NAND2XLM)                             0.17       2.51 f
  add_x_391/U482/Y (OAI21XLM)                             0.27       2.79 r
  add_x_391/U467/Y (AOI21XLM)                             0.19       2.98 f
  add_x_391/U434/Y (OAI21XLM)                             0.28       3.25 r
  add_x_391/U360/Y (AOI21XLM)                             0.20       3.46 f
  add_x_391/U496/Y (OAI21XLM)                             0.30       3.75 r
  add_x_391/U175/Y (AOI21X1M)                             0.23       3.99 f
  add_x_391/U169/Y (OAI21X2M)                             0.23       4.21 r
  add_x_391/U161/Y (AOI21X2M)                             0.15       4.36 f
  add_x_391/U155/Y (OAI21X2M)                             0.19       4.55 r
  add_x_391/U147/Y (AOI21X1M)                             0.19       4.74 f
  add_x_391/U141/Y (OAI21X1M)                             0.21       4.95 r
  add_x_391/U133/Y (AOI21XLM)                             0.22       5.18 f
  add_x_391/U127/Y (OAI21X1M)                             0.22       5.40 r
  add_x_391/U119/Y (AOI21XLM)                             0.23       5.62 f
  add_x_391/U113/Y (OAI21X1M)                             0.22       5.84 r
  add_x_391/U105/Y (AOI21XLM)                             0.23       6.06 f
  add_x_391/U99/Y (OAI21X1M)                              0.22       6.28 r
  add_x_391/U91/Y (AOI21XLM)                              0.21       6.49 f
  add_x_391/U497/Y (OAI21XLM)                             0.31       6.80 r
  add_x_391/U77/Y (AOI21XLM)                              0.25       7.05 f
  add_x_391/U71/Y (OAI21X1M)                              0.22       7.27 r
  add_x_391/U63/Y (AOI21XLM)                              0.23       7.50 f
  add_x_391/U57/Y (OAI21X1M)                              0.22       7.72 r
  add_x_391/U49/Y (AOI21XLM)                              0.21       7.93 f
  add_x_391/U42/Y (XOR2XLM)                               0.19       8.12 f
  add_x_391/SUM[119] (top_DW01_add_2)                     0.00       8.12 f
  U9315/Y (AO22XLM)                                       0.33       8.45 f
  U24598/Y (MX2XLM)                                       0.27       8.72 f
  div_remaindero_r_reg_55_/D (DFFQX1M)                    0.00       8.72 f
  data arrival time                                                  8.72

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remaindero_r_reg_55_/CK (DFFQX1M)                   0.00      10.92 r
  library setup time                                     -0.16      10.76
  data required time                                                10.76
  --------------------------------------------------------------------------
  data required time                                                10.76
  data arrival time                                                 -8.72
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: div_remainder_r_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_1__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_0__91_/CK (DFFTRX1M)                0.00 #     1.90 r
  div_remainder_r_reg_0__91_/Q (DFFTRX1M)                 0.57       2.47 f
  DP_OP_664_308_2961/I1[91] (top_DP_OP_664_308_2961_1)
                                                          0.00       2.47 f
  DP_OP_664_308_2961/U1616/Y (NOR2X1M)                    0.21       2.68 r
  DP_OP_664_308_2961/U1613/Y (OAI21XLM)                   0.14       2.82 f
  DP_OP_664_308_2961/U1611/Y (AOI21XLM)                   0.28       3.10 r
  DP_OP_664_308_2961/U1545/Y (OAI21XLM)                   0.15       3.25 f
  DP_OP_664_308_2961/U1543/Y (AOI21XLM)                   0.19       3.44 r
  DP_OP_664_308_2961/U1541/Y (OAI21X1M)                   0.87       4.31 f
  DP_OP_664_308_2961/U1413/Y (AOI21XLM)                   0.36       4.67 r
  DP_OP_664_308_2961/U1396/Y (XOR2XLM)                    0.18       4.85 r
  DP_OP_664_308_2961/U924/Y (MX2XLM)                      0.26       5.11 r
  DP_OP_664_308_2961/U217/Y (NAND2XLM)                    0.18       5.29 f
  DP_OP_664_308_2961/U195/Y (OAI21XLM)                    0.28       5.57 r
  DP_OP_664_308_2961/U155/Y (AOI21XLM)                    0.19       5.76 f
  DP_OP_664_308_2961/U139/Y (OAI21XLM)                    0.28       6.04 r
  DP_OP_664_308_2961/U123/Y (AOI21XLM)                    0.20       6.24 f
  DP_OP_664_308_2961/U111/Y (OAI21XLM)                    0.22       6.46 r
  DP_OP_664_308_2961/U109/Y (AOI21XLM)                    0.13       6.59 f
  DP_OP_664_308_2961/U103/Y (OAI21XLM)                    0.31       6.90 r
  DP_OP_664_308_2961/U95/Y (AOI21XLM)                     0.23       7.14 f
  DP_OP_664_308_2961/U89/Y (OAI21XLM)                     0.31       7.45 r
  DP_OP_664_308_2961/U2001/Y (AOI21XLM)                   0.25       7.70 f
  DP_OP_664_308_2961/U75/Y (OAI21X1M)                     0.23       7.93 r
  DP_OP_664_308_2961/U67/Y (AOI21X1M)                     0.20       8.13 f
  DP_OP_664_308_2961/U60/Y (XOR2XLM)                      0.18       8.31 f
  DP_OP_664_308_2961/O1[118] (top_DP_OP_664_308_2961_1)
                                                          0.00       8.31 f
  U23063/Y (AO22X1M)                                      0.35       8.67 f
  div_remainder_r_reg_1__118_/D (DFFQX2M)                 0.00       8.67 f
  data arrival time                                                  8.67

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_1__118_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.67
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: div_remainder_r_reg_61__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_62__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_61__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_61__64_/Q (DFFQX1M)                 0.46       2.36 r
  DP_OP_1152_125_6901/I1[64] (top_DP_OP_1152_125_6901_1)
                                                          0.00       2.36 r
  DP_OP_1152_125_6901/U1979/Y (NAND2X1M)                  0.15       2.51 f
  DP_OP_1152_125_6901/U1970/Y (OAI21XLM)                  0.27       2.79 r
  DP_OP_1152_125_6901/U1951/Y (AOI21XLM)                  0.19       2.98 f
  DP_OP_1152_125_6901/U1902/Y (OAI21XLM)                  0.28       3.25 r
  DP_OP_1152_125_6901/U1785/Y (AOI21XLM)                  0.25       3.50 f
  DP_OP_1152_125_6901/U1530/Y (OAI21X2M)                  0.88       4.37 r
  DP_OP_1152_125_6901/U1386/Y (AOI21XLM)                  0.29       4.67 f
  DP_OP_1152_125_6901/U1369/Y (XOR2XLM)                   0.22       4.89 f
  DP_OP_1152_125_6901/U912/Y (MX2XLM)                     0.31       5.19 f
  DP_OP_1152_125_6901/U187/Y (NOR2XLM)                    0.26       5.46 r
  DP_OP_1152_125_6901/U184/Y (OAI21XLM)                   0.18       5.64 f
  DP_OP_1152_125_6901/U164/Y (AOI21XLM)                   0.27       5.91 r
  DP_OP_1152_125_6901/U148/Y (OAI21X1M)                   0.15       6.06 f
  DP_OP_1152_125_6901/U132/Y (AOI21XLM)                   0.25       6.31 r
  DP_OP_1152_125_6901/U120/Y (OAI21XLM)                   0.18       6.49 f
  DP_OP_1152_125_6901/U118/Y (AOI21X2M)                   0.19       6.68 r
  DP_OP_1152_125_6901/U112/Y (OAI21X1M)                   0.15       6.83 f
  DP_OP_1152_125_6901/U104/Y (AOI21XLM)                   0.28       7.12 r
  DP_OP_1152_125_6901/U98/Y (OAI21XLM)                    0.21       7.33 f
  DP_OP_1152_125_6901/U90/Y (AOI21X1M)                    0.22       7.55 r
  DP_OP_1152_125_6901/U84/Y (OAI21X1M)                    0.16       7.72 f
  DP_OP_1152_125_6901/U76/Y (AOI21X1M)                    0.22       7.93 r
  DP_OP_1152_125_6901/U70/Y (OAI21X1M)                    0.18       8.11 f
  DP_OP_1152_125_6901/U61/Y (XNOR2XLM)                    0.18       8.30 f
  DP_OP_1152_125_6901/O1[118] (top_DP_OP_1152_125_6901_1)
                                                          0.00       8.30 f
  U9835/Y (AO22X1M)                                       0.35       8.65 f
  div_remainder_r_reg_62__118_/D (DFFQX2M)                0.00       8.65 f
  data arrival time                                                  8.65

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_62__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: div_divisor_i[0]
              (input port clocked by clk)
  Endpoint: div_remainder_r_reg_0__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  input external delay                                    3.80       5.70 f
  div_divisor_i[0] (in)                                   0.00       5.70 f
  sub_x_7/B[64] (top_DW01_sub_3)                          0.00       5.70 f
  sub_x_7/U294/Y (INVXLM)                                 0.10       5.80 r
  sub_x_7/U243/Y (NOR2XLM)                                0.12       5.92 f
  sub_x_7/U235/Y (NOR2XLM)                                0.22       6.14 r
  sub_x_7/U218/Y (NAND2XLM)                               0.16       6.29 f
  sub_x_7/U180/Y (NOR2XLM)                                0.23       6.52 r
  sub_x_7/U110/Y (NAND2XLM)                               0.16       6.68 f
  sub_x_7/U16/Y (NOR2XLM)                                 0.24       6.91 r
  sub_x_7/U262/CO (ADDHX1M)                               0.24       7.16 r
  sub_x_7/U13/CO (ADDHX1M)                                0.21       7.37 r
  sub_x_7/U12/CO (ADDHX1M)                                0.21       7.58 r
  sub_x_7/U11/CO (ADDHX1M)                                0.21       7.79 r
  sub_x_7/U10/CO (ADDHX1M)                                0.21       8.00 r
  sub_x_7/U9/CO (ADDHX1M)                                 0.21       8.21 r
  sub_x_7/U8/CO (ADDHX1M)                                 0.21       8.42 r
  sub_x_7/U7/S (ADDHX1M)                                  0.12       8.54 r
  sub_x_7/DIFF[122] (top_DW01_sub_3)                      0.00       8.54 r
  div_remainder_r_reg_0__122_/RN (DFFTRX1M)               0.00       8.54 r
  data arrival time                                                  8.54

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_0__122_/CK (DFFTRX1M)               0.00      10.92 r
  library setup time                                     -0.27      10.65
  data required time                                                10.65
  --------------------------------------------------------------------------
  data required time                                                10.65
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_57__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_58__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_57__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_57__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1120_137_8198/I1[64] (top_DP_OP_1120_137_8198_1)
                                                          0.00       2.38 r
  DP_OP_1120_137_8198/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1120_137_8198/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1120_137_8198/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1120_137_8198/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1120_137_8198/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1120_137_8198/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1120_137_8198/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1120_137_8198/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1120_137_8198/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1120_137_8198/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1120_137_8198/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1120_137_8198/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1120_137_8198/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1120_137_8198/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1120_137_8198/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1120_137_8198/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1120_137_8198/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1120_137_8198/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1120_137_8198/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1120_137_8198/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1120_137_8198/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1120_137_8198/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1120_137_8198/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1120_137_8198/U61/Y (XNOR2XLM)                    0.09       8.28 f
  DP_OP_1120_137_8198/O1[118] (top_DP_OP_1120_137_8198_1)
                                                          0.00       8.28 f
  U10863/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_58__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_58__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_56__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_57__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_56__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_56__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1112_140_23/I1[64] (top_DP_OP_1112_140_23_1)      0.00       2.38 r
  DP_OP_1112_140_23/U1979/Y (NAND2X2M)                    0.10       2.48 f
  DP_OP_1112_140_23/U1970/Y (OAI21XLM)                    0.26       2.74 r
  DP_OP_1112_140_23/U1951/Y (AOI21XLM)                    0.19       2.93 f
  DP_OP_1112_140_23/U1902/Y (OAI21XLM)                    0.28       3.21 r
  DP_OP_1112_140_23/U1785/Y (AOI21XLM)                    0.25       3.45 f
  DP_OP_1112_140_23/U1530/Y (OAI21X2M)                    0.88       4.33 r
  DP_OP_1112_140_23/U1402/Y (AOI21XLM)                    0.29       4.62 f
  DP_OP_1112_140_23/U1385/Y (XOR2XLM)                     0.19       4.81 r
  DP_OP_1112_140_23/U913/Y (MX2XLM)                       0.26       5.07 r
  DP_OP_1112_140_23/U206/Y (NAND2XLM)                     0.18       5.25 f
  DP_OP_1112_140_23/U184/Y (OAI21XLM)                     0.28       5.53 r
  DP_OP_1112_140_23/U164/Y (AOI21XLM)                     0.20       5.73 f
  DP_OP_1112_140_23/U1983/Y (OAI21XLM)                    0.28       6.01 r
  DP_OP_1112_140_23/U132/Y (AOI21XLM)                     0.20       6.21 f
  DP_OP_1112_140_23/U120/Y (OAI21XLM)                     0.25       6.46 r
  DP_OP_1112_140_23/U1984/Y (AOI21X1M)                    0.12       6.58 f
  DP_OP_1112_140_23/U112/Y (OAI21X1M)                     0.21       6.79 r
  DP_OP_1112_140_23/U104/Y (AOI21XLM)                     0.21       6.99 f
  DP_OP_1112_140_23/U98/Y (OAI21XLM)                      0.33       7.32 r
  DP_OP_1112_140_23/U90/Y (AOI21X1M)                      0.22       7.55 f
  DP_OP_1112_140_23/U84/Y (OAI21X1M)                      0.22       7.77 r
  DP_OP_1112_140_23/U76/Y (AOI21X1M)                      0.20       7.97 f
  DP_OP_1112_140_23/U70/Y (OAI21X1M)                      0.22       8.19 r
  DP_OP_1112_140_23/U61/Y (XNOR2XLM)                      0.09       8.28 f
  DP_OP_1112_140_23/O1[118] (top_DP_OP_1112_140_23_1)     0.00       8.28 f
  U11126/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_57__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_57__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_51__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_52__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_51__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_51__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1072_155_9222/I1[64] (top_DP_OP_1072_155_9222_1)
                                                          0.00       2.38 r
  DP_OP_1072_155_9222/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1072_155_9222/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1072_155_9222/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1072_155_9222/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1072_155_9222/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1072_155_9222/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1072_155_9222/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1072_155_9222/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1072_155_9222/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1072_155_9222/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1072_155_9222/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1072_155_9222/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1072_155_9222/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1072_155_9222/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1072_155_9222/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1072_155_9222/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1072_155_9222/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1072_155_9222/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1072_155_9222/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1072_155_9222/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1072_155_9222/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1072_155_9222/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1072_155_9222/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1072_155_9222/U61/Y (XNOR2XLM)                    0.09       8.28 f
  DP_OP_1072_155_9222/O1[118] (top_DP_OP_1072_155_9222_1)
                                                          0.00       8.28 f
  U12663/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_52__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_52__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_50__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_51__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_50__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_50__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1064_158_6918/I1[64] (top_DP_OP_1064_158_6918_1)
                                                          0.00       2.38 r
  DP_OP_1064_158_6918/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1064_158_6918/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1064_158_6918/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1064_158_6918/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1064_158_6918/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1064_158_6918/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1064_158_6918/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1064_158_6918/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1064_158_6918/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1064_158_6918/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1064_158_6918/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1064_158_6918/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1064_158_6918/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1064_158_6918/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1064_158_6918/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1064_158_6918/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1064_158_6918/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1064_158_6918/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1064_158_6918/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1064_158_6918/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1064_158_6918/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1064_158_6918/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1064_158_6918/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1064_158_6918/U61/Y (XNOR2XLM)                    0.09       8.28 f
  DP_OP_1064_158_6918/O1[118] (top_DP_OP_1064_158_6918_1)
                                                          0.00       8.28 f
  U12920/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_51__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_51__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_49__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_50__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_49__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_49__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1056_161_6662/I1[64] (top_DP_OP_1056_161_6662_1)
                                                          0.00       2.38 r
  DP_OP_1056_161_6662/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1056_161_6662/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1056_161_6662/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1056_161_6662/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1056_161_6662/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1056_161_6662/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1056_161_6662/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1056_161_6662/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1056_161_6662/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1056_161_6662/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1056_161_6662/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1056_161_6662/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1056_161_6662/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1056_161_6662/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1056_161_6662/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1056_161_6662/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1056_161_6662/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1056_161_6662/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1056_161_6662/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1056_161_6662/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1056_161_6662/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1056_161_6662/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1056_161_6662/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1056_161_6662/U61/Y (XNOR2XLM)                    0.09       8.28 f
  DP_OP_1056_161_6662/O1[118] (top_DP_OP_1056_161_6662_1)
                                                          0.00       8.28 f
  U13177/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_50__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_50__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_48__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_49__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_48__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_48__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1048_164_6406/I1[64] (top_DP_OP_1048_164_6406_1)
                                                          0.00       2.38 r
  DP_OP_1048_164_6406/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1048_164_6406/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1048_164_6406/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1048_164_6406/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1048_164_6406/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1048_164_6406/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1048_164_6406/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1048_164_6406/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1048_164_6406/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1048_164_6406/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1048_164_6406/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1048_164_6406/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1048_164_6406/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1048_164_6406/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1048_164_6406/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1048_164_6406/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1048_164_6406/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1048_164_6406/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1048_164_6406/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1048_164_6406/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1048_164_6406/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1048_164_6406/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1048_164_6406/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1048_164_6406/U61/Y (XNOR2XLM)                    0.09       8.28 f
  DP_OP_1048_164_6406/O1[118] (top_DP_OP_1048_164_6406_1)
                                                          0.00       8.28 f
  U13434/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_49__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_49__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_44__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_45__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_44__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_44__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1016_176_7396/I1[64] (top_DP_OP_1016_176_7396_1)
                                                          0.00       2.38 r
  DP_OP_1016_176_7396/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1016_176_7396/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1016_176_7396/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1016_176_7396/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1016_176_7396/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1016_176_7396/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1016_176_7396/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1016_176_7396/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1016_176_7396/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1016_176_7396/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1016_176_7396/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1016_176_7396/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1016_176_7396/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1016_176_7396/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1016_176_7396/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1016_176_7396/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1016_176_7396/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1016_176_7396/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1016_176_7396/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1016_176_7396/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1016_176_7396/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1016_176_7396/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1016_176_7396/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1016_176_7396/U61/Y (XNOR2XLM)                    0.09       8.28 f
  DP_OP_1016_176_7396/O1[118] (top_DP_OP_1016_176_7396_1)
                                                          0.00       8.28 f
  U14596/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_45__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_45__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_42__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_43__118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_42__64_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_42__64_/Q (DFFQX1M)                 0.48       2.38 r
  DP_OP_1000_182_6884/I1[64] (top_DP_OP_1000_182_6884_1)
                                                          0.00       2.38 r
  DP_OP_1000_182_6884/U1979/Y (NAND2X2M)                  0.10       2.48 f
  DP_OP_1000_182_6884/U1970/Y (OAI21XLM)                  0.26       2.74 r
  DP_OP_1000_182_6884/U1951/Y (AOI21XLM)                  0.19       2.93 f
  DP_OP_1000_182_6884/U1902/Y (OAI21XLM)                  0.28       3.21 r
  DP_OP_1000_182_6884/U1785/Y (AOI21XLM)                  0.25       3.45 f
  DP_OP_1000_182_6884/U1530/Y (OAI21X2M)                  0.88       4.33 r
  DP_OP_1000_182_6884/U1402/Y (AOI21XLM)                  0.29       4.62 f
  DP_OP_1000_182_6884/U1385/Y (XOR2XLM)                   0.19       4.81 r
  DP_OP_1000_182_6884/U913/Y (MX2XLM)                     0.26       5.07 r
  DP_OP_1000_182_6884/U206/Y (NAND2XLM)                   0.18       5.25 f
  DP_OP_1000_182_6884/U184/Y (OAI21XLM)                   0.28       5.53 r
  DP_OP_1000_182_6884/U164/Y (AOI21XLM)                   0.20       5.73 f
  DP_OP_1000_182_6884/U1983/Y (OAI21XLM)                  0.28       6.01 r
  DP_OP_1000_182_6884/U132/Y (AOI21XLM)                   0.20       6.21 f
  DP_OP_1000_182_6884/U120/Y (OAI21XLM)                   0.25       6.46 r
  DP_OP_1000_182_6884/U1984/Y (AOI21X1M)                  0.12       6.58 f
  DP_OP_1000_182_6884/U112/Y (OAI21X1M)                   0.21       6.79 r
  DP_OP_1000_182_6884/U104/Y (AOI21XLM)                   0.21       6.99 f
  DP_OP_1000_182_6884/U98/Y (OAI21XLM)                    0.33       7.32 r
  DP_OP_1000_182_6884/U90/Y (AOI21X1M)                    0.22       7.55 f
  DP_OP_1000_182_6884/U84/Y (OAI21X1M)                    0.22       7.77 r
  DP_OP_1000_182_6884/U76/Y (AOI21X1M)                    0.20       7.97 f
  DP_OP_1000_182_6884/U70/Y (OAI21X1M)                    0.22       8.19 r
  DP_OP_1000_182_6884/U61/Y (XNOR2XLM)                    0.09       8.28 f
  DP_OP_1000_182_6884/O1[118] (top_DP_OP_1000_182_6884_1)
                                                          0.00       8.28 f
  U15233/Y (AO22X1M)                                      0.35       8.64 f
  div_remainder_r_reg_43__118_/D (DFFQX2M)                0.00       8.64 f
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_43__118_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: div_remainder_r_reg_62__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_63__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_62__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_62__128_/Q (DFFQX1M)                0.52       2.42 r
  I_132/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1160_122_1559/I5 (top_DP_OP_1160_122_1559_1)      0.00       3.56 f
  DP_OP_1160_122_1559/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1160_122_1559/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1160_122_1559/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1160_122_1559/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1160_122_1559/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1160_122_1559/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1160_122_1559/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1160_122_1559/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1160_122_1559/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1160_122_1559/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1160_122_1559/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1160_122_1559/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1160_122_1559/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1160_122_1559/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1160_122_1559/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1160_122_1559/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1160_122_1559/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1160_122_1559/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1160_122_1559/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1160_122_1559/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1160_122_1559/U69/Y (XOR2XLM)                     0.18       8.27 f
  DP_OP_1160_122_1559/O1[117] (top_DP_OP_1160_122_1559_1)
                                                          0.00       8.27 f
  U9579/Y (AO22X1M)                                       0.35       8.62 f
  div_remainder_r_reg_63__117_/D (DFFQX2M)                0.00       8.62 f
  data arrival time                                                  8.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_63__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: div_remainder_r_reg_60__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_61__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_60__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_60__128_/Q (DFFQX1M)                0.52       2.42 r
  I_128/Y (CLKINVX3M)                                     1.14       3.56 f
  DP_OP_1144_128_1047/I5 (top_DP_OP_1144_128_1047_1)      0.00       3.56 f
  DP_OP_1144_128_1047/U953/Y (MX2XLM)                     0.59       4.15 r
  DP_OP_1144_128_1047/U819/Y (NAND2XLM)                   0.15       4.30 f
  DP_OP_1144_128_1047/U2117/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1144_128_1047/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1144_128_1047/U806/Y (OAI21XLM)                   0.30       4.78 r
  DP_OP_1144_128_1047/U798/Y (AOI21XLM)                   0.21       4.99 f
  DP_OP_1144_128_1047/U775/Y (OAI21XLM)                   0.28       5.27 r
  DP_OP_1144_128_1047/U756/Y (AOI21XLM)                   0.21       5.47 f
  DP_OP_1144_128_1047/U733/Y (OAI21X1M)                   0.21       5.68 r
  DP_OP_1144_128_1047/U696/Y (AOI21X1M)                   0.18       5.86 f
  DP_OP_1144_128_1047/U647/Y (OAI21X1M)                   0.22       6.09 r
  DP_OP_1144_128_1047/U521/Y (AOI21X2M)                   0.13       6.21 f
  DP_OP_1144_128_1047/U1984/Y (OAI21XLM)                  0.33       6.54 r
  DP_OP_1144_128_1047/U118/Y (AOI21X2M)                   0.16       6.70 f
  DP_OP_1144_128_1047/U112/Y (OAI21X1M)                   0.20       6.90 r
  DP_OP_1144_128_1047/U104/Y (AOI21XLM)                   0.21       7.11 f
  DP_OP_1144_128_1047/U98/Y (OAI21XLM)                    0.33       7.44 r
  DP_OP_1144_128_1047/U90/Y (AOI21X1M)                    0.22       7.66 f
  DP_OP_1144_128_1047/U84/Y (OAI21X1M)                    0.22       7.88 r
  DP_OP_1144_128_1047/U76/Y (AOI21X1M)                    0.20       8.08 f
  DP_OP_1144_128_1047/U69/Y (XOR2XLM)                     0.18       8.27 f
  DP_OP_1144_128_1047/O1[117] (top_DP_OP_1144_128_1047_1)
                                                          0.00       8.27 f
  U10093/Y (AO22X1M)                                      0.35       8.62 f
  div_remainder_r_reg_61__117_/D (DFFQX2M)                0.00       8.62 f
  data arrival time                                                  8.62

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_61__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: div_remainder_r_reg_13__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_14__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_13__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_13__128_/Q (DFFQX1M)                0.51       2.41 r
  I_34/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_768_269_1408/I5 (top_DP_OP_768_269_1408_1)        0.00       3.54 f
  DP_OP_768_269_1408/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_768_269_1408/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_768_269_1408/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_768_269_1408/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_768_269_1408/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_768_269_1408/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_768_269_1408/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_768_269_1408/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_768_269_1408/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_768_269_1408/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_768_269_1408/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_768_269_1408/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_768_269_1408/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_768_269_1408/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_768_269_1408/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_768_269_1408/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_768_269_1408/U98/Y (OAI21XLM)                     0.29       7.39 r
  DP_OP_768_269_1408/U1984/Y (AOI21XLM)                   0.25       7.64 f
  DP_OP_768_269_1408/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_768_269_1408/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_768_269_1408/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_768_269_1408/O1[117] (top_DP_OP_768_269_1408_1)
                                                          0.00       8.26 f
  U23375/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_14__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_14__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_21__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_22__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_21__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_21__128_/Q (DFFQX1M)                0.51       2.41 r
  I_50/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_832_245_3490/I5 (top_DP_OP_832_245_3490_1)        0.00       3.54 f
  DP_OP_832_245_3490/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_832_245_3490/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_832_245_3490/U2117/Y (INVXLM)                     0.10       4.37 r
  DP_OP_832_245_3490/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_832_245_3490/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_832_245_3490/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_832_245_3490/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_832_245_3490/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_832_245_3490/U733/Y (OAI21X1M)                    0.20       5.65 r
  DP_OP_832_245_3490/U1983/Y (AOI21XLM)                   0.20       5.85 f
  DP_OP_832_245_3490/U647/Y (OAI21X1M)                    0.23       6.08 r
  DP_OP_832_245_3490/U521/Y (AOI21X2M)                    0.13       6.22 f
  DP_OP_832_245_3490/U1984/Y (OAI21X1M)                   0.20       6.42 r
  DP_OP_832_245_3490/U118/Y (AOI21X1M)                    0.18       6.60 f
  DP_OP_832_245_3490/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_832_245_3490/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_832_245_3490/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_832_245_3490/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_832_245_3490/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_832_245_3490/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_832_245_3490/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_832_245_3490/O1[117] (top_DP_OP_832_245_3490_1)
                                                          0.00       8.26 f
  U21145/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_22__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_22__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_7__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_8__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_7__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_7__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_22/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_720_287_7791/I5 (top_DP_OP_720_287_7791_1)        0.00       3.54 f
  DP_OP_720_287_7791/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_720_287_7791/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_720_287_7791/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_720_287_7791/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_720_287_7791/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_720_287_7791/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_720_287_7791/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_720_287_7791/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_720_287_7791/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_720_287_7791/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_720_287_7791/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_720_287_7791/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_720_287_7791/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_720_287_7791/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_720_287_7791/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_720_287_7791/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_720_287_7791/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_720_287_7791/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_720_287_7791/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_720_287_7791/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_720_287_7791/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_720_287_7791/O1[117] (top_DP_OP_720_287_7791_1)
                                                          0.00       8.26 f
  U8670/Y (AO22X1M)                                       0.35       8.61 f
  div_remainder_r_reg_8__117_/D (DFFQX2M)                 0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_8__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_18__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_19__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_18__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_18__128_/Q (DFFQX1M)                0.51       2.41 r
  I_44/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_808_254_4224/I5 (top_DP_OP_808_254_4224_1)        0.00       3.54 f
  DP_OP_808_254_4224/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_808_254_4224/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_808_254_4224/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_808_254_4224/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_808_254_4224/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_808_254_4224/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_808_254_4224/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_808_254_4224/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_808_254_4224/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_808_254_4224/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_808_254_4224/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_808_254_4224/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_808_254_4224/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_808_254_4224/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_808_254_4224/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_808_254_4224/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_808_254_4224/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_808_254_4224/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_808_254_4224/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_808_254_4224/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_808_254_4224/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_808_254_4224/O1[117] (top_DP_OP_808_254_4224_1)
                                                          0.00       8.26 f
  U21936/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_19__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_19__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_5__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_6__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_5__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_5__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_18/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_704_293_9327/I5 (top_DP_OP_704_293_9327_1)        0.00       3.54 f
  DP_OP_704_293_9327/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_704_293_9327/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_704_293_9327/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_704_293_9327/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_704_293_9327/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_704_293_9327/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_704_293_9327/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_704_293_9327/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_704_293_9327/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_704_293_9327/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_704_293_9327/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_704_293_9327/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_704_293_9327/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_704_293_9327/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_704_293_9327/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_704_293_9327/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_704_293_9327/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_704_293_9327/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_704_293_9327/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_704_293_9327/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_704_293_9327/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_704_293_9327/O1[117] (top_DP_OP_704_293_9327_1)
                                                          0.00       8.26 f
  U9189/Y (AO22X1M)                                       0.35       8.61 f
  div_remainder_r_reg_6__117_/D (DFFQX2M)                 0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_6__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_4__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_5__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_4__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_4__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_16/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_696_296_3985/I5 (top_DP_OP_696_296_3985_1)        0.00       3.54 f
  DP_OP_696_296_3985/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_696_296_3985/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_696_296_3985/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_696_296_3985/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_696_296_3985/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_696_296_3985/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_696_296_3985/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_696_296_3985/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_696_296_3985/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_696_296_3985/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_696_296_3985/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_696_296_3985/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_696_296_3985/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_696_296_3985/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_696_296_3985/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_696_296_3985/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_696_296_3985/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_696_296_3985/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_696_296_3985/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_696_296_3985/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_696_296_3985/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_696_296_3985/O1[117] (top_DP_OP_696_296_3985_1)
                                                          0.00       8.26 f
  U11832/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_5__117_/D (DFFQX2M)                 0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_5__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_11__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_12__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_11__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_11__128_/Q (DFFQX1M)                0.51       2.41 r
  I_30/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_752_275_2944/I5 (top_DP_OP_752_275_2944_1)        0.00       3.54 f
  DP_OP_752_275_2944/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_752_275_2944/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_752_275_2944/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_752_275_2944/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_752_275_2944/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_752_275_2944/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_752_275_2944/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_752_275_2944/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_752_275_2944/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_752_275_2944/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_752_275_2944/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_752_275_2944/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_752_275_2944/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_752_275_2944/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_752_275_2944/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_752_275_2944/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_752_275_2944/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_752_275_2944/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_752_275_2944/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_752_275_2944/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_752_275_2944/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_752_275_2944/O1[117] (top_DP_OP_752_275_2944_1)
                                                          0.00       8.26 f
  U23934/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_12__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_12__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_10__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_11__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_10__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_10__128_/Q (DFFQX1M)                0.51       2.41 r
  I_28/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_744_278_640/I5 (top_DP_OP_744_278_640_1)          0.00       3.54 f
  DP_OP_744_278_640/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_744_278_640/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_744_278_640/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_744_278_640/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_744_278_640/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_744_278_640/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_744_278_640/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_744_278_640/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_744_278_640/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_744_278_640/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_744_278_640/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_744_278_640/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_744_278_640/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_744_278_640/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_744_278_640/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_744_278_640/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_744_278_640/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_744_278_640/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_744_278_640/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_744_278_640/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_744_278_640/U69/Y (XOR2XLM)                       0.18       8.26 f
  DP_OP_744_278_640/O1[117] (top_DP_OP_744_278_640_1)     0.00       8.26 f
  U24201/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_11__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_11__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_9__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_10__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_9__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_9__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_26/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_736_281_384/I5 (top_DP_OP_736_281_384_1)          0.00       3.54 f
  DP_OP_736_281_384/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_736_281_384/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_736_281_384/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_736_281_384/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_736_281_384/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_736_281_384/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_736_281_384/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_736_281_384/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_736_281_384/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_736_281_384/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_736_281_384/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_736_281_384/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_736_281_384/U209/Y (OAI21X2M)                     0.18       6.39 r
  DP_OP_736_281_384/U1983/Y (AOI21XLM)                    0.20       6.59 f
  DP_OP_736_281_384/U112/Y (OAI21XLM)                     0.36       6.95 r
  DP_OP_736_281_384/U104/Y (AOI21X2M)                     0.16       7.12 f
  DP_OP_736_281_384/U98/Y (OAI21XLM)                      0.31       7.43 r
  DP_OP_736_281_384/U90/Y (AOI21X1M)                      0.22       7.65 f
  DP_OP_736_281_384/U84/Y (OAI21X1M)                      0.22       7.87 r
  DP_OP_736_281_384/U76/Y (AOI21X1M)                      0.20       8.07 f
  DP_OP_736_281_384/U69/Y (XOR2XLM)                       0.18       8.26 f
  DP_OP_736_281_384/O1[117] (top_DP_OP_736_281_384_1)     0.00       8.26 f
  U24467/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_10__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_10__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_14__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_15__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_14__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_14__128_/Q (DFFQX1M)                0.51       2.41 r
  I_36/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_776_266_1664/I5 (top_DP_OP_776_266_1664_1)        0.00       3.54 f
  DP_OP_776_266_1664/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_776_266_1664/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_776_266_1664/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_776_266_1664/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_776_266_1664/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_776_266_1664/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_776_266_1664/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_776_266_1664/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_776_266_1664/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_776_266_1664/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_776_266_1664/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_776_266_1664/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_776_266_1664/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_776_266_1664/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_776_266_1664/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_776_266_1664/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_776_266_1664/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_776_266_1664/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_776_266_1664/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_776_266_1664/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_776_266_1664/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_776_266_1664/O1[117] (top_DP_OP_776_266_1664_1)
                                                          0.00       8.26 f
  U23011/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_15__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_15__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_12__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_13__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_12__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_12__128_/Q (DFFQX1M)                0.51       2.41 r
  I_32/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_760_272_1152/I5 (top_DP_OP_760_272_1152_1)        0.00       3.54 f
  DP_OP_760_272_1152/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_760_272_1152/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_760_272_1152/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_760_272_1152/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_760_272_1152/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_760_272_1152/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_760_272_1152/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_760_272_1152/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_760_272_1152/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_760_272_1152/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_760_272_1152/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_760_272_1152/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_760_272_1152/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_760_272_1152/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_760_272_1152/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_760_272_1152/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_760_272_1152/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_760_272_1152/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_760_272_1152/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_760_272_1152/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_760_272_1152/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_760_272_1152/O1[117] (top_DP_OP_760_272_1152_1)
                                                          0.00       8.26 f
  U23667/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_13__117_/D (DFFQX2M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_13__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: div_remainder_r_reg_32__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_33__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_32__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_32__128_/Q (DFFQX1M)                0.51       2.41 r
  I_72/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_920_212_5794/I5 (top_DP_OP_920_212_5794_1)        0.00       3.54 f
  DP_OP_920_212_5794/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_920_212_5794/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_920_212_5794/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_920_212_5794/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_920_212_5794/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_920_212_5794/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_920_212_5794/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_920_212_5794/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_920_212_5794/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_920_212_5794/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_920_212_5794/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_920_212_5794/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_920_212_5794/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_920_212_5794/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_920_212_5794/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_920_212_5794/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_920_212_5794/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_920_212_5794/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_920_212_5794/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_920_212_5794/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_920_212_5794/U69/Y (XOR2XLM)                      0.18       8.25 f
  DP_OP_920_212_5794/O1[117] (top_DP_OP_920_212_5794_1)
                                                          0.00       8.25 f
  U18061/Y (AO22X1M)                                      0.35       8.60 f
  div_remainder_r_reg_33__117_/D (DFFQX2M)                0.00       8.60 f
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_33__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: div_remainder_r_reg_30__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_31__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_30__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_30__128_/Q (DFFQX1M)                0.51       2.41 r
  I_68/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_904_218_5282/I5 (top_DP_OP_904_218_5282_1)        0.00       3.54 f
  DP_OP_904_218_5282/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_904_218_5282/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_904_218_5282/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_904_218_5282/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_904_218_5282/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_904_218_5282/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_904_218_5282/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_904_218_5282/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_904_218_5282/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_904_218_5282/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_904_218_5282/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_904_218_5282/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_904_218_5282/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_904_218_5282/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_904_218_5282/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_904_218_5282/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_904_218_5282/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_904_218_5282/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_904_218_5282/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_904_218_5282/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_904_218_5282/U69/Y (XOR2XLM)                      0.18       8.25 f
  DP_OP_904_218_5282/O1[117] (top_DP_OP_904_218_5282_1)
                                                          0.00       8.25 f
  U18575/Y (AO22X1M)                                      0.35       8.60 f
  div_remainder_r_reg_31__117_/D (DFFQX2M)                0.00       8.60 f
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_31__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: div_remainder_r_reg_17__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_18__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_17__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_17__128_/Q (DFFQX1M)                0.51       2.41 r
  I_42/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_800_257_1920/I5 (top_DP_OP_800_257_1920_1)        0.00       3.54 f
  DP_OP_800_257_1920/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_800_257_1920/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_800_257_1920/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_800_257_1920/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_800_257_1920/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_800_257_1920/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_800_257_1920/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_800_257_1920/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_800_257_1920/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_800_257_1920/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_800_257_1920/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_800_257_1920/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_800_257_1920/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_800_257_1920/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_800_257_1920/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_800_257_1920/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_800_257_1920/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_800_257_1920/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_800_257_1920/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_800_257_1920/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_800_257_1920/U69/Y (XOR2XLM)                      0.18       8.25 f
  DP_OP_800_257_1920/O1[117] (top_DP_OP_800_257_1920_1)
                                                          0.00       8.25 f
  U22203/Y (AO22X1M)                                      0.35       8.60 f
  div_remainder_r_reg_18__117_/D (DFFQX2M)                0.00       8.60 f
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_18__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: div_remainder_r_reg_8__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_9__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_8__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_8__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_24/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_728_284_128/I5 (top_DP_OP_728_284_128_1)          0.00       3.54 f
  DP_OP_728_284_128/U953/Y (MX2XLM)                       0.59       4.13 r
  DP_OP_728_284_128/U819/Y (NAND2XLM)                     0.15       4.28 f
  DP_OP_728_284_128/U2116/Y (INVXLM)                      0.10       4.37 r
  DP_OP_728_284_128/U812/Y (AOI21XLM)                     0.09       4.46 f
  DP_OP_728_284_128/U806/Y (OAI21XLM)                     0.30       4.76 r
  DP_OP_728_284_128/U798/Y (AOI21XLM)                     0.21       4.97 f
  DP_OP_728_284_128/U775/Y (OAI21XLM)                     0.28       5.25 r
  DP_OP_728_284_128/U756/Y (AOI21XLM)                     0.21       5.45 f
  DP_OP_728_284_128/U733/Y (OAI21X1M)                     0.21       5.67 r
  DP_OP_728_284_128/U696/Y (AOI21X1M)                     0.18       5.84 f
  DP_OP_728_284_128/U647/Y (OAI21X1M)                     0.22       6.07 r
  DP_OP_728_284_128/U521/Y (AOI21X2M)                     0.14       6.21 f
  DP_OP_728_284_128/U209/Y (OAI21X2M)                     0.19       6.40 r
  DP_OP_728_284_128/U118/Y (AOI21X1M)                     0.18       6.58 f
  DP_OP_728_284_128/U112/Y (OAI21XLM)                     0.35       6.93 r
  DP_OP_728_284_128/U104/Y (AOI21X2M)                     0.16       7.09 f
  DP_OP_728_284_128/U98/Y (OAI21XLM)                      0.29       7.38 r
  DP_OP_728_284_128/U1983/Y (AOI21XLM)                    0.25       7.63 f
  DP_OP_728_284_128/U84/Y (OAI21X1M)                      0.23       7.87 r
  DP_OP_728_284_128/U76/Y (AOI21X1M)                      0.20       8.06 f
  DP_OP_728_284_128/U69/Y (XOR2XLM)                       0.18       8.25 f
  DP_OP_728_284_128/O1[117] (top_DP_OP_728_284_128_1)     0.00       8.25 f
  U8403/Y (AO22X1M)                                       0.35       8.60 f
  div_remainder_r_reg_9__117_/D (DFFQX2M)                 0.00       8.60 f
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_9__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: div_remainder_r_reg_15__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_16__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_15__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_15__128_/Q (DFFQX1M)                0.51       2.41 r
  I_38/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_784_263_3456/I5 (top_DP_OP_784_263_3456_1)        0.00       3.54 f
  DP_OP_784_263_3456/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_784_263_3456/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_784_263_3456/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_784_263_3456/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_784_263_3456/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_784_263_3456/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_784_263_3456/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_784_263_3456/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_784_263_3456/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_784_263_3456/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_784_263_3456/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_784_263_3456/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_784_263_3456/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_784_263_3456/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_784_263_3456/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_784_263_3456/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_784_263_3456/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_784_263_3456/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_784_263_3456/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_784_263_3456/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_784_263_3456/U69/Y (XOR2XLM)                      0.18       8.25 f
  DP_OP_784_263_3456/O1[117] (top_DP_OP_784_263_3456_1)
                                                          0.00       8.25 f
  U22737/Y (AO22X1M)                                      0.35       8.60 f
  div_remainder_r_reg_16__117_/D (DFFQX2M)                0.00       8.60 f
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_16__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.15


  Startpoint: div_remainder_r_reg_3__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_4__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_3__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_3__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_688_299_3729/I1[64] (top_DP_OP_688_299_3729_1)
                                                          0.00       2.36 r
  DP_OP_688_299_3729/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_688_299_3729/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_688_299_3729/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_688_299_3729/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_688_299_3729/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_688_299_3729/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_688_299_3729/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_688_299_3729/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_688_299_3729/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_688_299_3729/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_688_299_3729/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_688_299_3729/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_688_299_3729/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_688_299_3729/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_688_299_3729/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_688_299_3729/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_688_299_3729/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_688_299_3729/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_688_299_3729/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_688_299_3729/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_688_299_3729/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_688_299_3729/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_688_299_3729/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_688_299_3729/O1[117] (top_DP_OP_688_299_3729_1)
                                                          0.00       8.24 f
  U14659/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_4__117_/D (DFFQX2M)                 0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_4__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_1__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_2__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_1__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_1__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_672_305_8815/I1[64] (top_DP_OP_672_305_8815_1)
                                                          0.00       2.36 r
  DP_OP_672_305_8815/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_672_305_8815/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_672_305_8815/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_672_305_8815/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_672_305_8815/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_672_305_8815/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_672_305_8815/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_672_305_8815/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_672_305_8815/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_672_305_8815/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_672_305_8815/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_672_305_8815/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_672_305_8815/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_672_305_8815/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_672_305_8815/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_672_305_8815/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_672_305_8815/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_672_305_8815/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_672_305_8815/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_672_305_8815/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_672_305_8815/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_672_305_8815/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_672_305_8815/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_672_305_8815/O1[117] (top_DP_OP_672_305_8815_1)
                                                          0.00       8.24 f
  U20313/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_2__117_/D (DFFQX2M)                 0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_2__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_2__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_3__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_2__64_/CK (DFFQX1M)                 0.00 #     1.90 r
  div_remainder_r_reg_2__64_/Q (DFFQX1M)                  0.46       2.36 r
  DP_OP_680_302_3473/I1[64] (top_DP_OP_680_302_3473_1)
                                                          0.00       2.36 r
  DP_OP_680_302_3473/U1979/Y (NAND2XLM)                   0.18       2.53 f
  DP_OP_680_302_3473/U1970/Y (OAI21XLM)                   0.28       2.81 r
  DP_OP_680_302_3473/U1951/Y (AOI21XLM)                   0.19       3.00 f
  DP_OP_680_302_3473/U1902/Y (OAI21XLM)                   0.28       3.28 r
  DP_OP_680_302_3473/U1785/Y (AOI21XLM)                   0.25       3.52 f
  DP_OP_680_302_3473/U1530/Y (OAI21X2M)                   0.88       4.40 r
  DP_OP_680_302_3473/U1402/Y (AOI21XLM)                   0.29       4.69 f
  DP_OP_680_302_3473/U1385/Y (XOR2XLM)                    0.19       4.88 r
  DP_OP_680_302_3473/U913/Y (MX2XLM)                      0.26       5.14 r
  DP_OP_680_302_3473/U206/Y (NAND2XLM)                    0.18       5.32 f
  DP_OP_680_302_3473/U184/Y (OAI21XLM)                    0.28       5.60 r
  DP_OP_680_302_3473/U164/Y (AOI21XLM)                    0.22       5.82 f
  DP_OP_680_302_3473/U148/Y (OAI21X1M)                    0.20       6.02 r
  DP_OP_680_302_3473/U132/Y (AOI21XLM)                    0.18       6.21 f
  DP_OP_680_302_3473/U120/Y (OAI21XLM)                    0.24       6.45 r
  DP_OP_680_302_3473/U118/Y (AOI21X1M)                    0.11       6.56 f
  DP_OP_680_302_3473/U112/Y (OAI21XLM)                    0.32       6.88 r
  DP_OP_680_302_3473/U104/Y (AOI21X1M)                    0.21       7.09 f
  DP_OP_680_302_3473/U98/Y (OAI21XLM)                     0.32       7.41 r
  DP_OP_680_302_3473/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_680_302_3473/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_680_302_3473/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_680_302_3473/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_680_302_3473/O1[117] (top_DP_OP_680_302_3473_1)
                                                          0.00       8.24 f
  U17486/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_3__117_/D (DFFQX2M)                 0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_3__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_41__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_42__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_41__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_41__128_/Q (DFFQX1M)                0.51       2.41 r
  I_90/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_992_185_5126/I5 (top_DP_OP_992_185_5126_1)        0.00       3.54 f
  DP_OP_992_185_5126/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_992_185_5126/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_992_185_5126/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_992_185_5126/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_992_185_5126/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_992_185_5126/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_992_185_5126/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_992_185_5126/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_992_185_5126/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_992_185_5126/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_992_185_5126/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_992_185_5126/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_992_185_5126/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_992_185_5126/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_992_185_5126/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_992_185_5126/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_992_185_5126/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_992_185_5126/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_992_185_5126/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_992_185_5126/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_992_185_5126/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_992_185_5126/O1[117] (top_DP_OP_992_185_5126_1)
                                                          0.00       8.24 f
  U15491/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_42__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_42__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_40__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_41__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_40__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_40__128_/Q (DFFQX1M)                0.51       2.41 r
  I_88/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_984_188_6372/I5 (top_DP_OP_984_188_6372_1)        0.00       3.54 f
  DP_OP_984_188_6372/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_984_188_6372/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_984_188_6372/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_984_188_6372/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_984_188_6372/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_984_188_6372/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_984_188_6372/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_984_188_6372/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_984_188_6372/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_984_188_6372/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_984_188_6372/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_984_188_6372/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_984_188_6372/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_984_188_6372/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_984_188_6372/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_984_188_6372/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_984_188_6372/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_984_188_6372/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_984_188_6372/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_984_188_6372/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_984_188_6372/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_984_188_6372/O1[117] (top_DP_OP_984_188_6372_1)
                                                          0.00       8.24 f
  U15748/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_41__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_41__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_39__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_40__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_39__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_39__128_/Q (DFFQX1M)                0.51       2.41 r
  I_86/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_976_191_6116/I5 (top_DP_OP_976_191_6116_1)        0.00       3.54 f
  DP_OP_976_191_6116/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_976_191_6116/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_976_191_6116/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_976_191_6116/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_976_191_6116/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_976_191_6116/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_976_191_6116/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_976_191_6116/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_976_191_6116/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_976_191_6116/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_976_191_6116/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_976_191_6116/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_976_191_6116/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_976_191_6116/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_976_191_6116/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_976_191_6116/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_976_191_6116/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_976_191_6116/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_976_191_6116/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_976_191_6116/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_976_191_6116/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_976_191_6116/O1[117] (top_DP_OP_976_191_6116_1)
                                                          0.00       8.24 f
  U16005/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_40__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_40__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_38__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_39__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_38__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_38__128_/Q (DFFQX1M)                0.51       2.41 r
  I_84/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_968_194_5860/I5 (top_DP_OP_968_194_5860_1)        0.00       3.54 f
  DP_OP_968_194_5860/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_968_194_5860/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_968_194_5860/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_968_194_5860/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_968_194_5860/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_968_194_5860/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_968_194_5860/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_968_194_5860/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_968_194_5860/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_968_194_5860/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_968_194_5860/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_968_194_5860/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_968_194_5860/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_968_194_5860/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_968_194_5860/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_968_194_5860/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_968_194_5860/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_968_194_5860/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_968_194_5860/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_968_194_5860/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_968_194_5860/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_968_194_5860/O1[117] (top_DP_OP_968_194_5860_1)
                                                          0.00       8.24 f
  U16262/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_39__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_39__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_36__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_37__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_36__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_36__128_/Q (DFFQX1M)                0.51       2.41 r
  I_80/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_952_200_5348/I5 (top_DP_OP_952_200_5348_1)        0.00       3.54 f
  DP_OP_952_200_5348/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_952_200_5348/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_952_200_5348/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_952_200_5348/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_952_200_5348/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_952_200_5348/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_952_200_5348/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_952_200_5348/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_952_200_5348/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_952_200_5348/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_952_200_5348/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_952_200_5348/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_952_200_5348/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_952_200_5348/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_952_200_5348/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_952_200_5348/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_952_200_5348/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_952_200_5348/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_952_200_5348/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_952_200_5348/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_952_200_5348/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_952_200_5348/O1[117] (top_DP_OP_952_200_5348_1)
                                                          0.00       8.24 f
  U16782/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_37__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_37__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25294/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_63_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_63_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25293/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_55_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_55_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25292/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_48_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_48_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25291/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_40_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_40_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25290/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_33_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_33_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25289/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_25_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_25_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25288/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_18_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_18_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25287/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_10_/D (DFFQX2M)      0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_10_/CK (DFFQX2M)     0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_remainder_o_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25286/Y (MX2XLM)                        0.39       8.60 f
  div_remainder_o_reg_3_/D (DFFQX2M)       0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_remainder_o_reg_3_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25285/Y (MX2XLM)                        0.39       8.60 f
  div_quotient_o_reg_54_/D (DFFQX2M)       0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_54_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25284/Y (MX2XLM)                        0.39       8.60 f
  div_quotient_o_reg_39_/D (DFFQX2M)       0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_39_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25283/Y (MX2XLM)                        0.39       8.60 f
  div_quotient_o_reg_24_/D (DFFQX2M)       0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_24_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U25282/Y (MX2XLM)                        0.39       8.60 f
  div_quotient_o_reg_9_/D (DFFQX2M)        0.00       8.60 f
  data arrival time                                   8.60

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_9_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.75
  data required time                                 10.75
  -----------------------------------------------------------
  data required time                                 10.75
  data arrival time                                  -8.60
  -----------------------------------------------------------
  slack (MET)                                         2.16


  Startpoint: div_remainder_r_reg_35__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_36__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_35__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_35__128_/Q (DFFQX1M)                0.51       2.41 r
  I_78/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_944_203_5092/I5 (top_DP_OP_944_203_5092_1)        0.00       3.54 f
  DP_OP_944_203_5092/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_944_203_5092/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_944_203_5092/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_944_203_5092/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_944_203_5092/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_944_203_5092/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_944_203_5092/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_944_203_5092/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_944_203_5092/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_944_203_5092/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_944_203_5092/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_944_203_5092/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_944_203_5092/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_944_203_5092/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_944_203_5092/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_944_203_5092/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_944_203_5092/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_944_203_5092/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_944_203_5092/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_944_203_5092/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_944_203_5092/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_944_203_5092/O1[117] (top_DP_OP_944_203_5092_1)
                                                          0.00       8.24 f
  U17160/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_36__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_36__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_16__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_17__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_16__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_16__128_/Q (DFFQX1M)                0.51       2.41 r
  I_40/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_792_260_3712/I5 (top_DP_OP_792_260_3712_1)        0.00       3.54 f
  DP_OP_792_260_3712/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_792_260_3712/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_792_260_3712/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_792_260_3712/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_792_260_3712/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_792_260_3712/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_792_260_3712/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_792_260_3712/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_792_260_3712/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_792_260_3712/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_792_260_3712/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_792_260_3712/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_792_260_3712/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_792_260_3712/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_792_260_3712/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_792_260_3712/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_792_260_3712/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_792_260_3712/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_792_260_3712/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_792_260_3712/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_792_260_3712/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_792_260_3712/O1[117] (top_DP_OP_792_260_3712_1)
                                                          0.00       8.26 f
  U22470/Y (AO22X1M)                                      0.35       8.61 f
  div_remainder_r_reg_17__117_/D (DFFQX1M)                0.00       8.61 f
  data arrival time                                                  8.61

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_17__117_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_33__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_34__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_33__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_33__128_/Q (DFFQX1M)                0.51       2.41 r
  I_74/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_928_209_6050/I5 (top_DP_OP_928_209_6050_1)        0.00       3.54 f
  DP_OP_928_209_6050/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_928_209_6050/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_928_209_6050/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_928_209_6050/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_928_209_6050/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_928_209_6050/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_928_209_6050/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_928_209_6050/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_928_209_6050/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_928_209_6050/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_928_209_6050/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_928_209_6050/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_928_209_6050/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_928_209_6050/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_928_209_6050/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_928_209_6050/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_928_209_6050/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_928_209_6050/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_928_209_6050/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_928_209_6050/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_928_209_6050/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_928_209_6050/O1[117] (top_DP_OP_928_209_6050_1)
                                                          0.00       8.24 f
  U17778/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_34__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_34__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_29__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_30__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_29__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_29__128_/Q (DFFQX1M)                0.51       2.41 r
  I_66/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_896_221_5026/I5 (top_DP_OP_896_221_5026_1)        0.00       3.54 f
  DP_OP_896_221_5026/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_896_221_5026/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_896_221_5026/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_896_221_5026/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_896_221_5026/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_896_221_5026/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_896_221_5026/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_896_221_5026/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_896_221_5026/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_896_221_5026/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_896_221_5026/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_896_221_5026/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_896_221_5026/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_896_221_5026/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_896_221_5026/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_896_221_5026/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_896_221_5026/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_896_221_5026/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_896_221_5026/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_896_221_5026/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_896_221_5026/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_896_221_5026/O1[117] (top_DP_OP_896_221_5026_1)
                                                          0.00       8.24 f
  U18832/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_30__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_30__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_27__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_28__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_27__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_27__128_/Q (DFFQX1M)                0.51       2.41 r
  I_62/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_880_227_2466/I5 (top_DP_OP_880_227_2466_1)        0.00       3.54 f
  DP_OP_880_227_2466/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_880_227_2466/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_880_227_2466/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_880_227_2466/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_880_227_2466/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_880_227_2466/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_880_227_2466/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_880_227_2466/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_880_227_2466/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_880_227_2466/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_880_227_2466/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_880_227_2466/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_880_227_2466/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_880_227_2466/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_880_227_2466/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_880_227_2466/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_880_227_2466/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_880_227_2466/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_880_227_2466/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_880_227_2466/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_880_227_2466/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_880_227_2466/O1[117] (top_DP_OP_880_227_2466_1)
                                                          0.00       8.24 f
  U19346/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_28__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_28__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_26__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_27__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_26__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_26__128_/Q (DFFQX1M)                0.51       2.41 r
  I_60/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_872_230_4258/I5 (top_DP_OP_872_230_4258_1)        0.00       3.54 f
  DP_OP_872_230_4258/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_872_230_4258/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_872_230_4258/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_872_230_4258/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_872_230_4258/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_872_230_4258/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_872_230_4258/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_872_230_4258/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_872_230_4258/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_872_230_4258/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_872_230_4258/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_872_230_4258/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_872_230_4258/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_872_230_4258/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_872_230_4258/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_872_230_4258/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_872_230_4258/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_872_230_4258/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_872_230_4258/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_872_230_4258/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_872_230_4258/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_872_230_4258/O1[117] (top_DP_OP_872_230_4258_1)
                                                          0.00       8.24 f
  U19609/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_27__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_27__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_25__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_26__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_25__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_25__128_/Q (DFFQX1M)                0.51       2.41 r
  I_58/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_864_233_4002/I5 (top_DP_OP_864_233_4002_1)        0.00       3.54 f
  DP_OP_864_233_4002/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_864_233_4002/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_864_233_4002/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_864_233_4002/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_864_233_4002/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_864_233_4002/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_864_233_4002/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_864_233_4002/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_864_233_4002/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_864_233_4002/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_864_233_4002/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_864_233_4002/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_864_233_4002/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_864_233_4002/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_864_233_4002/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_864_233_4002/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_864_233_4002/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_864_233_4002/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_864_233_4002/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_864_233_4002/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_864_233_4002/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_864_233_4002/O1[117] (top_DP_OP_864_233_4002_1)
                                                          0.00       8.24 f
  U19987/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_26__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_26__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_55__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_56__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_55__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_55__128_/Q (DFFQX1M)                0.52       2.42 r
  I_118/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1104_143_9734/I5 (top_DP_OP_1104_143_9734_1)      0.00       3.55 f
  DP_OP_1104_143_9734/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1104_143_9734/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1104_143_9734/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1104_143_9734/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1104_143_9734/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1104_143_9734/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1104_143_9734/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1104_143_9734/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1104_143_9734/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1104_143_9734/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1104_143_9734/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1104_143_9734/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1104_143_9734/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1104_143_9734/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1104_143_9734/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1104_143_9734/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1104_143_9734/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1104_143_9734/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1104_143_9734/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1104_143_9734/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1104_143_9734/U69/Y (XOR2XLM)                     0.18       8.24 f
  DP_OP_1104_143_9734/O1[117] (top_DP_OP_1104_143_9734_1)
                                                          0.00       8.24 f
  U11505/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_56__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_56__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_24__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_25__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_24__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_24__128_/Q (DFFQX1M)                0.51       2.41 r
  I_56/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_856_236_5760/I5 (top_DP_OP_856_236_5760_1)        0.00       3.54 f
  DP_OP_856_236_5760/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_856_236_5760/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_856_236_5760/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_856_236_5760/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_856_236_5760/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_856_236_5760/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_856_236_5760/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_856_236_5760/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_856_236_5760/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_856_236_5760/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_856_236_5760/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_856_236_5760/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_856_236_5760/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_856_236_5760/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_856_236_5760/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_856_236_5760/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_856_236_5760/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_856_236_5760/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_856_236_5760/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_856_236_5760/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_856_236_5760/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_856_236_5760/O1[117] (top_DP_OP_856_236_5760_1)
                                                          0.00       8.24 f
  U20251/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_25__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_25__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_54__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_55__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_54__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_54__128_/Q (DFFQX1M)                0.52       2.42 r
  I_116/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1096_146_7942/I5 (top_DP_OP_1096_146_7942_1)      0.00       3.55 f
  DP_OP_1096_146_7942/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1096_146_7942/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1096_146_7942/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1096_146_7942/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1096_146_7942/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1096_146_7942/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1096_146_7942/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1096_146_7942/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1096_146_7942/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1096_146_7942/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1096_146_7942/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1096_146_7942/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1096_146_7942/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1096_146_7942/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1096_146_7942/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1096_146_7942/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1096_146_7942/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1096_146_7942/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1096_146_7942/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1096_146_7942/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1096_146_7942/U69/Y (XOR2XLM)                     0.18       8.24 f
  DP_OP_1096_146_7942/O1[117] (top_DP_OP_1096_146_7942_1)
                                                          0.00       8.24 f
  U11770/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_55__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_55__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_23__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_24__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_23__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_23__128_/Q (DFFQX1M)                0.51       2.41 r
  I_54/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_848_239_5504/I5 (top_DP_OP_848_239_5504_1)        0.00       3.54 f
  DP_OP_848_239_5504/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_848_239_5504/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_848_239_5504/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_848_239_5504/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_848_239_5504/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_848_239_5504/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_848_239_5504/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_848_239_5504/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_848_239_5504/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_848_239_5504/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_848_239_5504/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_848_239_5504/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_848_239_5504/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_848_239_5504/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_848_239_5504/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_848_239_5504/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_848_239_5504/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_848_239_5504/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_848_239_5504/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_848_239_5504/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_848_239_5504/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_848_239_5504/O1[117] (top_DP_OP_848_239_5504_1)
                                                          0.00       8.24 f
  U20605/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_24__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_24__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_20__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_21__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_20__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_20__128_/Q (DFFQX1M)                0.51       2.41 r
  I_48/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_824_248_4736/I5 (top_DP_OP_824_248_4736_1)        0.00       3.54 f
  DP_OP_824_248_4736/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_824_248_4736/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_824_248_4736/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_824_248_4736/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_824_248_4736/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_824_248_4736/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_824_248_4736/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_824_248_4736/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_824_248_4736/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_824_248_4736/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_824_248_4736/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_824_248_4736/U521/Y (AOI21X2M)                    0.13       6.20 f
  DP_OP_824_248_4736/U1983/Y (OAI21X1M)                   0.20       6.40 r
  DP_OP_824_248_4736/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_824_248_4736/U112/Y (OAI21XLM)                    0.36       6.94 r
  DP_OP_824_248_4736/U104/Y (AOI21X2M)                    0.16       7.10 f
  DP_OP_824_248_4736/U98/Y (OAI21XLM)                     0.31       7.41 r
  DP_OP_824_248_4736/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_824_248_4736/U84/Y (OAI21X1M)                     0.22       7.86 r
  DP_OP_824_248_4736/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_824_248_4736/U69/Y (XOR2XLM)                      0.18       8.24 f
  DP_OP_824_248_4736/O1[117] (top_DP_OP_824_248_4736_1)
                                                          0.00       8.24 f
  U21403/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_21__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_21__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_47__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_48__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_47__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_47__128_/Q (DFFQX1M)                0.52       2.42 r
  I_102/Y (CLKINVX3M)                                     1.13       3.55 f
  DP_OP_1040_167_4102/I5 (top_DP_OP_1040_167_4102_1)      0.00       3.55 f
  DP_OP_1040_167_4102/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1040_167_4102/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1040_167_4102/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1040_167_4102/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1040_167_4102/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1040_167_4102/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1040_167_4102/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1040_167_4102/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1040_167_4102/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1040_167_4102/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1040_167_4102/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1040_167_4102/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1040_167_4102/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1040_167_4102/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1040_167_4102/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1040_167_4102/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1040_167_4102/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1040_167_4102/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1040_167_4102/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1040_167_4102/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1040_167_4102/U69/Y (XOR2XLM)                     0.18       8.24 f
  DP_OP_1040_167_4102/O1[117] (top_DP_OP_1040_167_4102_1)
                                                          0.00       8.24 f
  U13692/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_48__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_48__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_45__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_46__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_45__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_45__128_/Q (DFFQX1M)                0.52       2.42 r
  I_98/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1024_173_5638/I5 (top_DP_OP_1024_173_5638_1)      0.00       3.55 f
  DP_OP_1024_173_5638/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1024_173_5638/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1024_173_5638/U2119/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1024_173_5638/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1024_173_5638/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1024_173_5638/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1024_173_5638/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1024_173_5638/U756/Y (AOI21XLM)                   0.19       5.39 f
  DP_OP_1024_173_5638/U733/Y (OAI21X1M)                   0.21       5.60 r
  DP_OP_1024_173_5638/U696/Y (AOI21X1M)                   0.18       5.78 f
  DP_OP_1024_173_5638/U647/Y (OAI21X1M)                   0.20       5.98 r
  DP_OP_1024_173_5638/U521/Y (AOI21X1M)                   0.17       6.15 f
  DP_OP_1024_173_5638/U1985/Y (OAI21XLM)                  0.30       6.44 r
  DP_OP_1024_173_5638/U1986/Y (AOI21X1M)                  0.22       6.66 f
  DP_OP_1024_173_5638/U112/Y (OAI21X1M)                   0.21       6.87 r
  DP_OP_1024_173_5638/U104/Y (AOI21XLM)                   0.21       7.08 f
  DP_OP_1024_173_5638/U98/Y (OAI21XLM)                    0.33       7.41 r
  DP_OP_1024_173_5638/U90/Y (AOI21X1M)                    0.22       7.63 f
  DP_OP_1024_173_5638/U84/Y (OAI21X1M)                    0.22       7.86 r
  DP_OP_1024_173_5638/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1024_173_5638/U69/Y (XOR2XLM)                     0.18       8.24 f
  DP_OP_1024_173_5638/O1[117] (top_DP_OP_1024_173_5638_1)
                                                          0.00       8.24 f
  U14333/Y (AO22X1M)                                      0.35       8.59 f
  div_remainder_r_reg_46__117_/D (DFFQX2M)                0.00       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_46__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        2.16


  Startpoint: div_remainder_r_reg_34__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_35__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_34__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_34__128_/Q (DFFQX1M)                0.51       2.41 r
  I_76/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_936_206_6306/I5 (top_DP_OP_936_206_6306_1)        0.00       3.54 f
  DP_OP_936_206_6306/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_936_206_6306/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_936_206_6306/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_936_206_6306/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_936_206_6306/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_936_206_6306/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_936_206_6306/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_936_206_6306/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_936_206_6306/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_936_206_6306/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_936_206_6306/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_936_206_6306/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_936_206_6306/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_936_206_6306/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_936_206_6306/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_936_206_6306/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_936_206_6306/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_936_206_6306/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_936_206_6306/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_936_206_6306/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_936_206_6306/U69/Y (XOR2XLM)                      0.18       8.25 f
  DP_OP_936_206_6306/O1[117] (top_DP_OP_936_206_6306_1)
                                                          0.00       8.25 f
  U17424/Y (AO22X1M)                                      0.35       8.60 f
  div_remainder_r_reg_35__117_/D (DFFQX1M)                0.00       8.60 f
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_35__117_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: div_remainder_r_reg_28__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_29__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_28__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_28__128_/Q (DFFQX1M)                0.51       2.41 r
  I_64/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_888_224_4770/I5 (top_DP_OP_888_224_4770_1)        0.00       3.54 f
  DP_OP_888_224_4770/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_888_224_4770/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_888_224_4770/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_888_224_4770/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_888_224_4770/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_888_224_4770/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_888_224_4770/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_888_224_4770/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_888_224_4770/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_888_224_4770/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_888_224_4770/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_888_224_4770/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_888_224_4770/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_888_224_4770/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_888_224_4770/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_888_224_4770/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_888_224_4770/U98/Y (OAI21XLM)                     0.31       7.40 r
  DP_OP_888_224_4770/U90/Y (AOI21X1M)                     0.22       7.63 f
  DP_OP_888_224_4770/U84/Y (OAI21X1M)                     0.22       7.85 r
  DP_OP_888_224_4770/U76/Y (AOI21X1M)                     0.20       8.05 f
  DP_OP_888_224_4770/U69/Y (XOR2XLM)                      0.18       8.23 f
  DP_OP_888_224_4770/O1[117] (top_DP_OP_888_224_4770_1)
                                                          0.00       8.23 f
  U19089/Y (AO22X1M)                                      0.35       8.58 f
  div_remainder_r_reg_29__117_/D (DFFQX2M)                0.00       8.58 f
  data arrival time                                                  8.58

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_29__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.58
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: div_remainder_r_reg_19__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_20__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_19__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_19__128_/Q (DFFQX1M)                0.51       2.41 r
  I_46/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_816_251_4480/I5 (top_DP_OP_816_251_4480_1)        0.00       3.54 f
  DP_OP_816_251_4480/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_816_251_4480/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_816_251_4480/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_816_251_4480/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_816_251_4480/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_816_251_4480/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_816_251_4480/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_816_251_4480/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_816_251_4480/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_816_251_4480/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_816_251_4480/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_816_251_4480/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_816_251_4480/U209/Y (OAI21X2M)                    0.19       6.40 r
  DP_OP_816_251_4480/U118/Y (AOI21X1M)                    0.18       6.58 f
  DP_OP_816_251_4480/U112/Y (OAI21XLM)                    0.35       6.93 r
  DP_OP_816_251_4480/U104/Y (AOI21X2M)                    0.16       7.09 f
  DP_OP_816_251_4480/U98/Y (OAI21XLM)                     0.29       7.38 r
  DP_OP_816_251_4480/U1983/Y (AOI21XLM)                   0.25       7.63 f
  DP_OP_816_251_4480/U84/Y (OAI21X1M)                     0.23       7.87 r
  DP_OP_816_251_4480/U76/Y (AOI21X1M)                     0.20       8.06 f
  DP_OP_816_251_4480/U69/Y (XOR2XLM)                      0.18       8.25 f
  DP_OP_816_251_4480/O1[117] (top_DP_OP_816_251_4480_1)
                                                          0.00       8.25 f
  U21670/Y (AO22X1M)                                      0.35       8.60 f
  div_remainder_r_reg_20__117_/D (DFFQX1M)                0.00       8.60 f
  data arrival time                                                  8.60

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_20__117_/CK (DFFQX1M)               0.00      10.92 r
  library setup time                                     -0.16      10.77
  data required time                                                10.77
  --------------------------------------------------------------------------
  data required time                                                10.77
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: div_remainder_r_reg_43__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_44__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_43__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_43__128_/Q (DFFQX1M)                0.52       2.42 r
  I_94/Y (CLKINVX3M)                                      1.13       3.55 f
  DP_OP_1008_179_7140/I5 (top_DP_OP_1008_179_7140_1)      0.00       3.55 f
  DP_OP_1008_179_7140/U953/Y (MX2XLM)                     0.59       4.14 r
  DP_OP_1008_179_7140/U819/Y (NAND2XLM)                   0.15       4.29 f
  DP_OP_1008_179_7140/U2120/Y (INVXLM)                    0.10       4.39 r
  DP_OP_1008_179_7140/U812/Y (AOI21XLM)                   0.09       4.48 f
  DP_OP_1008_179_7140/U806/Y (OAI21XLM)                   0.30       4.77 r
  DP_OP_1008_179_7140/U798/Y (AOI21XLM)                   0.23       5.00 f
  DP_OP_1008_179_7140/U775/Y (OAI21X1M)                   0.20       5.20 r
  DP_OP_1008_179_7140/U756/Y (AOI21XLM)                   0.18       5.38 f
  DP_OP_1008_179_7140/U1985/Y (OAI21XLM)                  0.29       5.67 r
  DP_OP_1008_179_7140/U696/Y (AOI21X1M)                   0.20       5.87 f
  DP_OP_1008_179_7140/U647/Y (OAI21X1M)                   0.20       6.08 r
  DP_OP_1008_179_7140/U521/Y (AOI21X1M)                   0.18       6.25 f
  DP_OP_1008_179_7140/U209/Y (OAI21X1M)                   0.21       6.46 r
  DP_OP_1008_179_7140/U1986/Y (AOI21X1M)                  0.19       6.66 f
  DP_OP_1008_179_7140/U112/Y (OAI21X1M)                   0.21       6.86 r
  DP_OP_1008_179_7140/U104/Y (AOI21XLM)                   0.21       7.07 f
  DP_OP_1008_179_7140/U98/Y (OAI21XLM)                    0.33       7.40 r
  DP_OP_1008_179_7140/U90/Y (AOI21X1M)                    0.22       7.62 f
  DP_OP_1008_179_7140/U84/Y (OAI21X1M)                    0.22       7.85 r
  DP_OP_1008_179_7140/U76/Y (AOI21X1M)                    0.20       8.05 f
  DP_OP_1008_179_7140/U69/Y (XOR2XLM)                     0.18       8.23 f
  DP_OP_1008_179_7140/O1[117] (top_DP_OP_1008_179_7140_1)
                                                          0.00       8.23 f
  U14951/Y (AO22X1M)                                      0.35       8.58 f
  div_remainder_r_reg_44__117_/D (DFFQX2M)                0.00       8.58 f
  data arrival time                                                  8.58

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_44__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.58
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: div_remainder_r_reg_22__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_23__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_22__128_/CK (DFFQX1M)               0.00 #     1.90 r
  div_remainder_r_reg_22__128_/Q (DFFQX1M)                0.51       2.41 r
  I_52/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_840_242_5248/I5 (top_DP_OP_840_242_5248_1)        0.00       3.54 f
  DP_OP_840_242_5248/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_840_242_5248/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_840_242_5248/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_840_242_5248/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_840_242_5248/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_840_242_5248/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_840_242_5248/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_840_242_5248/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_840_242_5248/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_840_242_5248/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_840_242_5248/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_840_242_5248/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_840_242_5248/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_840_242_5248/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_840_242_5248/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_840_242_5248/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_840_242_5248/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_840_242_5248/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_840_242_5248/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_840_242_5248/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_840_242_5248/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_840_242_5248/O1[117] (top_DP_OP_840_242_5248_1)
                                                          0.00       8.26 f
  U25498/Y (AO22XLM)                                      0.33       8.58 f
  div_remainder_r_reg_23__117_/D (DFFQX2M)                0.00       8.58 f
  data arrival time                                                  8.58

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_23__117_/CK (DFFQX2M)               0.00      10.92 r
  library setup time                                     -0.18      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.58
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: div_remainder_r_reg_6__128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: div_remainder_r_reg_7__117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  div_remainder_r_reg_6__128_/CK (DFFQX1M)                0.00 #     1.90 r
  div_remainder_r_reg_6__128_/Q (DFFQX1M)                 0.51       2.41 r
  I_20/Y (CLKINVX3M)                                      1.13       3.54 f
  DP_OP_712_290_9583/I5 (top_DP_OP_712_290_9583_1)        0.00       3.54 f
  DP_OP_712_290_9583/U953/Y (MX2XLM)                      0.59       4.13 r
  DP_OP_712_290_9583/U819/Y (NAND2XLM)                    0.15       4.28 f
  DP_OP_712_290_9583/U2116/Y (INVXLM)                     0.10       4.37 r
  DP_OP_712_290_9583/U812/Y (AOI21XLM)                    0.09       4.46 f
  DP_OP_712_290_9583/U806/Y (OAI21XLM)                    0.30       4.76 r
  DP_OP_712_290_9583/U798/Y (AOI21XLM)                    0.21       4.97 f
  DP_OP_712_290_9583/U775/Y (OAI21XLM)                    0.28       5.25 r
  DP_OP_712_290_9583/U756/Y (AOI21XLM)                    0.21       5.45 f
  DP_OP_712_290_9583/U733/Y (OAI21X1M)                    0.21       5.67 r
  DP_OP_712_290_9583/U696/Y (AOI21X1M)                    0.18       5.84 f
  DP_OP_712_290_9583/U647/Y (OAI21X1M)                    0.22       6.07 r
  DP_OP_712_290_9583/U521/Y (AOI21X2M)                    0.14       6.21 f
  DP_OP_712_290_9583/U209/Y (OAI21X2M)                    0.18       6.39 r
  DP_OP_712_290_9583/U1983/Y (AOI21XLM)                   0.20       6.59 f
  DP_OP_712_290_9583/U112/Y (OAI21XLM)                    0.36       6.95 r
  DP_OP_712_290_9583/U104/Y (AOI21X2M)                    0.16       7.12 f
  DP_OP_712_290_9583/U98/Y (OAI21XLM)                     0.31       7.43 r
  DP_OP_712_290_9583/U90/Y (AOI21X1M)                     0.22       7.65 f
  DP_OP_712_290_9583/U84/Y (OAI21X1M)                     0.22       7.87 r
  DP_OP_712_290_9583/U76/Y (AOI21X1M)                     0.20       8.07 f
  DP_OP_712_290_9583/U69/Y (XOR2XLM)                      0.18       8.26 f
  DP_OP_712_290_9583/O1[117] (top_DP_OP_712_290_9583_1)
                                                          0.00       8.26 f
  U25571/Y (AO22XLM)                                      0.33       8.58 f
  div_remainder_r_reg_7__117_/D (DFFQX2M)                 0.00       8.58 f
  data arrival time                                                  8.58

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             1.90      11.40
  clock uncertainty                                      -0.47      10.92
  div_remainder_r_reg_7__117_/CK (DFFQX2M)                0.00      10.92 r
  library setup time                                     -0.17      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -8.58
  --------------------------------------------------------------------------
  slack (MET)                                                        2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_qrvalid_o_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24588/Y (MX2X6M)                        0.38       8.59 f
  div_qrvalid_o_reg/D (DFFQX2M)            0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_qrvalid_o_reg/CK (DFFQX2M)           0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24828/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_46_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_46_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24827/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_45_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_45_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24826/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_44_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_44_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24825/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_43_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_43_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24824/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_42_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_42_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24823/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_41_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_41_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24822/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_40_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_40_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24820/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_38_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_38_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24819/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_37_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_37_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24817/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_35_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_35_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24816/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_34_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_34_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24815/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_33_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_33_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24814/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_32_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_32_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24813/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_31_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_31_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24812/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_30_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_30_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24811/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_29_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_29_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24810/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_28_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_28_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24809/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_27_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_27_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24808/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_26_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_26_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24807/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_25_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_25_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24805/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_23_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_23_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24804/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_22_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_22_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24802/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_20_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_20_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24801/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_19_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_19_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24800/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_18_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_18_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24799/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_17_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_17_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24798/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_16_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_16_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24797/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_15_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_15_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24796/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_14_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_14_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24795/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_13_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_13_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24794/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_12_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_12_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24793/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_11_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_11_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24792/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_10_/D (DFFQX2M)       0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_10_/CK (DFFQX2M)      0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24790/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_8_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_8_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24789/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_7_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_7_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24787/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_5_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_5_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24786/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_4_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_4_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24785/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_3_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_3_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24784/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_2_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_2_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24783/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_1_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_1_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: div_ready (input port clocked by clk)
  Endpoint: div_quotient_o_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  div_ready (in)                           0.00       5.70 r
  U24966/Y (INVXLM)                        0.09       5.79 f
  C35107/Y (AND2X8M)                       0.18       5.97 f
  C35108/Y (AND2X12M)                      0.32       6.30 f
  U24909/Y (NOR3X2M)                       1.25       7.54 r
  U29703/Y (CLKINVX40M)                    0.66       8.20 f
  U24782/Y (MX2X6M)                        0.38       8.59 f
  div_quotient_o_reg_0_/D (DFFQX2M)        0.00       8.59 f
  data arrival time                                   8.59

  clock clk (rise edge)                    9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  div_quotient_o_reg_0_/CK (DFFQX2M)       0.00      10.92 r
  library setup time                      -0.17      10.76
  data required time                                 10.76
  -----------------------------------------------------------
  data required time                                 10.76
  data arrival time                                  -8.59
  -----------------------------------------------------------
  slack (MET)                                         2.17


1
