-- Project:   TickReading
-- Generated: 05/05/2015 16:24:03
-- 

ENTITY TickReading IS
    PORT(
        Hall_To_PSOC(0)_PAD : IN std_ulogic;
        Horizontal_Sync_Line(0)_PAD : IN std_ulogic;
        Input_LED(0)_PAD : OUT std_ulogic;
        Pixy_Input(0)_PAD : IN std_ulogic;
        Pressure_SCL(0)_PAD : INOUT std_ulogic;
        Pressure_SDA(0)_PAD : INOUT std_ulogic;
        Steering_Output(0)_PAD : OUT std_ulogic;
        Vertical_Sync_Frame(0)_PAD : IN std_ulogic;
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic;
        drive_output_1(0)_PAD : OUT std_ulogic;
        drive_output_2(0)_PAD : OUT std_ulogic;
        elevator_test(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 5e0;
END TickReading;

ARCHITECTURE __DEFAULT__ OF TickReading IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_1074 : bit;
    SIGNAL Net_1169 : bit;
    ATTRIBUTE global_signal OF Net_1169 : SIGNAL IS true;
    SIGNAL Net_1169_local : bit;
    SIGNAL Net_1254 : bit;
    SIGNAL Net_1535 : bit;
    ATTRIBUTE placement_force OF Net_1535 : SIGNAL IS "U(2,5,B)3";
    SIGNAL Net_1790 : bit;
    SIGNAL Net_1809 : bit;
    ATTRIBUTE placement_force OF Net_1809 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_1816 : bit;
    ATTRIBUTE placement_force OF Net_1816 : SIGNAL IS "U(2,4,A)1";
    SIGNAL Net_1824 : bit;
    SIGNAL Net_1853 : bit;
    ATTRIBUTE global_signal OF Net_1853 : SIGNAL IS true;
    SIGNAL Net_1853_local : bit;
    SIGNAL Net_1884 : bit;
    ATTRIBUTE placement_force OF Net_1884 : SIGNAL IS "U(1,2,A)1";
    SIGNAL Net_1924 : bit;
    SIGNAL Net_1932 : bit;
    ATTRIBUTE placement_force OF Net_1932 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_1933 : bit;
    ATTRIBUTE placement_force OF Net_1933 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_1957 : bit;
    ATTRIBUTE placement_force OF Net_1957 : SIGNAL IS "U(0,1,B)3";
    SIGNAL Net_2071 : bit;
    ATTRIBUTE placement_force OF Net_2071 : SIGNAL IS "U(0,1,B)1";
    SIGNAL Net_2103 : bit;
    ATTRIBUTE placement_force OF Net_2103 : SIGNAL IS "U(2,2,A)3";
    SIGNAL Net_2114 : bit;
    ATTRIBUTE global_signal OF Net_2114 : SIGNAL IS true;
    SIGNAL Net_2114_local : bit;
    SIGNAL Net_2146 : bit;
    SIGNAL Net_2243 : bit;
    ATTRIBUTE global_signal OF Net_2243 : SIGNAL IS true;
    SIGNAL Net_2243_local : bit;
    SIGNAL Net_2244 : bit;
    SIGNAL Net_2263 : bit;
    SIGNAL Net_2265 : bit;
    SIGNAL Net_2271 : bit;
    ATTRIBUTE placement_force OF Net_2271 : SIGNAL IS "U(2,2,B)3";
    SIGNAL Net_2287 : bit;
    SIGNAL Net_658 : bit;
    ATTRIBUTE placement_force OF Net_658 : SIGNAL IS "U(3,3,B)3";
    SIGNAL Net_965 : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_40\ : bit;
    ATTRIBUTE global_signal OF \ADC_Side_Rangefinder:Net_40\ : SIGNAL IS true;
    SIGNAL \ADC_Side_Rangefinder:Net_40_adig\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_40_adig_local\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_40_local\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_487\ : bit;
    ATTRIBUTE global_signal OF \ADC_Side_Rangefinder:Net_487\ : SIGNAL IS true;
    SIGNAL \ADC_Side_Rangefinder:Net_487_local\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_0\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_1\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_2\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_3\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_4\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_5\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_6\ : bit;
    SIGNAL \ADC_Side_Rangefinder:Net_9_7\ : bit;
    SIGNAL \ADC_Side_Rangefinder:aclock\ : bit;
    SIGNAL \ADC_Side_Rangefinder:mod_dat_0\ : bit;
    SIGNAL \ADC_Side_Rangefinder:mod_dat_1\ : bit;
    SIGNAL \ADC_Side_Rangefinder:mod_dat_2\ : bit;
    SIGNAL \ADC_Side_Rangefinder:mod_dat_3\ : bit;
    SIGNAL \ADC_Side_Rangefinder:mod_reset\ : bit;
    SIGNAL \Altimeter_Counter:Net_48\ : bit;
    SIGNAL \Altimeter_Counter:Net_54\ : bit;
    SIGNAL \Camera_Comp:Net_1\ : bit;
    SIGNAL \Drive_Control_Reg:control_2\ : bit;
    SIGNAL \Drive_Control_Reg:control_3\ : bit;
    SIGNAL \Drive_Control_Reg:control_4\ : bit;
    SIGNAL \Drive_Control_Reg:control_5\ : bit;
    SIGNAL \Drive_Control_Reg:control_6\ : bit;
    SIGNAL \Drive_Control_Reg:control_7\ : bit;
    SIGNAL \Elevator_Comparator:Net_1\ : bit;
    SIGNAL \Elevator_Comparator_1:Net_1\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_0\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_1\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_2\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_3\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_4\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_5\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_6\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:control_7\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \Hall_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \Hall_Counter:CounterUDB:hwCapture\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:hwCapture\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Hall_Counter:CounterUDB:per_equal\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:prevCapture\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:prevCapture\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \Hall_Counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:prevCompare\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \Hall_Counter:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:reload\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:status_0\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \Hall_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Hall_Counter:CounterUDB:status_2\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \Hall_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \I2C_Pressure:Net_643_0\ : bit;
    SIGNAL \I2C_Pressure:Net_643_1\ : bit;
    SIGNAL \I2C_Pressure:Net_643_2\ : bit;
    SIGNAL \I2C_Pressure:Net_854\ : bit;
    SIGNAL \I2C_Pressure:Net_855\ : bit;
    SIGNAL \Line_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Line_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(3,3,B)1";
    ATTRIBUTE soft OF \Line_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Line_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \Line_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \Line_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Line_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \Line_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Line_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Line_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Line_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Line_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Line_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Line_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Line_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Line_Timer:TimerUDB:int_capt_count_0\ : bit;
    ATTRIBUTE placement_force OF \Line_Timer:TimerUDB:int_capt_count_0\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \Line_Timer:TimerUDB:int_capt_count_1\ : bit;
    ATTRIBUTE placement_force OF \Line_Timer:TimerUDB:int_capt_count_1\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \Line_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Line_Timer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \Line_Timer:TimerUDB:run_mode\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Line_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Line_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Line_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_0\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_1\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_2\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_3\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_4\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_5\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_6\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_7\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Lines_Per_Frame_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ : bit;
    ATTRIBUTE placement_force OF \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ : bit;
    ATTRIBUTE placement_force OF \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:per_equal\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Lines_Per_Frame_Counter:CounterUDB:status_0\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \PWM:PWMUDB:compare1\ : bit;
    SIGNAL \PWM:PWMUDB:control_0\ : bit;
    SIGNAL \PWM:PWMUDB:control_1\ : bit;
    SIGNAL \PWM:PWMUDB:control_2\ : bit;
    SIGNAL \PWM:PWMUDB:control_3\ : bit;
    SIGNAL \PWM:PWMUDB:control_4\ : bit;
    SIGNAL \PWM:PWMUDB:control_5\ : bit;
    SIGNAL \PWM:PWMUDB:control_6\ : bit;
    SIGNAL \PWM:PWMUDB:ctrl_enable\ : bit;
    SIGNAL \PWM:PWMUDB:final_kill_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:final_kill_reg\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:status_0\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \PWM:PWMUDB:status_3\ : bit;
    SIGNAL \PWM:PWMUDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:status_5\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:compare1\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:ctrl_enable\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:final_kill_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steering:PWMUDB:final_kill_reg\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \PWM_Steering:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steering:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \PWM_Steering:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steering:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \PWM_Steering:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steering:PWMUDB:status_0\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \PWM_Steering:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \PWM_Steering:PWMUDB:status_5\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \PWM_Steering:PWMUDB:tc_i\ : bit;
    SIGNAL \Side_Rangefinder_Comparator:Net_1\ : bit;
    SIGNAL \Wait_Counter:Net_48\ : bit;
    SIGNAL \Wait_Counter:Net_54\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,5,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__Hall_To_PSOC_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Hall_To_PSOC_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE Location OF Composite_Video(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Hall_To_PSOC(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF Hall_To_PSOC(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF Horizontal_Sync_Line(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF Horizontal_Sync_Line(0) : LABEL IS "P4[4]";
    ATTRIBUTE Location OF ISR_100_Lines : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF ISR_50_Lines : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF ISR_Altimeter : LABEL IS "[IntrHod=(0)][IntrId=(17)]";
    ATTRIBUTE Location OF ISR_Elevator : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF ISR_Elevator_2 : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF ISR_Hall : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF ISR_Overflow : LABEL IS "[IntrHod=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF ISR_Pixy : LABEL IS "[IntrHod=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF ISR_Side_Rangefinder : LABEL IS "[IntrHod=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF ISR_Wait : LABEL IS "[IntrHod=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF Input_LED(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF Net_1535 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_1535 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_1809 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_1809 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_1816 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_1816 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_1884 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_1884 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_1932 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_1932 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_1933 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_1933 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_1957 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_1957 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_2071 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_2071 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_2103 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_2103 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_2271 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_2271 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_658 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_658 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Pixy_Input(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF Pixy_Input(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Pressure_SCL(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF Pressure_SCL(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Pressure_SDA(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF Pressure_SDA(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Steering_Output(0) : LABEL IS "sio";
    ATTRIBUTE Location OF Steering_Output(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Vertical_Sync_Frame(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF Vertical_Sync_Frame(0) : LABEL IS "P4[6]";
    ATTRIBUTE Location OF \ADC_Side_Rangefinder:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \ADC_Side_Rangefinder:DSM4\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_Side_Rangefinder:IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \Altimeter_Counter:CounterHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \Camera_Comp:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE Location OF \Camera_Threshold:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \Drive_Control_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Drive_Control_Reg:Sync:ctrl_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \Elevator_Comparator:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE Location OF \Elevator_Comparator_1:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE Location OF \Elevator_Threshold:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:count_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:hwCapture\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:hwCapture\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:prevCapture\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:prevCapture\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:prevCompare\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:reload\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:reload\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:sC24:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:sC24:counterdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:sC24:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:sC24:counterdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:sC24:counterdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:sC24:counterdp:u2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Hall_Counter:CounterUDB:status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Hall_Counter:CounterUDB:status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \I2C_Pressure:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \I2C_Pressure:I2C_IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:capture_last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:int_capt_count_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:int_capt_count_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:run_mode\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Line_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Line_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:count_enable\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Lines_Per_Frame_Counter:CounterUDB:status_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Lines_Per_Frame_Counter:CounterUDB:status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:final_kill_reg\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \PWM:PWMUDB:final_kill_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:prevCompare1\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \PWM:PWMUDB:prevCompare1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \PWM:PWMUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:status_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \PWM:PWMUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:status_5\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \PWM:PWMUDB:status_5\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:final_kill_reg\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:final_kill_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:prevCompare1\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:prevCompare1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:runmode_enable\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:runmode_enable\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:status_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PWM_Steering:PWMUDB:status_5\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \PWM_Steering:PWMUDB:status_5\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \Side_Rangefinder_Comparator:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE Location OF \Wait_Counter:CounterHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \Wall_Threshold:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF drive_output_1(0) : LABEL IS "P5[6]";
    ATTRIBUTE Location OF drive_output_2(0) : LABEL IS "P5[7]";
    ATTRIBUTE Location OF elevator_input(0) : LABEL IS "P5[4]";
    ATTRIBUTE Location OF elevator_input_2(0) : LABEL IS "P5[2]";
    ATTRIBUTE Location OF elevator_test(0) : LABEL IS "P5[5]";
    ATTRIBUTE Location OF side_rangefinder(0) : LABEL IS "P6[0]";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            clock : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidaccell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_Side_Rangefinder:Net_487\,
            dclk_0 => \ADC_Side_Rangefinder:Net_487_local\,
            aclk_glb_0 => \ADC_Side_Rangefinder:Net_40\,
            aclk_0 => \ADC_Side_Rangefinder:Net_40_local\,
            clk_a_dig_glb_0 => \ADC_Side_Rangefinder:Net_40_adig\,
            clk_a_dig_0 => \ADC_Side_Rangefinder:Net_40_adig_local\,
            dclk_glb_1 => Net_1169,
            dclk_1 => Net_1169_local,
            dclk_glb_2 => Net_1853,
            dclk_2 => Net_1853_local,
            dclk_glb_3 => Net_2114,
            dclk_3 => Net_2114_local,
            dclk_glb_4 => Net_2243,
            dclk_4 => Net_2243_local);

    Composite_Video:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Composite_Video(0):iocell
        GENERIC MAP(
            logicalport => "Composite_Video",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            oe => open);

    Hall_To_PSOC:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Hall_To_PSOC(0):iocell
        GENERIC MAP(
            logicalport => "Hall_To_PSOC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => Net_965,
            pad_in => Hall_To_PSOC(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    Horizontal_Sync_Line:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6f5ca5b2-aa41-40f1-933c-95f393fce9cb",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Horizontal_Sync_Line(0):iocell
        GENERIC MAP(
            logicalport => "Horizontal_Sync_Line",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => Net_1824,
            pad_in => Horizontal_Sync_Line(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    ISR_100_Lines:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1535,
            clock => ClockBlock_BUS_CLK);

    ISR_50_Lines:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_1790,
            clock => ClockBlock_BUS_CLK);

    ISR_Altimeter:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2244,
            clock => ClockBlock_BUS_CLK);

    ISR_Elevator:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_1957,
            clock => ClockBlock_BUS_CLK);

    ISR_Elevator_2:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_2103,
            clock => ClockBlock_BUS_CLK);

    ISR_Hall:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1074,
            clock => ClockBlock_BUS_CLK);

    ISR_Overflow:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_658,
            clock => ClockBlock_BUS_CLK);

    ISR_Pixy:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2265,
            clock => ClockBlock_BUS_CLK);

    ISR_Side_Rangefinder:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_2271,
            clock => ClockBlock_BUS_CLK);

    ISR_Wait:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2146,
            clock => ClockBlock_BUS_CLK);

    Input_LED:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Input_LED(0):iocell
        GENERIC MAP(
            logicalport => "Input_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_965,
            pad_out => Input_LED(0)_PAD,
            pad_in => Input_LED(0)_PAD);

    Net_1535:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => Net_1535,
            main_0 => \Lines_Per_Frame_Counter:CounterUDB:per_equal\,
            clock_0 => ClockBlock_BUS_CLK);

    Net_1809:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_1809,
            main_0 => Net_1254);

    Net_1816:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => Net_1816,
            main_0 => \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\,
            clock_0 => ClockBlock_BUS_CLK);

    Net_1884:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_1884,
            clock_0 => Net_1853,
            main_0 => \PWM_Steering:PWMUDB:ctrl_enable\,
            main_1 => \PWM_Steering:PWMUDB:compare1\);

    Net_1932:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => Net_1932,
            main_0 => Net_2071,
            main_1 => Net_1924,
            main_2 => Net_2263);

    Net_1933:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)")
        PORT MAP(
            q => Net_1933,
            main_0 => Net_2071,
            main_1 => Net_1924,
            main_2 => Net_2263);

    Net_1957:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_1957,
            main_0 => \Elevator_Comparator:Net_1\);

    Net_2071:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_2071,
            clock_0 => Net_1169,
            main_0 => \PWM:PWMUDB:ctrl_enable\,
            main_1 => \PWM:PWMUDB:compare1\);

    Net_2103:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_2103,
            main_0 => \Elevator_Comparator_1:Net_1\);

    Net_2271:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_2271,
            main_0 => \Side_Rangefinder_Comparator:Net_1\);

    Net_658:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => Net_658,
            main_0 => \Hall_Counter:CounterUDB:per_equal\,
            clock_0 => ClockBlock_BUS_CLK);

    Pixy_Input:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "017c5dcd-811f-4e4f-bc5d-781a168c4c98",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Pixy_Input(0):iocell
        GENERIC MAP(
            logicalport => "Pixy_Input",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => Net_2265,
            pad_in => Pixy_Input(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    Pressure_SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "7055d5a5-8423-4c7e-bcba-0b482015ea46",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Pressure_SCL(0):iocell
        GENERIC MAP(
            logicalport => "Pressure_SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => \I2C_Pressure:Net_854\,
            pin_input => \I2C_Pressure:Net_643_0\,
            pad_out => Pressure_SCL(0)_PAD,
            pad_in => Pressure_SCL(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    Pressure_SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "5c1decb5-69e3-4a8d-bb0c-281221d15217",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Pressure_SDA(0):iocell
        GENERIC MAP(
            logicalport => "Pressure_SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => \I2C_Pressure:Net_855\,
            pin_input => \I2C_Pressure:Net_643_1\,
            pad_out => Pressure_SDA(0)_PAD,
            pad_in => Pressure_SDA(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    Steering_Output:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d7e1e28f-db4b-44aa-9bca-48de4020f615",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Steering_Output(0):iocell
        GENERIC MAP(
            logicalport => "Steering_Output",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_1884,
            pad_out => Steering_Output(0)_PAD,
            pad_in => Steering_Output(0)_PAD);

    Vertical_Sync_Frame:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5bff87c2-b965-4cf8-9044-6536e42eb338",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Vertical_Sync_Frame(0):iocell
        GENERIC MAP(
            logicalport => "Vertical_Sync_Frame",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => Net_1254,
            pad_in => Vertical_Sync_Frame(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    \ADC_Side_Rangefinder:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_Side_Rangefinder:aclock\,
            mod_dat_3 => \ADC_Side_Rangefinder:mod_dat_3\,
            mod_dat_2 => \ADC_Side_Rangefinder:mod_dat_2\,
            mod_dat_1 => \ADC_Side_Rangefinder:mod_dat_1\,
            mod_dat_0 => \ADC_Side_Rangefinder:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_Side_Rangefinder:mod_reset\,
            interrupt => Net_2287);

    \ADC_Side_Rangefinder:DSM4\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 14)
        PORT MAP(
            aclock => \ADC_Side_Rangefinder:Net_40\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_Side_Rangefinder:mod_reset\,
            extclk_cp_udb => \ADC_Side_Rangefinder:Net_487_local\,
            dec_clock => \ADC_Side_Rangefinder:aclock\,
            mod_dat_3 => \ADC_Side_Rangefinder:mod_dat_3\,
            mod_dat_2 => \ADC_Side_Rangefinder:mod_dat_2\,
            mod_dat_1 => \ADC_Side_Rangefinder:mod_dat_1\,
            mod_dat_0 => \ADC_Side_Rangefinder:mod_dat_0\,
            dout_udb_7 => \ADC_Side_Rangefinder:Net_9_7\,
            dout_udb_6 => \ADC_Side_Rangefinder:Net_9_6\,
            dout_udb_5 => \ADC_Side_Rangefinder:Net_9_5\,
            dout_udb_4 => \ADC_Side_Rangefinder:Net_9_4\,
            dout_udb_3 => \ADC_Side_Rangefinder:Net_9_3\,
            dout_udb_2 => \ADC_Side_Rangefinder:Net_9_2\,
            dout_udb_1 => \ADC_Side_Rangefinder:Net_9_1\,
            dout_udb_0 => \ADC_Side_Rangefinder:Net_9_0\);

    \ADC_Side_Rangefinder:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2287,
            clock => ClockBlock_BUS_CLK);

    \Altimeter_Counter:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_2243,
            kill => open,
            enable => open,
            capture => open,
            timer_reset => open,
            tc => \Altimeter_Counter:Net_48\,
            cmp => \Altimeter_Counter:Net_54\,
            irq => Net_2244);

    \Camera_Comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => \Camera_Comp:Net_1\);

    \Camera_Threshold:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Drive_Control_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \Drive_Control_Reg:control_7\,
            control_6 => \Drive_Control_Reg:control_6\,
            control_5 => \Drive_Control_Reg:control_5\,
            control_4 => \Drive_Control_Reg:control_4\,
            control_3 => \Drive_Control_Reg:control_3\,
            control_2 => \Drive_Control_Reg:control_2\,
            control_1 => Net_2263,
            control_0 => Net_1924,
            busclk => ClockBlock_BUS_CLK);

    \Elevator_Comparator:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => \Elevator_Comparator:Net_1\);

    \Elevator_Comparator_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => \Elevator_Comparator_1:Net_1\);

    \Elevator_Threshold:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Hall_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:count_enable\,
            main_0 => \Hall_Counter:CounterUDB:control_7\,
            main_1 => \Hall_Counter:CounterUDB:count_stored_i\,
            main_2 => Net_1169_local);

    \Hall_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:count_stored_i\,
            main_0 => Net_1169_local,
            clock_0 => ClockBlock_BUS_CLK);

    \Hall_Counter:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:hwCapture\,
            main_0 => Net_965,
            main_1 => \Hall_Counter:CounterUDB:prevCapture\);

    \Hall_Counter:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:prevCapture\,
            main_0 => Net_965,
            clock_0 => ClockBlock_BUS_CLK);

    \Hall_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:prevCompare\,
            main_0 => \Hall_Counter:CounterUDB:cmp_out_i\,
            clock_0 => ClockBlock_BUS_CLK);

    \Hall_Counter:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:reload\,
            main_0 => Net_965,
            main_1 => \Hall_Counter:CounterUDB:prevCapture\,
            main_2 => \Hall_Counter:CounterUDB:per_equal\);

    \Hall_Counter:CounterUDB:sC24:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Hall_Counter:CounterUDB:reload\,
            f0_load => \Hall_Counter:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1 => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            co_msb => \Hall_Counter:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sol_msb => \Hall_Counter:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbo => \Hall_Counter:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sil => \Hall_Counter:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbi => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cmsbo__sig\);

    \Hall_Counter:CounterUDB:sC24:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Hall_Counter:CounterUDB:reload\,
            f0_load => \Hall_Counter:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1i => \Hall_Counter:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            ci => \Hall_Counter:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sir => \Hall_Counter:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbi => \Hall_Counter:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sor => \Hall_Counter:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbo => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cmsbo__sig\,
            ce0 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1 => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            co_msb => \Hall_Counter:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sol_msb => \Hall_Counter:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbo => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sil => \Hall_Counter:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbi => \Hall_Counter:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    \Hall_Counter:CounterUDB:sC24:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Hall_Counter:CounterUDB:count_enable\,
            cs_addr_0 => \Hall_Counter:CounterUDB:reload\,
            f0_load => \Hall_Counter:CounterUDB:hwCapture\,
            ce0_comb => \Hall_Counter:CounterUDB:per_equal\,
            z0_comb => \Hall_Counter:CounterUDB:status_1\,
            cl1_comb => \Hall_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Hall_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Hall_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1i => \Hall_Counter:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            ci => \Hall_Counter:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sir => \Hall_Counter:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbi => \Hall_Counter:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sor => \Hall_Counter:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbo => \Hall_Counter:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    \Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Hall_Counter:CounterUDB:control_7\,
            control_6 => \Hall_Counter:CounterUDB:control_6\,
            control_5 => \Hall_Counter:CounterUDB:control_5\,
            control_4 => \Hall_Counter:CounterUDB:control_4\,
            control_3 => \Hall_Counter:CounterUDB:control_3\,
            control_2 => \Hall_Counter:CounterUDB:control_2\,
            control_1 => \Hall_Counter:CounterUDB:control_1\,
            control_0 => \Hall_Counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \Hall_Counter:CounterUDB:status_6\,
            status_5 => \Hall_Counter:CounterUDB:status_5\,
            status_4 => \Hall_Counter:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \Hall_Counter:CounterUDB:status_2\,
            status_1 => \Hall_Counter:CounterUDB:status_1\,
            status_0 => \Hall_Counter:CounterUDB:status_0\,
            interrupt => Net_1074);

    \Hall_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:status_0\,
            main_0 => \Hall_Counter:CounterUDB:cmp_out_i\,
            main_1 => \Hall_Counter:CounterUDB:prevCompare\);

    \Hall_Counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_0)")
        PORT MAP(
            q => \Hall_Counter:CounterUDB:status_2\,
            main_0 => \Hall_Counter:CounterUDB:per_equal\,
            main_1 => Net_658);

    \I2C_Pressure:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            scl_in => \I2C_Pressure:Net_854\,
            sda_in => \I2C_Pressure:Net_855\,
            scl_out => \I2C_Pressure:Net_643_0\,
            sda_out => \I2C_Pressure:Net_643_1\,
            interrupt => \I2C_Pressure:Net_643_2\);

    \I2C_Pressure:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_Pressure:Net_643_2\,
            clock => ClockBlock_BUS_CLK);

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\);

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\);

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\);

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\);

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\);

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\);

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\);

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "48415911-11c2-470c-a0a8-822e65de63e0/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_sync => "1111111",
            intr_mode => "00000000000000",
            io_voltage => ", , , , , , ",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            output_conn => "0000000",
            output_sync => "0000000",
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0000000",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7);

    \Line_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Line_Timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_1816,
            main_1 => \Line_Timer:TimerUDB:control_7\,
            main_2 => \Line_Timer:TimerUDB:capture_last\,
            main_3 => \Camera_Comp:Net_1\);

    \Line_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5) + (!main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5)")
        PORT MAP(
            q => \Line_Timer:TimerUDB:capt_int_temp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1535,
            main_1 => \Line_Timer:TimerUDB:control_1\,
            main_2 => \Line_Timer:TimerUDB:control_0\,
            main_3 => \Line_Timer:TimerUDB:capt_fifo_load\,
            main_4 => \Line_Timer:TimerUDB:int_capt_count_1\,
            main_5 => \Line_Timer:TimerUDB:int_capt_count_0\);

    \Line_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \Line_Timer:TimerUDB:capture_last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Camera_Comp:Net_1\);

    \Line_Timer:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4 * !main_5) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (!main_0 * main_2 * main_3 * !main_5) + (!main_0 * !main_3 * main_5)")
        PORT MAP(
            q => \Line_Timer:TimerUDB:int_capt_count_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1535,
            main_1 => \Line_Timer:TimerUDB:control_1\,
            main_2 => \Line_Timer:TimerUDB:control_0\,
            main_3 => \Line_Timer:TimerUDB:capt_fifo_load\,
            main_4 => \Line_Timer:TimerUDB:int_capt_count_1\,
            main_5 => \Line_Timer:TimerUDB:int_capt_count_0\);

    \Line_Timer:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_4 * !main_5) + (!main_0 * main_1 * main_3 * !main_4 * main_5) + (!main_0 * !main_2 * main_3 * !main_4 * main_5) + (!main_0 * main_2 * main_4 * !main_5) + (!main_0 * !main_3 * main_4)")
        PORT MAP(
            q => \Line_Timer:TimerUDB:int_capt_count_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1535,
            main_1 => \Line_Timer:TimerUDB:control_1\,
            main_2 => \Line_Timer:TimerUDB:control_0\,
            main_3 => \Line_Timer:TimerUDB:capt_fifo_load\,
            main_4 => \Line_Timer:TimerUDB:int_capt_count_1\,
            main_5 => \Line_Timer:TimerUDB:int_capt_count_0\);

    \Line_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011")
        PORT MAP(
            reset => Net_1535,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Line_Timer:TimerUDB:status_3\,
            status_2 => \Line_Timer:TimerUDB:status_2\,
            status_1 => \Line_Timer:TimerUDB:capt_int_temp\,
            status_0 => \Line_Timer:TimerUDB:status_tc\,
            interrupt => Net_1790);

    \Line_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \Line_Timer:TimerUDB:run_mode\,
            main_0 => Net_1816,
            main_1 => \Line_Timer:TimerUDB:control_7\);

    \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Line_Timer:TimerUDB:control_7\,
            control_6 => \Line_Timer:TimerUDB:control_6\,
            control_5 => \Line_Timer:TimerUDB:control_5\,
            control_4 => \Line_Timer:TimerUDB:control_4\,
            control_3 => \Line_Timer:TimerUDB:control_3\,
            control_2 => \Line_Timer:TimerUDB:control_2\,
            control_1 => \Line_Timer:TimerUDB:control_1\,
            control_0 => \Line_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Line_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_1535,
            cs_addr_1 => \Line_Timer:TimerUDB:run_mode\,
            cs_addr_0 => \Line_Timer:TimerUDB:per_zero\,
            f0_load => \Line_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Line_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Line_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Line_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Line_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Line_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Line_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Line_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Line_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Line_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Line_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Line_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Line_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Line_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Line_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_1535,
            cs_addr_1 => \Line_Timer:TimerUDB:run_mode\,
            cs_addr_0 => \Line_Timer:TimerUDB:per_zero\,
            f0_load => \Line_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Line_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Line_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Line_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Line_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Line_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Line_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Line_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Line_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Line_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Line_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Line_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Line_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Line_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Line_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Line_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Line_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Line_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Line_Timer:TimerUDB:status_tc\,
            main_0 => Net_1816,
            main_1 => \Line_Timer:TimerUDB:control_7\,
            main_2 => \Line_Timer:TimerUDB:per_zero\);

    \Lines_Per_Frame_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \Lines_Per_Frame_Counter:CounterUDB:count_enable\,
            main_0 => \Lines_Per_Frame_Counter:CounterUDB:control_7\,
            main_1 => \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\,
            main_2 => \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\,
            main_3 => Net_1824);

    \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1824);

    \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_3 * main_2) + (main_0 * main_1)")
        PORT MAP(
            q => \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1254,
            main_1 => \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\,
            main_2 => \Lines_Per_Frame_Counter:CounterUDB:per_equal\,
            main_3 => Net_1535);

    \Lines_Per_Frame_Counter:CounterUDB:overflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_0)")
        PORT MAP(
            q => \Lines_Per_Frame_Counter:CounterUDB:overflow_status\,
            main_0 => \Lines_Per_Frame_Counter:CounterUDB:per_equal\,
            main_1 => Net_1535);

    \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Lines_Per_Frame_Counter:CounterUDB:count_enable\,
            cs_addr_0 => Net_1809,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Lines_Per_Frame_Counter:CounterUDB:count_enable\,
            cs_addr_0 => Net_1809,
            ce0_comb => \Lines_Per_Frame_Counter:CounterUDB:per_equal\,
            z0_comb => \Lines_Per_Frame_Counter:CounterUDB:status_1\,
            ce1_comb => \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Lines_Per_Frame_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Lines_Per_Frame_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Lines_Per_Frame_Counter:CounterUDB:control_7\,
            control_6 => \Lines_Per_Frame_Counter:CounterUDB:control_6\,
            control_5 => \Lines_Per_Frame_Counter:CounterUDB:control_5\,
            control_4 => \Lines_Per_Frame_Counter:CounterUDB:control_4\,
            control_3 => \Lines_Per_Frame_Counter:CounterUDB:control_3\,
            control_2 => \Lines_Per_Frame_Counter:CounterUDB:control_2\,
            control_1 => \Lines_Per_Frame_Counter:CounterUDB:control_1\,
            control_0 => \Lines_Per_Frame_Counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            reset => Net_1809,
            clock => ClockBlock_BUS_CLK,
            status_6 => \Lines_Per_Frame_Counter:CounterUDB:status_6\,
            status_5 => \Lines_Per_Frame_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Lines_Per_Frame_Counter:CounterUDB:overflow_status\,
            status_1 => \Lines_Per_Frame_Counter:CounterUDB:status_1\,
            status_0 => \Lines_Per_Frame_Counter:CounterUDB:status_0\);

    \Lines_Per_Frame_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Lines_Per_Frame_Counter:CounterUDB:status_0\,
            main_0 => \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\,
            main_1 => Net_1816);

    \PWM:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \PWM:PWMUDB:final_kill_reg\,
            clock_0 => Net_1169);

    \PWM:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM:PWMUDB:prevCompare1\,
            main_0 => \PWM:PWMUDB:compare1\,
            clock_0 => Net_1169);

    \PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM:PWMUDB:runmode_enable\,
            main_0 => \PWM:PWMUDB:ctrl_enable\,
            clock_0 => Net_1169);

    \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_1169,
            control_7 => \PWM:PWMUDB:ctrl_enable\,
            control_6 => \PWM:PWMUDB:control_6\,
            control_5 => \PWM:PWMUDB:control_5\,
            control_4 => \PWM:PWMUDB:control_4\,
            control_3 => \PWM:PWMUDB:control_3\,
            control_2 => \PWM:PWMUDB:control_2\,
            control_1 => \PWM:PWMUDB:control_1\,
            control_0 => \PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_1169,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_1169,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            cl0_comb => \PWM:PWMUDB:compare1\,
            z0_comb => \PWM:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM:PWMUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111")
        PORT MAP(
            clock => Net_1169,
            status_6 => open,
            status_5 => \PWM:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM:PWMUDB:status_3\,
            status_2 => \PWM:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM:PWMUDB:status_0\);

    \PWM:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \PWM:PWMUDB:status_0\,
            clock_0 => Net_1169,
            main_0 => \PWM:PWMUDB:compare1\,
            main_1 => \PWM:PWMUDB:prevCompare1\);

    \PWM:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \PWM:PWMUDB:status_5\,
            main_0 => \PWM:PWMUDB:final_kill_reg\);

    \PWM_Steering:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \PWM_Steering:PWMUDB:final_kill_reg\,
            clock_0 => Net_1853);

    \PWM_Steering:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_Steering:PWMUDB:prevCompare1\,
            main_0 => \PWM_Steering:PWMUDB:compare1\,
            clock_0 => Net_1853);

    \PWM_Steering:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_Steering:PWMUDB:runmode_enable\,
            main_0 => \PWM_Steering:PWMUDB:ctrl_enable\,
            clock_0 => Net_1853);

    \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_1853,
            control_7 => \PWM_Steering:PWMUDB:ctrl_enable\,
            control_6 => \PWM_Steering:PWMUDB:control_6\,
            control_5 => \PWM_Steering:PWMUDB:control_5\,
            control_4 => \PWM_Steering:PWMUDB:control_4\,
            control_3 => \PWM_Steering:PWMUDB:control_3\,
            control_2 => \PWM_Steering:PWMUDB:control_2\,
            control_1 => \PWM_Steering:PWMUDB:control_1\,
            control_0 => \PWM_Steering:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Steering:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_1853,
            cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_Steering:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_Steering:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_Steering:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_1853,
            cs_addr_2 => \PWM_Steering:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Steering:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_Steering:PWMUDB:compare1\,
            z0_comb => \PWM_Steering:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_Steering:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_Steering:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_Steering:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_Steering:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111")
        PORT MAP(
            clock => Net_1853,
            status_6 => open,
            status_5 => \PWM_Steering:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_Steering:PWMUDB:status_3\,
            status_2 => \PWM_Steering:PWMUDB:tc_i\,
            status_1 => open,
            status_0 => \PWM_Steering:PWMUDB:status_0\);

    \PWM_Steering:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \PWM_Steering:PWMUDB:status_0\,
            clock_0 => Net_1853,
            main_0 => \PWM_Steering:PWMUDB:compare1\,
            main_1 => \PWM_Steering:PWMUDB:prevCompare1\);

    \PWM_Steering:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \PWM_Steering:PWMUDB:status_5\,
            main_0 => \PWM_Steering:PWMUDB:final_kill_reg\);

    \Side_Rangefinder_Comparator:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => ClockBlock_BUS_CLK_local,
            out => \Side_Rangefinder_Comparator:Net_1\);

    \Wait_Counter:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_2114,
            kill => open,
            enable => open,
            capture => open,
            timer_reset => open,
            tc => \Wait_Counter:Net_48\,
            cmp => \Wait_Counter:Net_54\,
            irq => Net_2146);

    \Wall_Threshold:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

    drive_output_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1c91d504-b075-44c4-91ba-78dfa67ab5af",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    drive_output_1(0):iocell
        GENERIC MAP(
            logicalport => "drive_output_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_1932,
            pad_out => drive_output_1(0)_PAD,
            pad_in => drive_output_1(0)_PAD);

    drive_output_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8e041183-0ff9-4856-9303-0316f8423384",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    drive_output_2(0):iocell
        GENERIC MAP(
            logicalport => "drive_output_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_1933,
            pad_out => drive_output_2(0)_PAD,
            pad_in => drive_output_2(0)_PAD);

    elevator_input:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d5ddc964-5cda-4c0e-80d5-5fa7de9fd6a5",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    elevator_input(0):iocell
        GENERIC MAP(
            logicalport => "elevator_input",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            oe => open);

    elevator_input_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a4c92df3-c989-4511-9f63-cb82aaf1146f",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    elevator_input_2(0):iocell
        GENERIC MAP(
            logicalport => "elevator_input_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            oe => open);

    elevator_test:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f52d80b9-837f-4dfe-82ed-a6933ebdfba8",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    elevator_test(0):iocell
        GENERIC MAP(
            logicalport => "elevator_test",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_1957,
            pad_out => elevator_test(0)_PAD,
            pad_in => elevator_test(0)_PAD);

    side_rangefinder:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3a04dd44-b298-4faa-af49-82244aeafec4",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    side_rangefinder(0):iocell
        GENERIC MAP(
            logicalport => "side_rangefinder",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            oe => open);

END __DEFAULT__;
