{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 18:42:14 2025 " "Info: Processing started: Wed Apr 23 18:42:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kurs_Sxem -c kurs_Sxem " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off kurs_Sxem -c kurs_Sxem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kurs_Sxem EP2S15F484C3 " "Info: Selected device EP2S15F484C3 for design \"kurs_Sxem\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 44 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "Critical Warning: No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[7\] " "Info: Pin rg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[7] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 6 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[6\] " "Info: Pin rg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[6] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 7 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[5\] " "Info: Pin rg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[5] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 8 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[4\] " "Info: Pin rg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[4] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 9 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[3\] " "Info: Pin rg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[3] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 10 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[2\] " "Info: Pin rg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[2] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 11 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[1\] " "Info: Pin rg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[1] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rg\[0\] " "Info: Pin rg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rg[0] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[7] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[7\] " "Info: Pin ram_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[7] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rst } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 232 112 280 248 "rst" "" } { 224 280 312 240 "rst" "" } { 337 416 456 353 "rst" "" } { 338 544 584 354 "rst" "" } { 338 672 712 354 "rst" "" } { 339 800 840 355 "rst" "" } { 337 928 968 353 "rst" "" } { 338 1056 1096 354 "rst" "" } { 338 1184 1224 354 "rst" "" } { 339 1312 1352 355 "rst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode " "Info: Pin mode not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mode } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 48 120 288 64 "mode" "" } { 40 288 325 56 "mode" "" } { 88 154 192 104 "mode" "" } { 48 368 384 81 "mode" "" } { 49 496 512 82 "mode" "" } { 49 624 640 82 "mode" "" } { 50 752 768 83 "mode" "" } { 48 880 896 81 "mode" "" } { 49 1008 1024 82 "mode" "" } { 49 1136 1152 82 "mode" "" } { 50 1264 1280 83 "mode" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[6] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[6\] " "Info: Pin ram_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[6] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[5] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[5\] " "Info: Pin ram_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[5] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[4] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[4\] " "Info: Pin ram_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[4] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[3] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 18 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[3\] " "Info: Pin ram_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[3] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 26 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[2] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[2\] " "Info: Pin ram_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[2] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[1] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[1\] " "Info: Pin ram_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[1] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data[0] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_o\[0\] " "Info: Pin ram_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ram_o[0] } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 376 96 264 392 "ram_o\[7..0\]" "" } { 28 968 987 81 "ram_o\[3\]" "" } { 29 1096 1115 82 "ram_o\[2\]" "" } { 29 1224 1243 82 "ram_o\[1\]" "" } { 30 1352 1371 83 "ram_o\[0\]" "" } { 27 456 474 81 "ram_o\[7\]" "" } { 28 584 602 82 "ram_o\[6\]" "" } { 28 712 730 82 "ram_o\[5\]" "" } { 29 840 858 83 "ram_o\[4\]" "" } { 368 264 328 384 "ram_o\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node rst (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rst } } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 232 112 280 248 "rst" "" } { 224 280 312 240 "rst" "" } { 337 416 456 353 "rst" "" } { 338 544 584 354 "rst" "" } { 338 672 712 354 "rst" "" } { 339 800 840 355 "rst" "" } { 337 928 968 353 "rst" "" } { 338 1056 1096 354 "rst" "" } { 338 1184 1224 354 "rst" "" } { 339 1312 1352 355 "rst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/quartus/projects/kurs_Sxem32/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 17 8 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 17 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[7\] 0 " "Info: Pin \"rg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[6\] 0 " "Info: Pin \"rg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[5\] 0 " "Info: Pin \"rg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[4\] 0 " "Info: Pin \"rg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[3\] 0 " "Info: Pin \"rg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[2\] 0 " "Info: Pin \"rg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[1\] 0 " "Info: Pin \"rg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rg\[0\] 0 " "Info: Pin \"rg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 18:42:17 2025 " "Info: Processing ended: Wed Apr 23 18:42:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
