<!DOCTYPE html>
<html>
<head>
<title>report.md</title>
<meta http-equiv="Content-type" content="text/html;charset=UTF-8">

<style>
/* https://github.com/microsoft/vscode/blob/master/extensions/markdown-language-features/media/markdown.css */
/*---------------------------------------------------------------------------------------------
 *  Copyright (c) Microsoft Corporation. All rights reserved.
 *  Licensed under the MIT License. See License.txt in the project root for license information.
 *--------------------------------------------------------------------------------------------*/

body {
	font-family: var(--vscode-markdown-font-family, -apple-system, BlinkMacSystemFont, "Segoe WPC", "Segoe UI", "Ubuntu", "Droid Sans", sans-serif);
	font-size: var(--vscode-markdown-font-size, 14px);
	padding: 0 26px;
	line-height: var(--vscode-markdown-line-height, 22px);
	word-wrap: break-word;
}

#code-csp-warning {
	position: fixed;
	top: 0;
	right: 0;
	color: white;
	margin: 16px;
	text-align: center;
	font-size: 12px;
	font-family: sans-serif;
	background-color:#444444;
	cursor: pointer;
	padding: 6px;
	box-shadow: 1px 1px 1px rgba(0,0,0,.25);
}

#code-csp-warning:hover {
	text-decoration: none;
	background-color:#007acc;
	box-shadow: 2px 2px 2px rgba(0,0,0,.25);
}

body.scrollBeyondLastLine {
	margin-bottom: calc(100vh - 22px);
}

body.showEditorSelection .code-line {
	position: relative;
}

body.showEditorSelection .code-active-line:before,
body.showEditorSelection .code-line:hover:before {
	content: "";
	display: block;
	position: absolute;
	top: 0;
	left: -12px;
	height: 100%;
}

body.showEditorSelection li.code-active-line:before,
body.showEditorSelection li.code-line:hover:before {
	left: -30px;
}

.vscode-light.showEditorSelection .code-active-line:before {
	border-left: 3px solid rgba(0, 0, 0, 0.15);
}

.vscode-light.showEditorSelection .code-line:hover:before {
	border-left: 3px solid rgba(0, 0, 0, 0.40);
}

.vscode-light.showEditorSelection .code-line .code-line:hover:before {
	border-left: none;
}

.vscode-dark.showEditorSelection .code-active-line:before {
	border-left: 3px solid rgba(255, 255, 255, 0.4);
}

.vscode-dark.showEditorSelection .code-line:hover:before {
	border-left: 3px solid rgba(255, 255, 255, 0.60);
}

.vscode-dark.showEditorSelection .code-line .code-line:hover:before {
	border-left: none;
}

.vscode-high-contrast.showEditorSelection .code-active-line:before {
	border-left: 3px solid rgba(255, 160, 0, 0.7);
}

.vscode-high-contrast.showEditorSelection .code-line:hover:before {
	border-left: 3px solid rgba(255, 160, 0, 1);
}

.vscode-high-contrast.showEditorSelection .code-line .code-line:hover:before {
	border-left: none;
}

img {
	max-width: 100%;
	max-height: 100%;
}

a {
	text-decoration: none;
}

a:hover {
	text-decoration: underline;
}

a:focus,
input:focus,
select:focus,
textarea:focus {
	outline: 1px solid -webkit-focus-ring-color;
	outline-offset: -1px;
}

hr {
	border: 0;
	height: 2px;
	border-bottom: 2px solid;
}

h1 {
	padding-bottom: 0.3em;
	line-height: 1.2;
	border-bottom-width: 1px;
	border-bottom-style: solid;
}

h1, h2, h3 {
	font-weight: normal;
}

table {
	border-collapse: collapse;
}

table > thead > tr > th {
	text-align: left;
	border-bottom: 1px solid;
}

table > thead > tr > th,
table > thead > tr > td,
table > tbody > tr > th,
table > tbody > tr > td {
	padding: 5px 10px;
}

table > tbody > tr + tr > td {
	border-top: 1px solid;
}

blockquote {
	margin: 0 7px 0 5px;
	padding: 0 16px 0 10px;
	border-left-width: 5px;
	border-left-style: solid;
}

code {
	font-family: Menlo, Monaco, Consolas, "Droid Sans Mono", "Courier New", monospace, "Droid Sans Fallback";
	font-size: 1em;
	line-height: 1.357em;
}

body.wordWrap pre {
	white-space: pre-wrap;
}

pre:not(.hljs),
pre.hljs code > div {
	padding: 16px;
	border-radius: 3px;
	overflow: auto;
}

pre code {
	color: var(--vscode-editor-foreground);
	tab-size: 4;
}

/** Theming */

.vscode-light pre {
	background-color: rgba(220, 220, 220, 0.4);
}

.vscode-dark pre {
	background-color: rgba(10, 10, 10, 0.4);
}

.vscode-high-contrast pre {
	background-color: rgb(0, 0, 0);
}

.vscode-high-contrast h1 {
	border-color: rgb(0, 0, 0);
}

.vscode-light table > thead > tr > th {
	border-color: rgba(0, 0, 0, 0.69);
}

.vscode-dark table > thead > tr > th {
	border-color: rgba(255, 255, 255, 0.69);
}

.vscode-light h1,
.vscode-light hr,
.vscode-light table > tbody > tr + tr > td {
	border-color: rgba(0, 0, 0, 0.18);
}

.vscode-dark h1,
.vscode-dark hr,
.vscode-dark table > tbody > tr + tr > td {
	border-color: rgba(255, 255, 255, 0.18);
}

</style>

<style>
/* a11y-light theme */
/* Based on the Tomorrow Night Eighties theme: https://github.com/isagalaev/highlight.js/blob/master/src/styles/tomorrow-night-eighties.css */
/* @author: ericwbailey */

/* Comment */
.hljs-comment,
.hljs-quote {
  color: #696969;
}

/* Red */
.hljs-variable,
.hljs-template-variable,
.hljs-tag,
.hljs-name,
.hljs-selector-id,
.hljs-selector-class,
.hljs-regexp,
.hljs-deletion {
  color: #d91e18;
}

/* Orange */
.hljs-number,
.hljs-built_in,
.hljs-builtin-name,
.hljs-literal,
.hljs-type,
.hljs-params,
.hljs-meta,
.hljs-link {
  color: #aa5d00;
}

/* Yellow */
.hljs-attribute {
  color: #aa5d00;
}

/* Green */
.hljs-string,
.hljs-symbol,
.hljs-bullet,
.hljs-addition {
  color: #008000;
}

/* Blue */
.hljs-title,
.hljs-section {
  color: #007faa;
}

/* Purple */
.hljs-keyword,
.hljs-selector-tag {
  color: #7928a1;
}

.hljs {
  display: block;
  overflow-x: auto;
  background: #fefefe;
  color: #545454;
  padding: 0.5em;
}

.hljs-emphasis {
  font-style: italic;
}

.hljs-strong {
  font-weight: bold;
}

@media screen and (-ms-high-contrast: active) {
  .hljs-addition,
  .hljs-attribute,
  .hljs-built_in,
  .hljs-builtin-name,
  .hljs-bullet,
  .hljs-comment,
  .hljs-link,
  .hljs-literal,
  .hljs-meta,
  .hljs-number,
  .hljs-params,
  .hljs-string,
  .hljs-symbol,
  .hljs-type,
  .hljs-quote {
        color: highlight;
    }

    .hljs-keyword,
    .hljs-selector-tag {
        font-weight: bold;
    }
}

</style>

<style>
/*
 * Markdown PDF CSS
 */

body {
  font-family: -apple-system, BlinkMacSystemFont, "Segoe WPC", "Segoe UI",
    "Ubuntu", "Droid Sans", sans-serif, "Meiryo";
  padding: 0 12px;
}

pre {
  background-color: #f8f8f8;
  border: 1px solid #cccccc;
  border-radius: 3px;
  overflow-x: auto;
  white-space: pre-wrap;
  overflow-wrap: break-word;
}

pre:not(.hljs) {
  padding: 2px;
  line-height: 19px;
}

blockquote {
  background: rgba(127, 127, 127, 0.1);
  border-color: rgba(0, 122, 204, 0.5);
}

.emoji {
  height: 1.4em;
}

code {
  font-size: 14px;
  line-height: 19px;
}

/* for inline code */
:not(pre):not(.hljs) > code {
  color: #c9ae75; /* Change the old color so it seems less like an error */
  font-size: inherit;
}

/* Page Break : use <div class="page"/> to insert page break
-------------------------------------------------------- */
.page {
  page-break-after: always;
}

</style>

<script src="https://unpkg.com/mermaid/dist/mermaid.min.js"></script>
</head>
<body>
  <script>
    mermaid.initialize({
      startOnLoad: true,
      theme: document.body.classList.contains('vscode-dark') || document.body.classList.contains('vscode-high-contrast')
          ? 'dark'
          : 'default'
    });
  </script>
<h2 id="lab2-%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86%E4%B8%8E%E5%AD%98%E5%82%A8%E5%99%A8%E5%8F%8A%E5%85%B6%E5%BA%94%E7%94%A8">Lab2 寄存器堆与存储器及其应用</h2>
<p style="text-align:right"> 李远航</p>
<p style="text-align:right"> PB20000137</p>
<h4 id="1-%E5%AE%9E%E9%AA%8C%E5%86%85%E5%AE%B9">1. 实验内容</h4>
<ul>
<li>行为方式参数化描述寄存器堆，功能仿真</li>
<li>IP 例化分布式和块式 16 x 8 位单端口 RAM，功能仿真和对比</li>
<li>设计 FIFO 队列电路的数据通路和控制器，结构化方式描述数据通路，Moore 型 FSM 描述控制器，功能仿真</li>
<li>FIFO 队列电路下载至 FPGA 中测试</li>
</ul>
<h4 id="2-%E5%AE%9E%E9%AA%8C%E8%BF%87%E7%A8%8B">2. 实验过程</h4>
<h5 id="1%E8%A1%8C%E4%B8%BA%E6%96%B9%E5%BC%8F%E5%8F%82%E6%95%B0%E5%8C%96%E6%8F%8F%E8%BF%B0-32%C3%97width-%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86">(1)行为方式参数化描述 32×WIDTH 寄存器堆</h5>
<ul>
<li>
<p><code>verilog</code>代码</p>
<pre class="hljs"><code><div><span class="hljs-keyword">module</span> register_file #(<span class="hljs-keyword">parameter</span> WIDTH = <span class="hljs-number">32</span>)(
    <span class="hljs-keyword">input</span> clk,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] ra0,
    <span class="hljs-keyword">output</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] rd0,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] ra1,
    <span class="hljs-keyword">output</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] rd1,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">4</span>:<span class="hljs-number">0</span>] wa,
    <span class="hljs-keyword">input</span> we,
    <span class="hljs-keyword">input</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] wd
);
    <span class="hljs-keyword">reg</span> [WIDTH-<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] regfile[<span class="hljs-number">0</span>:<span class="hljs-number">31</span>];

    <span class="hljs-keyword">assign</span> rd0 = regfile[ra0];
    <span class="hljs-keyword">assign</span> rd1 = regfile[ra1];

    <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (we == <span class="hljs-number">1</span>)
            regfile[wa] &lt;= wd;
    <span class="hljs-keyword">end</span>
<span class="hljs-keyword">endmodule</span>
</div></code></pre>
</li>
<li>
<p>功能仿真</p>
<p><img src="./src/reg_f_sim.png" alt=""></p>
</li>
</ul>
<h5 id="2ip-%E4%BE%8B%E5%8C%96%E5%88%86%E5%B8%83%E5%BC%8F%E5%92%8C%E5%9D%97%E5%BC%8F-16-x-8-%E4%BD%8D%E5%8D%95%E7%AB%AF%E5%8F%A3-ram">(2)IP 例化分布式和块式 16 x 8 位单端口 RAM</h5>
<ul>
<li>功能仿真
spo1 端口为分布式 RAM 输出，dout_w,dout_r,dout 分别为块式 RAM 输出的先写，先读，无改变，两种 ip 核共用 a1 地址端口和 d1 数据端口
<img src="./src/RAM_sim.png" alt=""></li>
</ul>
<h5 id="3%E7%94%A8%E4%B8%89%E7%AB%AF%E5%8F%A3-8%C3%974-%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86%E5%AE%9E%E7%8E%B0%E6%9C%80%E5%A4%A7%E9%95%BF%E5%BA%A6%E4%B8%BA-8-%E7%9A%84-fifo-%E9%98%9F%E5%88%97">(3)用三端口 8×4 寄存器堆实现最大长度为 8 的 FIFO 队列</h5>
<ul>
<li>
<p>逻辑结构</p>
<img class="big" src="./src/logic_stru.png">
</li>
</ul>
<style>
  img.big{
    width: 80%;
    padding: 0px 0px 120px 0px ;
  }
</style>
<ul>
<li>
<p>状态机设计：</p>
<pre><code class="language-mermaid"><div class="mermaid">graph LR
      IDLE((IDLE))--enq and !full-->ENQE((ENQE))
      IDLE((IDLE))--deq and !emp-->DEQE((DEQE))
      ENQE((ENQE))-->IDLE((IDLE))
      DEQE((DEQE))-->IDLE((IDLE))
</div></code></pre>
</li>
<li>
<p><code>verilog</code>代码</p>
<p>异步信号取边沿(SEDG)</p>
<pre class="hljs"><code><div><span class="hljs-keyword">module</span> SEDG(
        <span class="hljs-keyword">input</span> a,
        <span class="hljs-keyword">input</span> clk,
        <span class="hljs-keyword">output</span> p    <span class="hljs-comment">//</span>
    );
    <span class="hljs-keyword">reg</span> st, pt, s;
    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk)
        st &lt;= a;
    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk)
        s &lt;= st;
    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk)
        pt &lt;= s;
    <span class="hljs-keyword">assign</span> p = (~pt) &amp; s;
<span class="hljs-keyword">endmodule</span>
</div></code></pre>
<p>寄存器文件(RF)</p>
<pre class="hljs"><code><div><span class="hljs-keyword">module</span> register_file(
    <span class="hljs-keyword">input</span> clk,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] ra0,
    <span class="hljs-keyword">output</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] rd0,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] ra1,
    <span class="hljs-keyword">output</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] rd1,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] wa,
    <span class="hljs-keyword">input</span> we,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] wd
);
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] regfile[<span class="hljs-number">0</span>:<span class="hljs-number">7</span>];
    <span class="hljs-keyword">assign</span> rd0 = regfile[ra0];
    <span class="hljs-keyword">assign</span> rd1 = regfile[ra1];
    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (we == <span class="hljs-number">1</span>)
            regfile[wa]  &lt;=  wd;
    <span class="hljs-keyword">end</span>
<span class="hljs-keyword">endmodule</span>
</div></code></pre>
<p>数码管显示单元(SDU)</p>
<pre class="hljs"><code><div><span class="hljs-keyword">module</span> SDU(
        <span class="hljs-keyword">input</span> rst, clk,
        <span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] rd,
        <span class="hljs-keyword">input</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] valid,
        <span class="hljs-keyword">output</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] ra,
        <span class="hljs-keyword">output</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] an,
        <span class="hljs-keyword">output</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] seg
    );
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">23</span>:<span class="hljs-number">0</span>] count;
    <span class="hljs-keyword">assign</span> an = ra;
    <span class="hljs-keyword">assign</span> ra = count[<span class="hljs-number">12</span>:<span class="hljs-number">10</span>];
    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk)
    <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            count &lt;= <span class="hljs-number">24'd0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            count &lt;= count + <span class="hljs-number">1</span>;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">assign</span> seg = valid[ra] ? rd : <span class="hljs-number">0</span>;
<span class="hljs-keyword">endmodule</span>
</div></code></pre>
<p>队列控制单元(LCU)</p>
<pre class="hljs"><code><div><span class="hljs-keyword">module</span> LCU(
    <span class="hljs-keyword">input</span> clk, rst,
    <span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] in, rd0,
    <span class="hljs-keyword">input</span> enq, deq,
    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] out,
    <span class="hljs-keyword">output</span> full, emp, we,
    <span class="hljs-keyword">output</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] ra0, wa,
    <span class="hljs-keyword">output</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] wd,
    <span class="hljs-keyword">output</span> <span class="hljs-keyword">reg</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] valid
);
    <span class="hljs-keyword">assign</span> wa = tail;
    <span class="hljs-keyword">assign</span> wd = in;
    <span class="hljs-keyword">assign</span> we = enq;
    <span class="hljs-keyword">assign</span> ra0 = head;
    <span class="hljs-keyword">parameter</span> IDLE = <span class="hljs-number">2'b00</span>;
    <span class="hljs-keyword">parameter</span> ENQU = <span class="hljs-number">2'b01</span>;
    <span class="hljs-keyword">parameter</span> DEQU = <span class="hljs-number">2'b10</span>;
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] cs, ns;
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] head, tail;
    <span class="hljs-keyword">reg</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] count;
    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst == <span class="hljs-number">1</span>)
            cs &lt;= IDLE;
        <span class="hljs-keyword">else</span>
            cs &lt;= ns;
    <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">always</span> @(*) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">case</span> (cs)
            IDLE: <span class="hljs-keyword">begin</span>
                <span class="hljs-keyword">if</span> (enq &amp; !full)
                    ns &lt;= ENQU;
                <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (deq &amp; !emp)
                    ns &lt;= DEQU;
                <span class="hljs-keyword">else</span>
                    ns &lt;= IDLE;
            <span class="hljs-keyword">end</span>
            ENQU: ns &lt;= IDLE;
            DEQU: ns &lt;= IDLE;
        <span class="hljs-keyword">endcase</span>
    <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">always</span>@(<span class="hljs-keyword">posedge</span> clk)<span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst == <span class="hljs-number">1</span>) <span class="hljs-keyword">begin</span>
            tail &lt;= <span class="hljs-number">0</span>;
            head &lt;= <span class="hljs-number">0</span>;
            valid &lt;= <span class="hljs-number">0</span>;
            count &lt;= <span class="hljs-number">0</span>;
            out &lt;= <span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span>
        <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cs == ENQU) <span class="hljs-keyword">begin</span>
            valid[tail] &lt;= <span class="hljs-number">1</span>;
            tail &lt;= tail + <span class="hljs-number">1</span>;
            count &lt;= count + <span class="hljs-number">1</span>;
        <span class="hljs-keyword">end</span>
        <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (cs == DEQU) <span class="hljs-keyword">begin</span>
            valid[head] &lt;= <span class="hljs-number">0</span>;
            head &lt;= head + <span class="hljs-number">1</span>;
            count &lt;= count - <span class="hljs-number">1</span>;
            out &lt;= rd0;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">assign</span> full = (count == <span class="hljs-number">4'd8</span>) ? <span class="hljs-number">1</span> : <span class="hljs-number">0</span>;
    <span class="hljs-keyword">assign</span> emp = (count == <span class="hljs-number">4'd0</span>) ? <span class="hljs-number">1</span> : <span class="hljs-number">0</span>;
<span class="hljs-keyword">endmodule</span>
</div></code></pre>
<p>顶层模块</p>
<pre class="hljs"><code><div><span class="hljs-keyword">module</span> fifo(
    <span class="hljs-keyword">input</span> clk, rst,     <span class="hljs-comment">//时钟（上升沿有效）、同步复位（高电平有效）</span>
    <span class="hljs-keyword">input</span> enq, 		    <span class="hljs-comment">//入队列使能，高电平有效</span>
    <span class="hljs-keyword">input</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] in,	    <span class="hljs-comment">//入队列数据</span>
    <span class="hljs-keyword">input</span> deq,		    <span class="hljs-comment">//出队列使能，高电平有效</span>
    <span class="hljs-keyword">output</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] out, 	<span class="hljs-comment">//出队列数据</span>
    <span class="hljs-keyword">output</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>] an,	<span class="hljs-comment">//数码管选择</span>
    <span class="hljs-keyword">output</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] seg,	<span class="hljs-comment">//数码管数据</span>
    <span class="hljs-keyword">output</span> full,emp
);
    <span class="hljs-keyword">wire</span> [<span class="hljs-number">2</span>:<span class="hljs-number">0</span>]ra0, ra1, wa;
    <span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>]rd0, rd1, wd;
    <span class="hljs-keyword">wire</span> we_0,we;
    <span class="hljs-keyword">wire</span> enq_edge;
    <span class="hljs-keyword">wire</span> deq_edge;
    <span class="hljs-keyword">wire</span> [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] valid;
    <span class="hljs-keyword">wire</span> [<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] out_;
    SEDG edg_enq(enq, clk, enq_edge);
    SEDG edg_deq(deq, clk, deq_edge);
    LCU LCU(clk, rst, in, rd0, enq_edge, deq_edge, out_, full, emp, we_0, ra0, wa, wd, valid);
    register_file regfile(clk, ra0, rd0, ra1, rd1, wa, we, wd);
    SDU SDU(rst, clk, rd1, valid, ra1, an, seg);
    <span class="hljs-keyword">assign</span> we = (full == <span class="hljs-number">1</span>) ? <span class="hljs-number">0</span> : we_0;
    <span class="hljs-keyword">assign</span> out = (emp == <span class="hljs-number">1</span>) ? <span class="hljs-number">0</span> : out_;
<span class="hljs-keyword">endmodule</span>
</div></code></pre>
</li>
<li>
<p>功能仿真</p>
<img src="./src/FIFO_sim.png" style="width:50%">
</li>
<li>
<p>VGA 测试</p>
<img src="./src/zeo.png" style="width:50%">
<img src="./src/en.png" style="width:50%">
<img src="./src/dequ.png" style="width:50%">
</li>
</ul>
<h4 id="3-%E5%AE%9E%E9%AA%8C%E6%94%B6%E8%8E%B7">3. 实验收获</h4>
<ul>
<li>学习了寄存器堆及其应用</li>
<li>学习了 ip 核的使用，区分分布式和块式 RAM</li>
<li>进一步熟悉了状态机的设计与书写</li>
</ul>

</body>

<script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
<script type="text/x-mathjax-config"> MathJax.Hub.Config({ tex2jax: {inlineMath: [['$', '$']]}, messageStyle: "none" });</script>


</html>
