<?xml version="1.0" encoding="UTF-8"?>
<project name="FPGA-SMPS" board="Mojo V2" language="Verilog">
  <files>
    <src top="true">mojo_top.v</src>
    <src>input_capture.v</src>
    <src>PWM.v</src>
    <ucf>mojo.ucf</ucf>
  </files>
</project>
