
Final_Project_Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003500  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010c  00800060  00003500  00003594  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000e  0080016c  0080016c  000036a0  2**0
                  ALLOC
  3 .stab         00003f00  00000000  00000000  000036a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000263e  00000000  00000000  000075a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  00009bde  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  00009d9e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  00009fb2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0000c5c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0000da92  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0000eda0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  0000ef80  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  0000f287  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000fca1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 b4 09 	jmp	0x1368	; 0x1368 <__vector_5>
      18:	0c 94 5a 09 	jmp	0x12b4	; 0x12b4 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 87 09 	jmp	0x130e	; 0x130e <__vector_8>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e0       	ldi	r30, 0x00	; 0
      68:	f5 e3       	ldi	r31, 0x35	; 53
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 36       	cpi	r26, 0x6C	; 108
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac e6       	ldi	r26, 0x6C	; 108
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 37       	cpi	r26, 0x7A	; 122
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d7 19 	call	0x33ae	; 0x33ae <main>
      8a:	0c 94 7e 1a 	jmp	0x34fc	; 0x34fc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 02 1a 	jmp	0x3404	; 0x3404 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 1e 1a 	jmp	0x343c	; 0x343c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 0e 1a 	jmp	0x341c	; 0x341c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 2a 1a 	jmp	0x3454	; 0x3454 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 0e 1a 	jmp	0x341c	; 0x341c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 2a 1a 	jmp	0x3454	; 0x3454 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 02 1a 	jmp	0x3404	; 0x3404 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 1e 1a 	jmp	0x343c	; 0x343c <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 26 1a 	jmp	0x344c	; 0x344c <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 0e 1a 	jmp	0x341c	; 0x341c <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 2a 1a 	jmp	0x3454	; 0x3454 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 0e 1a 	jmp	0x341c	; 0x341c <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 2a 1a 	jmp	0x3454	; 0x3454 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 0e 1a 	jmp	0x341c	; 0x341c <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 2a 1a 	jmp	0x3454	; 0x3454 <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 0b 1a 	jmp	0x3416	; 0x3416 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 27 1a 	jmp	0x344e	; 0x344e <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 12 1a 	jmp	0x3424	; 0x3424 <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 2e 1a 	jmp	0x345c	; 0x345c <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 0a 1a 	jmp	0x3414	; 0x3414 <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 26 1a 	jmp	0x344c	; 0x344c <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <UART_init>:
#define STOP_BITS_SETTING_BITS_SELECTION_START_BIT USBS

#define BIT_DATA_SETTING_BITS_SELECTION 0xFC
#define BIT_DATA_SETTING_BITS_SELECTION_START_BIT UCSZ0

void UART_init(const UART_ConfigType const *config) {
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	00 d0       	rcall	.+0      	; 0xef0 <UART_init+0x6>
     ef0:	00 d0       	rcall	.+0      	; 0xef2 <UART_init+0x8>
     ef2:	cd b7       	in	r28, 0x3d	; 61
     ef4:	de b7       	in	r29, 0x3e	; 62
     ef6:	9c 83       	std	Y+4, r25	; 0x04
     ef8:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
     efa:	1a 82       	std	Y+2, r1	; 0x02
     efc:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1 << U2X);
     efe:	eb e2       	ldi	r30, 0x2B	; 43
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	82 e0       	ldi	r24, 0x02	; 2
     f04:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/
	UCSRB = (1 << RXEN) | (1 << TXEN);
     f06:	ea e2       	ldi	r30, 0x2A	; 42
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	88 e1       	ldi	r24, 0x18	; 24
     f0c:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	DDRA = 0xFF;
     f0e:	ea e3       	ldi	r30, 0x3A	; 58
     f10:	f0 e0       	ldi	r31, 0x00	; 0
     f12:	8f ef       	ldi	r24, 0xFF	; 255
     f14:	80 83       	st	Z, r24
	PORTA = (1 << URSEL) | ((config->bit_data) << UCSZ0)
     f16:	ab e3       	ldi	r26, 0x3B	; 59
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	eb 81       	ldd	r30, Y+3	; 0x03
     f1c:	fc 81       	ldd	r31, Y+4	; 0x04
     f1e:	80 81       	ld	r24, Z
     f20:	88 2f       	mov	r24, r24
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	88 0f       	add	r24, r24
     f26:	99 1f       	adc	r25, r25
     f28:	28 2f       	mov	r18, r24
     f2a:	20 68       	ori	r18, 0x80	; 128
     f2c:	eb 81       	ldd	r30, Y+3	; 0x03
     f2e:	fc 81       	ldd	r31, Y+4	; 0x04
     f30:	81 81       	ldd	r24, Z+1	; 0x01
     f32:	88 2f       	mov	r24, r24
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	82 95       	swap	r24
     f38:	92 95       	swap	r25
     f3a:	90 7f       	andi	r25, 0xF0	; 240
     f3c:	98 27       	eor	r25, r24
     f3e:	80 7f       	andi	r24, 0xF0	; 240
     f40:	98 27       	eor	r25, r24
     f42:	28 2b       	or	r18, r24
     f44:	eb 81       	ldd	r30, Y+3	; 0x03
     f46:	fc 81       	ldd	r31, Y+4	; 0x04
     f48:	82 81       	ldd	r24, Z+2	; 0x02
     f4a:	88 2f       	mov	r24, r24
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	88 0f       	add	r24, r24
     f54:	99 1f       	adc	r25, r25
     f56:	88 0f       	add	r24, r24
     f58:	99 1f       	adc	r25, r25
     f5a:	82 2b       	or	r24, r18
     f5c:	8c 93       	st	X, r24
			| ((config->parity) << UPM0) | ((config->stop_bit) << USBS);
	UCSRC = (1 << URSEL) | ((config->bit_data) << UCSZ0)
     f5e:	a0 e4       	ldi	r26, 0x40	; 64
     f60:	b0 e0       	ldi	r27, 0x00	; 0
     f62:	eb 81       	ldd	r30, Y+3	; 0x03
     f64:	fc 81       	ldd	r31, Y+4	; 0x04
     f66:	80 81       	ld	r24, Z
     f68:	88 2f       	mov	r24, r24
     f6a:	90 e0       	ldi	r25, 0x00	; 0
     f6c:	88 0f       	add	r24, r24
     f6e:	99 1f       	adc	r25, r25
     f70:	28 2f       	mov	r18, r24
     f72:	20 68       	ori	r18, 0x80	; 128
     f74:	eb 81       	ldd	r30, Y+3	; 0x03
     f76:	fc 81       	ldd	r31, Y+4	; 0x04
     f78:	81 81       	ldd	r24, Z+1	; 0x01
     f7a:	88 2f       	mov	r24, r24
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	82 95       	swap	r24
     f80:	92 95       	swap	r25
     f82:	90 7f       	andi	r25, 0xF0	; 240
     f84:	98 27       	eor	r25, r24
     f86:	80 7f       	andi	r24, 0xF0	; 240
     f88:	98 27       	eor	r25, r24
     f8a:	28 2b       	or	r18, r24
     f8c:	eb 81       	ldd	r30, Y+3	; 0x03
     f8e:	fc 81       	ldd	r31, Y+4	; 0x04
     f90:	82 81       	ldd	r24, Z+2	; 0x02
     f92:	88 2f       	mov	r24, r24
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	88 0f       	add	r24, r24
     f98:	99 1f       	adc	r25, r25
     f9a:	88 0f       	add	r24, r24
     f9c:	99 1f       	adc	r25, r25
     f9e:	88 0f       	add	r24, r24
     fa0:	99 1f       	adc	r25, r25
     fa2:	82 2b       	or	r24, r18
     fa4:	8c 93       	st	X, r24
			| ((config->parity) << UPM0) | ((config->stop_bit) << USBS);

	/* Calculate the UBRR register value */
	ubrr_value = (uint16) (((F_CPU / ((config->baud_rate) * 8UL))) - 1);
     fa6:	eb 81       	ldd	r30, Y+3	; 0x03
     fa8:	fc 81       	ldd	r31, Y+4	; 0x04
     faa:	83 81       	ldd	r24, Z+3	; 0x03
     fac:	94 81       	ldd	r25, Z+4	; 0x04
     fae:	a5 81       	ldd	r26, Z+5	; 0x05
     fb0:	b6 81       	ldd	r27, Z+6	; 0x06
     fb2:	88 0f       	add	r24, r24
     fb4:	99 1f       	adc	r25, r25
     fb6:	aa 1f       	adc	r26, r26
     fb8:	bb 1f       	adc	r27, r27
     fba:	88 0f       	add	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	aa 1f       	adc	r26, r26
     fc0:	bb 1f       	adc	r27, r27
     fc2:	88 0f       	add	r24, r24
     fc4:	99 1f       	adc	r25, r25
     fc6:	aa 1f       	adc	r26, r26
     fc8:	bb 1f       	adc	r27, r27
     fca:	9c 01       	movw	r18, r24
     fcc:	ad 01       	movw	r20, r26
     fce:	80 e4       	ldi	r24, 0x40	; 64
     fd0:	92 e4       	ldi	r25, 0x42	; 66
     fd2:	af e0       	ldi	r26, 0x0F	; 15
     fd4:	b0 e0       	ldi	r27, 0x00	; 0
     fd6:	bc 01       	movw	r22, r24
     fd8:	cd 01       	movw	r24, r26
     fda:	0e 94 e0 19 	call	0x33c0	; 0x33c0 <__udivmodsi4>
     fde:	da 01       	movw	r26, r20
     fe0:	c9 01       	movw	r24, r18
     fe2:	01 97       	sbiw	r24, 0x01	; 1
     fe4:	9a 83       	std	Y+2, r25	; 0x02
     fe6:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value >> 8;
     fe8:	e0 e4       	ldi	r30, 0x40	; 64
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	89 81       	ldd	r24, Y+1	; 0x01
     fee:	9a 81       	ldd	r25, Y+2	; 0x02
     ff0:	89 2f       	mov	r24, r25
     ff2:	99 27       	eor	r25, r25
     ff4:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
     ff6:	e9 e2       	ldi	r30, 0x29	; 41
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	89 81       	ldd	r24, Y+1	; 0x01
     ffc:	80 83       	st	Z, r24

}
     ffe:	0f 90       	pop	r0
    1000:	0f 90       	pop	r0
    1002:	0f 90       	pop	r0
    1004:	0f 90       	pop	r0
    1006:	cf 91       	pop	r28
    1008:	df 91       	pop	r29
    100a:	08 95       	ret

0000100c <UART_sendByte>:

void UART_sendByte(uint8 data) {
    100c:	df 93       	push	r29
    100e:	cf 93       	push	r28
    1010:	0f 92       	push	r0
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while (BIT_IS_CLEAR(UCSRA, UDRE))
    1018:	eb e2       	ldi	r30, 0x2B	; 43
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	88 2f       	mov	r24, r24
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	80 72       	andi	r24, 0x20	; 32
    1024:	90 70       	andi	r25, 0x00	; 0
    1026:	00 97       	sbiw	r24, 0x00	; 0
    1028:	b9 f3       	breq	.-18     	; 0x1018 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    102a:	ec e2       	ldi	r30, 0x2C	; 44
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	89 81       	ldd	r24, Y+1	; 0x01
    1030:	80 83       	st	Z, r24
}
    1032:	0f 90       	pop	r0
    1034:	cf 91       	pop	r28
    1036:	df 91       	pop	r29
    1038:	08 95       	ret

0000103a <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    103a:	df 93       	push	r29
    103c:	cf 93       	push	r28
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1042:	eb e2       	ldi	r30, 0x2B	; 43
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	80 81       	ld	r24, Z
    1048:	88 23       	and	r24, r24
    104a:	dc f7       	brge	.-10     	; 0x1042 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;
    104c:	ec e2       	ldi	r30, 0x2C	; 44
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
}
    1052:	cf 91       	pop	r28
    1054:	df 91       	pop	r29
    1056:	08 95       	ret

00001058 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1058:	df 93       	push	r29
    105a:	cf 93       	push	r28
    105c:	00 d0       	rcall	.+0      	; 0x105e <UART_sendString+0x6>
    105e:	0f 92       	push	r0
    1060:	cd b7       	in	r28, 0x3d	; 61
    1062:	de b7       	in	r29, 0x3e	; 62
    1064:	9b 83       	std	Y+3, r25	; 0x03
    1066:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1068:	19 82       	std	Y+1, r1	; 0x01
    106a:	0e c0       	rjmp	.+28     	; 0x1088 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    106c:	89 81       	ldd	r24, Y+1	; 0x01
    106e:	28 2f       	mov	r18, r24
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	8a 81       	ldd	r24, Y+2	; 0x02
    1074:	9b 81       	ldd	r25, Y+3	; 0x03
    1076:	fc 01       	movw	r30, r24
    1078:	e2 0f       	add	r30, r18
    107a:	f3 1f       	adc	r31, r19
    107c:	80 81       	ld	r24, Z
    107e:	0e 94 06 08 	call	0x100c	; 0x100c <UART_sendByte>
		i++;
    1082:	89 81       	ldd	r24, Y+1	; 0x01
    1084:	8f 5f       	subi	r24, 0xFF	; 255
    1086:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    1088:	89 81       	ldd	r24, Y+1	; 0x01
    108a:	28 2f       	mov	r18, r24
    108c:	30 e0       	ldi	r19, 0x00	; 0
    108e:	8a 81       	ldd	r24, Y+2	; 0x02
    1090:	9b 81       	ldd	r25, Y+3	; 0x03
    1092:	fc 01       	movw	r30, r24
    1094:	e2 0f       	add	r30, r18
    1096:	f3 1f       	adc	r31, r19
    1098:	80 81       	ld	r24, Z
    109a:	88 23       	and	r24, r24
    109c:	39 f7       	brne	.-50     	; 0x106c <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}

}
    109e:	0f 90       	pop	r0
    10a0:	0f 90       	pop	r0
    10a2:	0f 90       	pop	r0
    10a4:	cf 91       	pop	r28
    10a6:	df 91       	pop	r29
    10a8:	08 95       	ret

000010aa <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    10aa:	0f 93       	push	r16
    10ac:	1f 93       	push	r17
    10ae:	df 93       	push	r29
    10b0:	cf 93       	push	r28
    10b2:	00 d0       	rcall	.+0      	; 0x10b4 <UART_receiveString+0xa>
    10b4:	0f 92       	push	r0
    10b6:	cd b7       	in	r28, 0x3d	; 61
    10b8:	de b7       	in	r29, 0x3e	; 62
    10ba:	9b 83       	std	Y+3, r25	; 0x03
    10bc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    10be:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    10c0:	89 81       	ldd	r24, Y+1	; 0x01
    10c2:	28 2f       	mov	r18, r24
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	8a 81       	ldd	r24, Y+2	; 0x02
    10c8:	9b 81       	ldd	r25, Y+3	; 0x03
    10ca:	8c 01       	movw	r16, r24
    10cc:	02 0f       	add	r16, r18
    10ce:	13 1f       	adc	r17, r19
    10d0:	0e 94 1d 08 	call	0x103a	; 0x103a <UART_recieveByte>
    10d4:	f8 01       	movw	r30, r16
    10d6:	80 83       	st	Z, r24
    10d8:	0f c0       	rjmp	.+30     	; 0x10f8 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    10da:	89 81       	ldd	r24, Y+1	; 0x01
    10dc:	8f 5f       	subi	r24, 0xFF	; 255
    10de:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    10e0:	89 81       	ldd	r24, Y+1	; 0x01
    10e2:	28 2f       	mov	r18, r24
    10e4:	30 e0       	ldi	r19, 0x00	; 0
    10e6:	8a 81       	ldd	r24, Y+2	; 0x02
    10e8:	9b 81       	ldd	r25, Y+3	; 0x03
    10ea:	8c 01       	movw	r16, r24
    10ec:	02 0f       	add	r16, r18
    10ee:	13 1f       	adc	r17, r19
    10f0:	0e 94 1d 08 	call	0x103a	; 0x103a <UART_recieveByte>
    10f4:	f8 01       	movw	r30, r16
    10f6:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    10f8:	89 81       	ldd	r24, Y+1	; 0x01
    10fa:	28 2f       	mov	r18, r24
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1100:	9b 81       	ldd	r25, Y+3	; 0x03
    1102:	fc 01       	movw	r30, r24
    1104:	e2 0f       	add	r30, r18
    1106:	f3 1f       	adc	r31, r19
    1108:	80 81       	ld	r24, Z
    110a:	83 32       	cpi	r24, 0x23	; 35
    110c:	31 f7       	brne	.-52     	; 0x10da <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	28 2f       	mov	r18, r24
    1112:	30 e0       	ldi	r19, 0x00	; 0
    1114:	8a 81       	ldd	r24, Y+2	; 0x02
    1116:	9b 81       	ldd	r25, Y+3	; 0x03
    1118:	fc 01       	movw	r30, r24
    111a:	e2 0f       	add	r30, r18
    111c:	f3 1f       	adc	r31, r19
    111e:	10 82       	st	Z, r1
}
    1120:	0f 90       	pop	r0
    1122:	0f 90       	pop	r0
    1124:	0f 90       	pop	r0
    1126:	cf 91       	pop	r28
    1128:	df 91       	pop	r29
    112a:	1f 91       	pop	r17
    112c:	0f 91       	pop	r16
    112e:	08 95       	ret

00001130 <Timer1_init>:
#define LED_PIN PD0 // define the pin for the LED

static void (*callBackPointer)(void);
static volatile uint8_t led_state = 0; // variable to store the LED state

void Timer1_init(const Timer1_ConfigType const *Config_Ptr) {
    1130:	df 93       	push	r29
    1132:	cf 93       	push	r28
    1134:	00 d0       	rcall	.+0      	; 0x1136 <Timer1_init+0x6>
    1136:	00 d0       	rcall	.+0      	; 0x1138 <Timer1_init+0x8>
    1138:	00 d0       	rcall	.+0      	; 0x113a <Timer1_init+0xa>
    113a:	cd b7       	in	r28, 0x3d	; 61
    113c:	de b7       	in	r29, 0x3e	; 62
    113e:	9a 83       	std	Y+2, r25	; 0x02
    1140:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = Config_Ptr->initial_value;
    1142:	ac e4       	ldi	r26, 0x4C	; 76
    1144:	b0 e0       	ldi	r27, 0x00	; 0
    1146:	e9 81       	ldd	r30, Y+1	; 0x01
    1148:	fa 81       	ldd	r31, Y+2	; 0x02
    114a:	80 81       	ld	r24, Z
    114c:	91 81       	ldd	r25, Z+1	; 0x01
    114e:	11 96       	adiw	r26, 0x01	; 1
    1150:	9c 93       	st	X, r25
    1152:	8e 93       	st	-X, r24
	switch (Config_Ptr->mode) {
    1154:	e9 81       	ldd	r30, Y+1	; 0x01
    1156:	fa 81       	ldd	r31, Y+2	; 0x02
    1158:	85 81       	ldd	r24, Z+5	; 0x05
    115a:	28 2f       	mov	r18, r24
    115c:	30 e0       	ldi	r19, 0x00	; 0
    115e:	3e 83       	std	Y+6, r19	; 0x06
    1160:	2d 83       	std	Y+5, r18	; 0x05
    1162:	8d 81       	ldd	r24, Y+5	; 0x05
    1164:	9e 81       	ldd	r25, Y+6	; 0x06
    1166:	84 30       	cpi	r24, 0x04	; 4
    1168:	91 05       	cpc	r25, r1
    116a:	49 f0       	breq	.+18     	; 0x117e <Timer1_init+0x4e>
    116c:	2d 81       	ldd	r18, Y+5	; 0x05
    116e:	3e 81       	ldd	r19, Y+6	; 0x06
    1170:	2c 30       	cpi	r18, 0x0C	; 12
    1172:	31 05       	cpc	r19, r1
    1174:	21 f0       	breq	.+8      	; 0x117e <Timer1_init+0x4e>
    1176:	8d 81       	ldd	r24, Y+5	; 0x05
    1178:	9e 81       	ldd	r25, Y+6	; 0x06
    117a:	00 97       	sbiw	r24, 0x00	; 0
    117c:	29 f4       	brne	.+10     	; 0x1188 <Timer1_init+0x58>
	case TIMER1_NORMAL:
	case TIMER1_CTC:
	case TIMER1_CTC_ICR1:
		TCCR1A = (1 << FOC1A) | (1 << FOC1B);
    117e:	ef e4       	ldi	r30, 0x4F	; 79
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	8c e0       	ldi	r24, 0x0C	; 12
    1184:	80 83       	st	Z, r24
    1186:	04 c0       	rjmp	.+8      	; 0x1190 <Timer1_init+0x60>
		break;
	default:
		TCCR1A = ~((1 << FOC1A) | (1 << FOC1B));
    1188:	ef e4       	ldi	r30, 0x4F	; 79
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	83 ef       	ldi	r24, 0xF3	; 243
    118e:	80 83       	st	Z, r24

		break;
	}
	TCCR1A = (TCCR1A & 0xFC) | (Config_Ptr->mode & (~0xFC)); // set Timer1 mode
    1190:	af e4       	ldi	r26, 0x4F	; 79
    1192:	b0 e0       	ldi	r27, 0x00	; 0
    1194:	ef e4       	ldi	r30, 0x4F	; 79
    1196:	f0 e0       	ldi	r31, 0x00	; 0
    1198:	80 81       	ld	r24, Z
    119a:	98 2f       	mov	r25, r24
    119c:	9c 7f       	andi	r25, 0xFC	; 252
    119e:	e9 81       	ldd	r30, Y+1	; 0x01
    11a0:	fa 81       	ldd	r31, Y+2	; 0x02
    11a2:	85 81       	ldd	r24, Z+5	; 0x05
    11a4:	83 70       	andi	r24, 0x03	; 3
    11a6:	89 2b       	or	r24, r25
    11a8:	8c 93       	st	X, r24

	OCR1A = Config_Ptr->compare_value; // set Timer1 compare value A to 15624 for 1 second delay
    11aa:	aa e4       	ldi	r26, 0x4A	; 74
    11ac:	b0 e0       	ldi	r27, 0x00	; 0
    11ae:	e9 81       	ldd	r30, Y+1	; 0x01
    11b0:	fa 81       	ldd	r31, Y+2	; 0x02
    11b2:	82 81       	ldd	r24, Z+2	; 0x02
    11b4:	93 81       	ldd	r25, Z+3	; 0x03
    11b6:	11 96       	adiw	r26, 0x01	; 1
    11b8:	9c 93       	st	X, r25
    11ba:	8e 93       	st	-X, r24
	switch (Config_Ptr->mode) {
    11bc:	e9 81       	ldd	r30, Y+1	; 0x01
    11be:	fa 81       	ldd	r31, Y+2	; 0x02
    11c0:	85 81       	ldd	r24, Z+5	; 0x05
    11c2:	28 2f       	mov	r18, r24
    11c4:	30 e0       	ldi	r19, 0x00	; 0
    11c6:	3c 83       	std	Y+4, r19	; 0x04
    11c8:	2b 83       	std	Y+3, r18	; 0x03
    11ca:	8b 81       	ldd	r24, Y+3	; 0x03
    11cc:	9c 81       	ldd	r25, Y+4	; 0x04
    11ce:	84 30       	cpi	r24, 0x04	; 4
    11d0:	91 05       	cpc	r25, r1
    11d2:	89 f0       	breq	.+34     	; 0x11f6 <Timer1_init+0xc6>
    11d4:	2b 81       	ldd	r18, Y+3	; 0x03
    11d6:	3c 81       	ldd	r19, Y+4	; 0x04
    11d8:	2c 30       	cpi	r18, 0x0C	; 12
    11da:	31 05       	cpc	r19, r1
    11dc:	a1 f0       	breq	.+40     	; 0x1206 <Timer1_init+0xd6>
    11de:	8b 81       	ldd	r24, Y+3	; 0x03
    11e0:	9c 81       	ldd	r25, Y+4	; 0x04
    11e2:	00 97       	sbiw	r24, 0x00	; 0
    11e4:	c1 f4       	brne	.+48     	; 0x1216 <Timer1_init+0xe6>
	case TIMER1_NORMAL:
		TIMSK |= (1 << TOIE1); // enable Timer1 compare match A interrupt
    11e6:	a9 e5       	ldi	r26, 0x59	; 89
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	e9 e5       	ldi	r30, 0x59	; 89
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	84 60       	ori	r24, 0x04	; 4
    11f2:	8c 93       	st	X, r24
    11f4:	14 c0       	rjmp	.+40     	; 0x121e <Timer1_init+0xee>
		break;
	case TIMER1_CTC:
		TIMSK |= (1 << OCIE1A); // enable Timer1 compare match A interrupt
    11f6:	a9 e5       	ldi	r26, 0x59	; 89
    11f8:	b0 e0       	ldi	r27, 0x00	; 0
    11fa:	e9 e5       	ldi	r30, 0x59	; 89
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	80 81       	ld	r24, Z
    1200:	80 61       	ori	r24, 0x10	; 16
    1202:	8c 93       	st	X, r24
    1204:	0c c0       	rjmp	.+24     	; 0x121e <Timer1_init+0xee>
		break;
	case TIMER1_CTC_ICR1:
		TIMSK |= (1 << TICIE1);
    1206:	a9 e5       	ldi	r26, 0x59	; 89
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	e9 e5       	ldi	r30, 0x59	; 89
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	80 81       	ld	r24, Z
    1210:	80 62       	ori	r24, 0x20	; 32
    1212:	8c 93       	st	X, r24
    1214:	04 c0       	rjmp	.+8      	; 0x121e <Timer1_init+0xee>
		break;
	default:
		TIMSK = 0xC3;
    1216:	e9 e5       	ldi	r30, 0x59	; 89
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	83 ec       	ldi	r24, 0xC3	; 195
    121c:	80 83       	st	Z, r24

	}
	TCCR1B = ((((Config_Ptr->mode) & (~0xf3)) >> 2) << WGM12)
    121e:	ae e4       	ldi	r26, 0x4E	; 78
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	e9 81       	ldd	r30, Y+1	; 0x01
    1224:	fa 81       	ldd	r31, Y+2	; 0x02
    1226:	85 81       	ldd	r24, Z+5	; 0x05
    1228:	88 2f       	mov	r24, r24
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	8c 70       	andi	r24, 0x0C	; 12
    122e:	95 95       	asr	r25
    1230:	87 95       	ror	r24
    1232:	95 95       	asr	r25
    1234:	87 95       	ror	r24
    1236:	88 0f       	add	r24, r24
    1238:	99 1f       	adc	r25, r25
    123a:	88 0f       	add	r24, r24
    123c:	99 1f       	adc	r25, r25
    123e:	88 0f       	add	r24, r24
    1240:	99 1f       	adc	r25, r25
    1242:	98 2f       	mov	r25, r24
    1244:	e9 81       	ldd	r30, Y+1	; 0x01
    1246:	fa 81       	ldd	r31, Y+2	; 0x02
    1248:	84 81       	ldd	r24, Z+4	; 0x04
    124a:	89 2b       	or	r24, r25
    124c:	8c 93       	st	X, r24
			| Config_Ptr->prescaler; // set Timer1 mode to CTC and prescaler to 1024
}
    124e:	26 96       	adiw	r28, 0x06	; 6
    1250:	0f b6       	in	r0, 0x3f	; 63
    1252:	f8 94       	cli
    1254:	de bf       	out	0x3e, r29	; 62
    1256:	0f be       	out	0x3f, r0	; 63
    1258:	cd bf       	out	0x3d, r28	; 61
    125a:	cf 91       	pop	r28
    125c:	df 91       	pop	r29
    125e:	08 95       	ret

00001260 <Timer1_setCallBack>:
void Timer1_setCallBack(void (*a_ptr)(void)) {
    1260:	df 93       	push	r29
    1262:	cf 93       	push	r28
    1264:	00 d0       	rcall	.+0      	; 0x1266 <Timer1_setCallBack+0x6>
    1266:	cd b7       	in	r28, 0x3d	; 61
    1268:	de b7       	in	r29, 0x3e	; 62
    126a:	9a 83       	std	Y+2, r25	; 0x02
    126c:	89 83       	std	Y+1, r24	; 0x01
	callBackPointer = a_ptr;
    126e:	89 81       	ldd	r24, Y+1	; 0x01
    1270:	9a 81       	ldd	r25, Y+2	; 0x02
    1272:	90 93 6e 01 	sts	0x016E, r25
    1276:	80 93 6d 01 	sts	0x016D, r24
}
    127a:	0f 90       	pop	r0
    127c:	0f 90       	pop	r0
    127e:	cf 91       	pop	r28
    1280:	df 91       	pop	r29
    1282:	08 95       	ret

00001284 <Timer1_deInit>:
void Timer1_deInit(void) {
    1284:	df 93       	push	r29
    1286:	cf 93       	push	r28
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0; // set Timer1 mode to normal
    128c:	ef e4       	ldi	r30, 0x4F	; 79
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	10 82       	st	Z, r1
	TCCR1B = 0; // set Timer1 mode to CTC and prescaler to 1024
    1292:	ee e4       	ldi	r30, 0x4E	; 78
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	10 82       	st	Z, r1
	OCR1A = 0; // set Timer1 compare value A to 15624 for 1 second delay
    1298:	ea e4       	ldi	r30, 0x4A	; 74
    129a:	f0 e0       	ldi	r31, 0x00	; 0
    129c:	11 82       	std	Z+1, r1	; 0x01
    129e:	10 82       	st	Z, r1
	TIMSK |= 0xC3; // enable Timer1 compare match A interrupt
    12a0:	a9 e5       	ldi	r26, 0x59	; 89
    12a2:	b0 e0       	ldi	r27, 0x00	; 0
    12a4:	e9 e5       	ldi	r30, 0x59	; 89
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	80 81       	ld	r24, Z
    12aa:	83 6c       	ori	r24, 0xC3	; 195
    12ac:	8c 93       	st	X, r24
}
    12ae:	cf 91       	pop	r28
    12b0:	df 91       	pop	r29
    12b2:	08 95       	ret

000012b4 <__vector_6>:

ISR(TIMER1_COMPA_vect) // interrupt service routine for Timer1 compare match A
{
    12b4:	1f 92       	push	r1
    12b6:	0f 92       	push	r0
    12b8:	0f b6       	in	r0, 0x3f	; 63
    12ba:	0f 92       	push	r0
    12bc:	11 24       	eor	r1, r1
    12be:	2f 93       	push	r18
    12c0:	3f 93       	push	r19
    12c2:	4f 93       	push	r20
    12c4:	5f 93       	push	r21
    12c6:	6f 93       	push	r22
    12c8:	7f 93       	push	r23
    12ca:	8f 93       	push	r24
    12cc:	9f 93       	push	r25
    12ce:	af 93       	push	r26
    12d0:	bf 93       	push	r27
    12d2:	ef 93       	push	r30
    12d4:	ff 93       	push	r31
    12d6:	df 93       	push	r29
    12d8:	cf 93       	push	r28
    12da:	cd b7       	in	r28, 0x3d	; 61
    12dc:	de b7       	in	r29, 0x3e	; 62
	callBackPointer();
    12de:	e0 91 6d 01 	lds	r30, 0x016D
    12e2:	f0 91 6e 01 	lds	r31, 0x016E
    12e6:	09 95       	icall
}
    12e8:	cf 91       	pop	r28
    12ea:	df 91       	pop	r29
    12ec:	ff 91       	pop	r31
    12ee:	ef 91       	pop	r30
    12f0:	bf 91       	pop	r27
    12f2:	af 91       	pop	r26
    12f4:	9f 91       	pop	r25
    12f6:	8f 91       	pop	r24
    12f8:	7f 91       	pop	r23
    12fa:	6f 91       	pop	r22
    12fc:	5f 91       	pop	r21
    12fe:	4f 91       	pop	r20
    1300:	3f 91       	pop	r19
    1302:	2f 91       	pop	r18
    1304:	0f 90       	pop	r0
    1306:	0f be       	out	0x3f, r0	; 63
    1308:	0f 90       	pop	r0
    130a:	1f 90       	pop	r1
    130c:	18 95       	reti

0000130e <__vector_8>:

ISR(TIMER1_OVF_vect) // interrupt service routine for Timer1 Over Flow
{
    130e:	1f 92       	push	r1
    1310:	0f 92       	push	r0
    1312:	0f b6       	in	r0, 0x3f	; 63
    1314:	0f 92       	push	r0
    1316:	11 24       	eor	r1, r1
    1318:	2f 93       	push	r18
    131a:	3f 93       	push	r19
    131c:	4f 93       	push	r20
    131e:	5f 93       	push	r21
    1320:	6f 93       	push	r22
    1322:	7f 93       	push	r23
    1324:	8f 93       	push	r24
    1326:	9f 93       	push	r25
    1328:	af 93       	push	r26
    132a:	bf 93       	push	r27
    132c:	ef 93       	push	r30
    132e:	ff 93       	push	r31
    1330:	df 93       	push	r29
    1332:	cf 93       	push	r28
    1334:	cd b7       	in	r28, 0x3d	; 61
    1336:	de b7       	in	r29, 0x3e	; 62
	callBackPointer();
    1338:	e0 91 6d 01 	lds	r30, 0x016D
    133c:	f0 91 6e 01 	lds	r31, 0x016E
    1340:	09 95       	icall
}
    1342:	cf 91       	pop	r28
    1344:	df 91       	pop	r29
    1346:	ff 91       	pop	r31
    1348:	ef 91       	pop	r30
    134a:	bf 91       	pop	r27
    134c:	af 91       	pop	r26
    134e:	9f 91       	pop	r25
    1350:	8f 91       	pop	r24
    1352:	7f 91       	pop	r23
    1354:	6f 91       	pop	r22
    1356:	5f 91       	pop	r21
    1358:	4f 91       	pop	r20
    135a:	3f 91       	pop	r19
    135c:	2f 91       	pop	r18
    135e:	0f 90       	pop	r0
    1360:	0f be       	out	0x3f, r0	; 63
    1362:	0f 90       	pop	r0
    1364:	1f 90       	pop	r1
    1366:	18 95       	reti

00001368 <__vector_5>:
ISR(TIMER1_CAPT_vect) // interrupt service routine for Timer1 Over Flow
{
    1368:	1f 92       	push	r1
    136a:	0f 92       	push	r0
    136c:	0f b6       	in	r0, 0x3f	; 63
    136e:	0f 92       	push	r0
    1370:	11 24       	eor	r1, r1
    1372:	2f 93       	push	r18
    1374:	3f 93       	push	r19
    1376:	4f 93       	push	r20
    1378:	5f 93       	push	r21
    137a:	6f 93       	push	r22
    137c:	7f 93       	push	r23
    137e:	8f 93       	push	r24
    1380:	9f 93       	push	r25
    1382:	af 93       	push	r26
    1384:	bf 93       	push	r27
    1386:	ef 93       	push	r30
    1388:	ff 93       	push	r31
    138a:	df 93       	push	r29
    138c:	cf 93       	push	r28
    138e:	cd b7       	in	r28, 0x3d	; 61
    1390:	de b7       	in	r29, 0x3e	; 62
	callBackPointer();
    1392:	e0 91 6d 01 	lds	r30, 0x016D
    1396:	f0 91 6e 01 	lds	r31, 0x016E
    139a:	09 95       	icall
}
    139c:	cf 91       	pop	r28
    139e:	df 91       	pop	r29
    13a0:	ff 91       	pop	r31
    13a2:	ef 91       	pop	r30
    13a4:	bf 91       	pop	r27
    13a6:	af 91       	pop	r26
    13a8:	9f 91       	pop	r25
    13aa:	8f 91       	pop	r24
    13ac:	7f 91       	pop	r23
    13ae:	6f 91       	pop	r22
    13b0:	5f 91       	pop	r21
    13b2:	4f 91       	pop	r20
    13b4:	3f 91       	pop	r19
    13b6:	2f 91       	pop	r18
    13b8:	0f 90       	pop	r0
    13ba:	0f be       	out	0x3f, r0	; 63
    13bc:	0f 90       	pop	r0
    13be:	1f 90       	pop	r1
    13c0:	18 95       	reti

000013c2 <TWI_init>:
#include "../../common_macros.h"
#include <avr/io.h>


uint8 TWI_init(const TWI_ConfigType * const config)
{
    13c2:	df 93       	push	r29
    13c4:	cf 93       	push	r28
    13c6:	cd b7       	in	r28, 0x3d	; 61
    13c8:	de b7       	in	r29, 0x3e	; 62
    13ca:	2b 97       	sbiw	r28, 0x0b	; 11
    13cc:	0f b6       	in	r0, 0x3f	; 63
    13ce:	f8 94       	cli
    13d0:	de bf       	out	0x3e, r29	; 62
    13d2:	0f be       	out	0x3f, r0	; 63
    13d4:	cd bf       	out	0x3d, r28	; 61
    13d6:	9a 87       	std	Y+10, r25	; 0x0a
    13d8:	89 87       	std	Y+9, r24	; 0x09
	sint8 TWPS_value=0,p1,p2,x;
    13da:	18 86       	std	Y+8, r1	; 0x08
	float64 CPU_Ration;
	for(TWPS_value=0;TWPS_value<5;TWPS_value++){
    13dc:	18 86       	std	Y+8, r1	; 0x08
    13de:	98 c0       	rjmp	.+304    	; 0x1510 <TWI_init+0x14e>
		p1=(2<<TWPS_value)+1;
    13e0:	88 85       	ldd	r24, Y+8	; 0x08
    13e2:	28 2f       	mov	r18, r24
    13e4:	33 27       	eor	r19, r19
    13e6:	27 fd       	sbrc	r18, 7
    13e8:	30 95       	com	r19
    13ea:	82 e0       	ldi	r24, 0x02	; 2
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	02 c0       	rjmp	.+4      	; 0x13f4 <TWI_init+0x32>
    13f0:	88 0f       	add	r24, r24
    13f2:	99 1f       	adc	r25, r25
    13f4:	2a 95       	dec	r18
    13f6:	e2 f7       	brpl	.-8      	; 0x13f0 <TWI_init+0x2e>
    13f8:	8f 5f       	subi	r24, 0xFF	; 255
    13fa:	8f 83       	std	Y+7, r24	; 0x07
		p2=4-p1;
    13fc:	9f 81       	ldd	r25, Y+7	; 0x07
    13fe:	84 e0       	ldi	r24, 0x04	; 4
    1400:	89 1b       	sub	r24, r25
    1402:	8e 83       	std	Y+6, r24	; 0x06
		CPU_Ration = (float64)F_CPU/((float64)(config->bit_rate)/1000.0);
    1404:	e9 85       	ldd	r30, Y+9	; 0x09
    1406:	fa 85       	ldd	r31, Y+10	; 0x0a
    1408:	81 81       	ldd	r24, Z+1	; 0x01
    140a:	92 81       	ldd	r25, Z+2	; 0x02
    140c:	a3 81       	ldd	r26, Z+3	; 0x03
    140e:	b4 81       	ldd	r27, Z+4	; 0x04
    1410:	bc 01       	movw	r22, r24
    1412:	cd 01       	movw	r24, r26
    1414:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    1418:	dc 01       	movw	r26, r24
    141a:	cb 01       	movw	r24, r22
    141c:	bc 01       	movw	r22, r24
    141e:	cd 01       	movw	r24, r26
    1420:	20 e0       	ldi	r18, 0x00	; 0
    1422:	30 e0       	ldi	r19, 0x00	; 0
    1424:	4a e7       	ldi	r20, 0x7A	; 122
    1426:	54 e4       	ldi	r21, 0x44	; 68
    1428:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    142c:	dc 01       	movw	r26, r24
    142e:	cb 01       	movw	r24, r22
    1430:	9c 01       	movw	r18, r24
    1432:	ad 01       	movw	r20, r26
    1434:	60 e0       	ldi	r22, 0x00	; 0
    1436:	74 e2       	ldi	r23, 0x24	; 36
    1438:	84 e7       	ldi	r24, 0x74	; 116
    143a:	99 e4       	ldi	r25, 0x49	; 73
    143c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1440:	dc 01       	movw	r26, r24
    1442:	cb 01       	movw	r24, r22
    1444:	89 83       	std	Y+1, r24	; 0x01
    1446:	9a 83       	std	Y+2, r25	; 0x02
    1448:	ab 83       	std	Y+3, r26	; 0x03
    144a:	bc 83       	std	Y+4, r27	; 0x04
		CPU_Ration = CPU_Ration/(2<<p1);
    144c:	8f 81       	ldd	r24, Y+7	; 0x07
    144e:	28 2f       	mov	r18, r24
    1450:	33 27       	eor	r19, r19
    1452:	27 fd       	sbrc	r18, 7
    1454:	30 95       	com	r19
    1456:	82 e0       	ldi	r24, 0x02	; 2
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <TWI_init+0x9e>
    145c:	88 0f       	add	r24, r24
    145e:	99 1f       	adc	r25, r25
    1460:	2a 95       	dec	r18
    1462:	e2 f7       	brpl	.-8      	; 0x145c <TWI_init+0x9a>
    1464:	aa 27       	eor	r26, r26
    1466:	97 fd       	sbrc	r25, 7
    1468:	a0 95       	com	r26
    146a:	ba 2f       	mov	r27, r26
    146c:	bc 01       	movw	r22, r24
    146e:	cd 01       	movw	r24, r26
    1470:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    1474:	9b 01       	movw	r18, r22
    1476:	ac 01       	movw	r20, r24
    1478:	69 81       	ldd	r22, Y+1	; 0x01
    147a:	7a 81       	ldd	r23, Y+2	; 0x02
    147c:	8b 81       	ldd	r24, Y+3	; 0x03
    147e:	9c 81       	ldd	r25, Y+4	; 0x04
    1480:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1484:	dc 01       	movw	r26, r24
    1486:	cb 01       	movw	r24, r22
    1488:	89 83       	std	Y+1, r24	; 0x01
    148a:	9a 83       	std	Y+2, r25	; 0x02
    148c:	ab 83       	std	Y+3, r26	; 0x03
    148e:	bc 83       	std	Y+4, r27	; 0x04
		x=CPU_Ration-(2<<p2) ;
    1490:	8e 81       	ldd	r24, Y+6	; 0x06
    1492:	28 2f       	mov	r18, r24
    1494:	33 27       	eor	r19, r19
    1496:	27 fd       	sbrc	r18, 7
    1498:	30 95       	com	r19
    149a:	82 e0       	ldi	r24, 0x02	; 2
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <TWI_init+0xe2>
    14a0:	88 0f       	add	r24, r24
    14a2:	99 1f       	adc	r25, r25
    14a4:	2a 95       	dec	r18
    14a6:	e2 f7       	brpl	.-8      	; 0x14a0 <TWI_init+0xde>
    14a8:	aa 27       	eor	r26, r26
    14aa:	97 fd       	sbrc	r25, 7
    14ac:	a0 95       	com	r26
    14ae:	ba 2f       	mov	r27, r26
    14b0:	bc 01       	movw	r22, r24
    14b2:	cd 01       	movw	r24, r26
    14b4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    14b8:	9b 01       	movw	r18, r22
    14ba:	ac 01       	movw	r20, r24
    14bc:	69 81       	ldd	r22, Y+1	; 0x01
    14be:	7a 81       	ldd	r23, Y+2	; 0x02
    14c0:	8b 81       	ldd	r24, Y+3	; 0x03
    14c2:	9c 81       	ldd	r25, Y+4	; 0x04
    14c4:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    14c8:	dc 01       	movw	r26, r24
    14ca:	cb 01       	movw	r24, r22
    14cc:	bc 01       	movw	r22, r24
    14ce:	cd 01       	movw	r24, r26
    14d0:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    14d4:	dc 01       	movw	r26, r24
    14d6:	cb 01       	movw	r24, r22
    14d8:	8d 83       	std	Y+5, r24	; 0x05
		if(x>1){
    14da:	8d 81       	ldd	r24, Y+5	; 0x05
    14dc:	82 30       	cpi	r24, 0x02	; 2
    14de:	ac f0       	brlt	.+42     	; 0x150a <TWI_init+0x148>
			TWBR=x;
    14e0:	e0 e2       	ldi	r30, 0x20	; 32
    14e2:	f0 e0       	ldi	r31, 0x00	; 0
    14e4:	8d 81       	ldd	r24, Y+5	; 0x05
    14e6:	80 83       	st	Z, r24
			TWSR=TWPS_value;
    14e8:	e1 e2       	ldi	r30, 0x21	; 33
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	88 85       	ldd	r24, Y+8	; 0x08
    14ee:	80 83       	st	Z, r24
		    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)*/
		    TWAR = config->address;
    14f0:	a2 e2       	ldi	r26, 0x22	; 34
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	e9 85       	ldd	r30, Y+9	; 0x09
    14f6:	fa 85       	ldd	r31, Y+10	; 0x0a
    14f8:	80 81       	ld	r24, Z
    14fa:	8c 93       	st	X, r24
		    TWCR = (1<<TWEN); /* enable TWI */
    14fc:	e6 e5       	ldi	r30, 0x56	; 86
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	84 e0       	ldi	r24, 0x04	; 4
    1502:	80 83       	st	Z, r24

			return SUCCESS;
    1504:	81 e0       	ldi	r24, 0x01	; 1
    1506:	8b 87       	std	Y+11, r24	; 0x0b
    1508:	08 c0       	rjmp	.+16     	; 0x151a <TWI_init+0x158>

uint8 TWI_init(const TWI_ConfigType * const config)
{
	sint8 TWPS_value=0,p1,p2,x;
	float64 CPU_Ration;
	for(TWPS_value=0;TWPS_value<5;TWPS_value++){
    150a:	88 85       	ldd	r24, Y+8	; 0x08
    150c:	8f 5f       	subi	r24, 0xFF	; 255
    150e:	88 87       	std	Y+8, r24	; 0x08
    1510:	88 85       	ldd	r24, Y+8	; 0x08
    1512:	85 30       	cpi	r24, 0x05	; 5
    1514:	0c f4       	brge	.+2      	; 0x1518 <TWI_init+0x156>
    1516:	64 cf       	rjmp	.-312    	; 0x13e0 <TWI_init+0x1e>

			return SUCCESS;
		}
	}

	return ERROR;
    1518:	1b 86       	std	Y+11, r1	; 0x0b
    151a:	8b 85       	ldd	r24, Y+11	; 0x0b

}
    151c:	2b 96       	adiw	r28, 0x0b	; 11
    151e:	0f b6       	in	r0, 0x3f	; 63
    1520:	f8 94       	cli
    1522:	de bf       	out	0x3e, r29	; 62
    1524:	0f be       	out	0x3f, r0	; 63
    1526:	cd bf       	out	0x3d, r28	; 61
    1528:	cf 91       	pop	r28
    152a:	df 91       	pop	r29
    152c:	08 95       	ret

0000152e <TWI_start>:

void TWI_start(void)
{
    152e:	df 93       	push	r29
    1530:	cf 93       	push	r28
    1532:	cd b7       	in	r28, 0x3d	; 61
    1534:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1536:	e6 e5       	ldi	r30, 0x56	; 86
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	84 ea       	ldi	r24, 0xA4	; 164
    153c:	80 83       	st	Z, r24

    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    153e:	e6 e5       	ldi	r30, 0x56	; 86
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	88 23       	and	r24, r24
    1546:	dc f7       	brge	.-10     	; 0x153e <TWI_start+0x10>
}
    1548:	cf 91       	pop	r28
    154a:	df 91       	pop	r29
    154c:	08 95       	ret

0000154e <TWI_stop>:

void TWI_stop(void)
{
    154e:	df 93       	push	r29
    1550:	cf 93       	push	r28
    1552:	cd b7       	in	r28, 0x3d	; 61
    1554:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1556:	e6 e5       	ldi	r30, 0x56	; 86
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	84 e9       	ldi	r24, 0x94	; 148
    155c:	80 83       	st	Z, r24
}
    155e:	cf 91       	pop	r28
    1560:	df 91       	pop	r29
    1562:	08 95       	ret

00001564 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1564:	df 93       	push	r29
    1566:	cf 93       	push	r28
    1568:	0f 92       	push	r0
    156a:	cd b7       	in	r28, 0x3d	; 61
    156c:	de b7       	in	r29, 0x3e	; 62
    156e:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1570:	e3 e2       	ldi	r30, 0x23	; 35
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	89 81       	ldd	r24, Y+1	; 0x01
    1576:	80 83       	st	Z, r24
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1578:	e6 e5       	ldi	r30, 0x56	; 86
    157a:	f0 e0       	ldi	r31, 0x00	; 0
    157c:	84 e8       	ldi	r24, 0x84	; 132
    157e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1580:	e6 e5       	ldi	r30, 0x56	; 86
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	80 81       	ld	r24, Z
    1586:	88 23       	and	r24, r24
    1588:	dc f7       	brge	.-10     	; 0x1580 <TWI_writeByte+0x1c>
}
    158a:	0f 90       	pop	r0
    158c:	cf 91       	pop	r28
    158e:	df 91       	pop	r29
    1590:	08 95       	ret

00001592 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1592:	df 93       	push	r29
    1594:	cf 93       	push	r28
    1596:	cd b7       	in	r28, 0x3d	; 61
    1598:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    159a:	e6 e5       	ldi	r30, 0x56	; 86
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	84 ec       	ldi	r24, 0xC4	; 196
    15a0:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    15a2:	e6 e5       	ldi	r30, 0x56	; 86
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	80 81       	ld	r24, Z
    15a8:	88 23       	and	r24, r24
    15aa:	dc f7       	brge	.-10     	; 0x15a2 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    15ac:	e3 e2       	ldi	r30, 0x23	; 35
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	80 81       	ld	r24, Z
}
    15b2:	cf 91       	pop	r28
    15b4:	df 91       	pop	r29
    15b6:	08 95       	ret

000015b8 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    15b8:	df 93       	push	r29
    15ba:	cf 93       	push	r28
    15bc:	cd b7       	in	r28, 0x3d	; 61
    15be:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    15c0:	e6 e5       	ldi	r30, 0x56	; 86
    15c2:	f0 e0       	ldi	r31, 0x00	; 0
    15c4:	84 e8       	ldi	r24, 0x84	; 132
    15c6:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    15c8:	e6 e5       	ldi	r30, 0x56	; 86
    15ca:	f0 e0       	ldi	r31, 0x00	; 0
    15cc:	80 81       	ld	r24, Z
    15ce:	88 23       	and	r24, r24
    15d0:	dc f7       	brge	.-10     	; 0x15c8 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    15d2:	e3 e2       	ldi	r30, 0x23	; 35
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	80 81       	ld	r24, Z
}
    15d8:	cf 91       	pop	r28
    15da:	df 91       	pop	r29
    15dc:	08 95       	ret

000015de <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    15de:	df 93       	push	r29
    15e0:	cf 93       	push	r28
    15e2:	0f 92       	push	r0
    15e4:	cd b7       	in	r28, 0x3d	; 61
    15e6:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    15e8:	e1 e2       	ldi	r30, 0x21	; 33
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	88 7f       	andi	r24, 0xF8	; 248
    15f0:	89 83       	std	Y+1, r24	; 0x01
    return status;
    15f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    15f4:	0f 90       	pop	r0
    15f6:	cf 91       	pop	r28
    15f8:	df 91       	pop	r29
    15fa:	08 95       	ret

000015fc <PWM_Timer0_Start>:
 *      Author: adham
 */

#include "PWM_Timer0.h"
#include "avr/io.h"
void PWM_Timer0_Start(uint8 duty_cycle) {
    15fc:	0f 93       	push	r16
    15fe:	1f 93       	push	r17
    1600:	df 93       	push	r29
    1602:	cf 93       	push	r28
    1604:	0f 92       	push	r0
    1606:	cd b7       	in	r28, 0x3d	; 61
    1608:	de b7       	in	r29, 0x3e	; 62
    160a:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * Initilize the timer zero
	 */
	TCNT0 = 0; // Set Timer Initial Value to 0
    160c:	e2 e5       	ldi	r30, 0x52	; 82
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	10 82       	st	Z, r1

	OCR0 = (uint8)(((float32)duty_cycle/100)*255); //Set Compare value
    1612:	0c e5       	ldi	r16, 0x5C	; 92
    1614:	10 e0       	ldi	r17, 0x00	; 0
    1616:	89 81       	ldd	r24, Y+1	; 0x01
    1618:	88 2f       	mov	r24, r24
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	a0 e0       	ldi	r26, 0x00	; 0
    161e:	b0 e0       	ldi	r27, 0x00	; 0
    1620:	bc 01       	movw	r22, r24
    1622:	cd 01       	movw	r24, r26
    1624:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    1628:	dc 01       	movw	r26, r24
    162a:	cb 01       	movw	r24, r22
    162c:	bc 01       	movw	r22, r24
    162e:	cd 01       	movw	r24, r26
    1630:	20 e0       	ldi	r18, 0x00	; 0
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	48 ec       	ldi	r20, 0xC8	; 200
    1636:	52 e4       	ldi	r21, 0x42	; 66
    1638:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    163c:	dc 01       	movw	r26, r24
    163e:	cb 01       	movw	r24, r22
    1640:	bc 01       	movw	r22, r24
    1642:	cd 01       	movw	r24, r26
    1644:	20 e0       	ldi	r18, 0x00	; 0
    1646:	30 e0       	ldi	r19, 0x00	; 0
    1648:	4f e7       	ldi	r20, 0x7F	; 127
    164a:	53 e4       	ldi	r21, 0x43	; 67
    164c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1650:	dc 01       	movw	r26, r24
    1652:	cb 01       	movw	r24, r22
    1654:	bc 01       	movw	r22, r24
    1656:	cd 01       	movw	r24, r26
    1658:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    165c:	dc 01       	movw	r26, r24
    165e:	cb 01       	movw	r24, r22
    1660:	f8 01       	movw	r30, r16
    1662:	80 83       	st	Z, r24

	DDRB = DDRB | (1 << PB3); // Configure PB3/OC0 as output pin --> pin where the PWM signal is generated from MC
    1664:	a7 e3       	ldi	r26, 0x37	; 55
    1666:	b0 e0       	ldi	r27, 0x00	; 0
    1668:	e7 e3       	ldi	r30, 0x37	; 55
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	80 81       	ld	r24, Z
    166e:	88 60       	ori	r24, 0x08	; 8
    1670:	8c 93       	st	X, r24
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1 << WGM00) | (1 << WGM01) | (1 << COM01) | (1 << CS01);
    1672:	e3 e5       	ldi	r30, 0x53	; 83
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	8a e6       	ldi	r24, 0x6A	; 106
    1678:	80 83       	st	Z, r24
}
    167a:	0f 90       	pop	r0
    167c:	cf 91       	pop	r28
    167e:	df 91       	pop	r29
    1680:	1f 91       	pop	r17
    1682:	0f 91       	pop	r16
    1684:	08 95       	ret

00001686 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num,
		GPIO_PinDirectionType direction) {
    1686:	df 93       	push	r29
    1688:	cf 93       	push	r28
    168a:	00 d0       	rcall	.+0      	; 0x168c <GPIO_setupPinDirection+0x6>
    168c:	00 d0       	rcall	.+0      	; 0x168e <GPIO_setupPinDirection+0x8>
    168e:	0f 92       	push	r0
    1690:	cd b7       	in	r28, 0x3d	; 61
    1692:	de b7       	in	r29, 0x3e	; 62
    1694:	89 83       	std	Y+1, r24	; 0x01
    1696:	6a 83       	std	Y+2, r22	; 0x02
    1698:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)) {
    169a:	8a 81       	ldd	r24, Y+2	; 0x02
    169c:	88 30       	cpi	r24, 0x08	; 8
    169e:	08 f0       	brcs	.+2      	; 0x16a2 <GPIO_setupPinDirection+0x1c>
    16a0:	d5 c0       	rjmp	.+426    	; 0x184c <GPIO_setupPinDirection+0x1c6>
    16a2:	89 81       	ldd	r24, Y+1	; 0x01
    16a4:	84 30       	cpi	r24, 0x04	; 4
    16a6:	08 f0       	brcs	.+2      	; 0x16aa <GPIO_setupPinDirection+0x24>
    16a8:	d1 c0       	rjmp	.+418    	; 0x184c <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	} else {
		/* Setup the pin direction as required */
		switch (port_num) {
    16aa:	89 81       	ldd	r24, Y+1	; 0x01
    16ac:	28 2f       	mov	r18, r24
    16ae:	30 e0       	ldi	r19, 0x00	; 0
    16b0:	3d 83       	std	Y+5, r19	; 0x05
    16b2:	2c 83       	std	Y+4, r18	; 0x04
    16b4:	8c 81       	ldd	r24, Y+4	; 0x04
    16b6:	9d 81       	ldd	r25, Y+5	; 0x05
    16b8:	81 30       	cpi	r24, 0x01	; 1
    16ba:	91 05       	cpc	r25, r1
    16bc:	09 f4       	brne	.+2      	; 0x16c0 <GPIO_setupPinDirection+0x3a>
    16be:	43 c0       	rjmp	.+134    	; 0x1746 <GPIO_setupPinDirection+0xc0>
    16c0:	2c 81       	ldd	r18, Y+4	; 0x04
    16c2:	3d 81       	ldd	r19, Y+5	; 0x05
    16c4:	22 30       	cpi	r18, 0x02	; 2
    16c6:	31 05       	cpc	r19, r1
    16c8:	2c f4       	brge	.+10     	; 0x16d4 <GPIO_setupPinDirection+0x4e>
    16ca:	8c 81       	ldd	r24, Y+4	; 0x04
    16cc:	9d 81       	ldd	r25, Y+5	; 0x05
    16ce:	00 97       	sbiw	r24, 0x00	; 0
    16d0:	71 f0       	breq	.+28     	; 0x16ee <GPIO_setupPinDirection+0x68>
    16d2:	bc c0       	rjmp	.+376    	; 0x184c <GPIO_setupPinDirection+0x1c6>
    16d4:	2c 81       	ldd	r18, Y+4	; 0x04
    16d6:	3d 81       	ldd	r19, Y+5	; 0x05
    16d8:	22 30       	cpi	r18, 0x02	; 2
    16da:	31 05       	cpc	r19, r1
    16dc:	09 f4       	brne	.+2      	; 0x16e0 <GPIO_setupPinDirection+0x5a>
    16de:	5f c0       	rjmp	.+190    	; 0x179e <GPIO_setupPinDirection+0x118>
    16e0:	8c 81       	ldd	r24, Y+4	; 0x04
    16e2:	9d 81       	ldd	r25, Y+5	; 0x05
    16e4:	83 30       	cpi	r24, 0x03	; 3
    16e6:	91 05       	cpc	r25, r1
    16e8:	09 f4       	brne	.+2      	; 0x16ec <GPIO_setupPinDirection+0x66>
    16ea:	85 c0       	rjmp	.+266    	; 0x17f6 <GPIO_setupPinDirection+0x170>
    16ec:	af c0       	rjmp	.+350    	; 0x184c <GPIO_setupPinDirection+0x1c6>
		case PORTA_ID:
			if (direction == PIN_OUTPUT) {
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	81 30       	cpi	r24, 0x01	; 1
    16f2:	a1 f4       	brne	.+40     	; 0x171c <GPIO_setupPinDirection+0x96>
				SET_BIT(DDRA, pin_num);
    16f4:	aa e3       	ldi	r26, 0x3A	; 58
    16f6:	b0 e0       	ldi	r27, 0x00	; 0
    16f8:	ea e3       	ldi	r30, 0x3A	; 58
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
    16fe:	48 2f       	mov	r20, r24
    1700:	8a 81       	ldd	r24, Y+2	; 0x02
    1702:	28 2f       	mov	r18, r24
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	02 2e       	mov	r0, r18
    170c:	02 c0       	rjmp	.+4      	; 0x1712 <GPIO_setupPinDirection+0x8c>
    170e:	88 0f       	add	r24, r24
    1710:	99 1f       	adc	r25, r25
    1712:	0a 94       	dec	r0
    1714:	e2 f7       	brpl	.-8      	; 0x170e <GPIO_setupPinDirection+0x88>
    1716:	84 2b       	or	r24, r20
    1718:	8c 93       	st	X, r24
    171a:	98 c0       	rjmp	.+304    	; 0x184c <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRA, pin_num);
    171c:	aa e3       	ldi	r26, 0x3A	; 58
    171e:	b0 e0       	ldi	r27, 0x00	; 0
    1720:	ea e3       	ldi	r30, 0x3A	; 58
    1722:	f0 e0       	ldi	r31, 0x00	; 0
    1724:	80 81       	ld	r24, Z
    1726:	48 2f       	mov	r20, r24
    1728:	8a 81       	ldd	r24, Y+2	; 0x02
    172a:	28 2f       	mov	r18, r24
    172c:	30 e0       	ldi	r19, 0x00	; 0
    172e:	81 e0       	ldi	r24, 0x01	; 1
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	02 2e       	mov	r0, r18
    1734:	02 c0       	rjmp	.+4      	; 0x173a <GPIO_setupPinDirection+0xb4>
    1736:	88 0f       	add	r24, r24
    1738:	99 1f       	adc	r25, r25
    173a:	0a 94       	dec	r0
    173c:	e2 f7       	brpl	.-8      	; 0x1736 <GPIO_setupPinDirection+0xb0>
    173e:	80 95       	com	r24
    1740:	84 23       	and	r24, r20
    1742:	8c 93       	st	X, r24
    1744:	83 c0       	rjmp	.+262    	; 0x184c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if (direction == PIN_OUTPUT) {
    1746:	8b 81       	ldd	r24, Y+3	; 0x03
    1748:	81 30       	cpi	r24, 0x01	; 1
    174a:	a1 f4       	brne	.+40     	; 0x1774 <GPIO_setupPinDirection+0xee>
				SET_BIT(DDRB, pin_num);
    174c:	a7 e3       	ldi	r26, 0x37	; 55
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	e7 e3       	ldi	r30, 0x37	; 55
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	48 2f       	mov	r20, r24
    1758:	8a 81       	ldd	r24, Y+2	; 0x02
    175a:	28 2f       	mov	r18, r24
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	81 e0       	ldi	r24, 0x01	; 1
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	02 2e       	mov	r0, r18
    1764:	02 c0       	rjmp	.+4      	; 0x176a <GPIO_setupPinDirection+0xe4>
    1766:	88 0f       	add	r24, r24
    1768:	99 1f       	adc	r25, r25
    176a:	0a 94       	dec	r0
    176c:	e2 f7       	brpl	.-8      	; 0x1766 <GPIO_setupPinDirection+0xe0>
    176e:	84 2b       	or	r24, r20
    1770:	8c 93       	st	X, r24
    1772:	6c c0       	rjmp	.+216    	; 0x184c <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRB, pin_num);
    1774:	a7 e3       	ldi	r26, 0x37	; 55
    1776:	b0 e0       	ldi	r27, 0x00	; 0
    1778:	e7 e3       	ldi	r30, 0x37	; 55
    177a:	f0 e0       	ldi	r31, 0x00	; 0
    177c:	80 81       	ld	r24, Z
    177e:	48 2f       	mov	r20, r24
    1780:	8a 81       	ldd	r24, Y+2	; 0x02
    1782:	28 2f       	mov	r18, r24
    1784:	30 e0       	ldi	r19, 0x00	; 0
    1786:	81 e0       	ldi	r24, 0x01	; 1
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	02 2e       	mov	r0, r18
    178c:	02 c0       	rjmp	.+4      	; 0x1792 <GPIO_setupPinDirection+0x10c>
    178e:	88 0f       	add	r24, r24
    1790:	99 1f       	adc	r25, r25
    1792:	0a 94       	dec	r0
    1794:	e2 f7       	brpl	.-8      	; 0x178e <GPIO_setupPinDirection+0x108>
    1796:	80 95       	com	r24
    1798:	84 23       	and	r24, r20
    179a:	8c 93       	st	X, r24
    179c:	57 c0       	rjmp	.+174    	; 0x184c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if (direction == PIN_OUTPUT) {
    179e:	8b 81       	ldd	r24, Y+3	; 0x03
    17a0:	81 30       	cpi	r24, 0x01	; 1
    17a2:	a1 f4       	brne	.+40     	; 0x17cc <GPIO_setupPinDirection+0x146>
				SET_BIT(DDRC, pin_num);
    17a4:	a4 e3       	ldi	r26, 0x34	; 52
    17a6:	b0 e0       	ldi	r27, 0x00	; 0
    17a8:	e4 e3       	ldi	r30, 0x34	; 52
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	48 2f       	mov	r20, r24
    17b0:	8a 81       	ldd	r24, Y+2	; 0x02
    17b2:	28 2f       	mov	r18, r24
    17b4:	30 e0       	ldi	r19, 0x00	; 0
    17b6:	81 e0       	ldi	r24, 0x01	; 1
    17b8:	90 e0       	ldi	r25, 0x00	; 0
    17ba:	02 2e       	mov	r0, r18
    17bc:	02 c0       	rjmp	.+4      	; 0x17c2 <GPIO_setupPinDirection+0x13c>
    17be:	88 0f       	add	r24, r24
    17c0:	99 1f       	adc	r25, r25
    17c2:	0a 94       	dec	r0
    17c4:	e2 f7       	brpl	.-8      	; 0x17be <GPIO_setupPinDirection+0x138>
    17c6:	84 2b       	or	r24, r20
    17c8:	8c 93       	st	X, r24
    17ca:	40 c0       	rjmp	.+128    	; 0x184c <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRC, pin_num);
    17cc:	a4 e3       	ldi	r26, 0x34	; 52
    17ce:	b0 e0       	ldi	r27, 0x00	; 0
    17d0:	e4 e3       	ldi	r30, 0x34	; 52
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	80 81       	ld	r24, Z
    17d6:	48 2f       	mov	r20, r24
    17d8:	8a 81       	ldd	r24, Y+2	; 0x02
    17da:	28 2f       	mov	r18, r24
    17dc:	30 e0       	ldi	r19, 0x00	; 0
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	02 2e       	mov	r0, r18
    17e4:	02 c0       	rjmp	.+4      	; 0x17ea <GPIO_setupPinDirection+0x164>
    17e6:	88 0f       	add	r24, r24
    17e8:	99 1f       	adc	r25, r25
    17ea:	0a 94       	dec	r0
    17ec:	e2 f7       	brpl	.-8      	; 0x17e6 <GPIO_setupPinDirection+0x160>
    17ee:	80 95       	com	r24
    17f0:	84 23       	and	r24, r20
    17f2:	8c 93       	st	X, r24
    17f4:	2b c0       	rjmp	.+86     	; 0x184c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if (direction == PIN_OUTPUT) {
    17f6:	8b 81       	ldd	r24, Y+3	; 0x03
    17f8:	81 30       	cpi	r24, 0x01	; 1
    17fa:	a1 f4       	brne	.+40     	; 0x1824 <GPIO_setupPinDirection+0x19e>
				SET_BIT(DDRD, pin_num);
    17fc:	a1 e3       	ldi	r26, 0x31	; 49
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	e1 e3       	ldi	r30, 0x31	; 49
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	48 2f       	mov	r20, r24
    1808:	8a 81       	ldd	r24, Y+2	; 0x02
    180a:	28 2f       	mov	r18, r24
    180c:	30 e0       	ldi	r19, 0x00	; 0
    180e:	81 e0       	ldi	r24, 0x01	; 1
    1810:	90 e0       	ldi	r25, 0x00	; 0
    1812:	02 2e       	mov	r0, r18
    1814:	02 c0       	rjmp	.+4      	; 0x181a <GPIO_setupPinDirection+0x194>
    1816:	88 0f       	add	r24, r24
    1818:	99 1f       	adc	r25, r25
    181a:	0a 94       	dec	r0
    181c:	e2 f7       	brpl	.-8      	; 0x1816 <GPIO_setupPinDirection+0x190>
    181e:	84 2b       	or	r24, r20
    1820:	8c 93       	st	X, r24
    1822:	14 c0       	rjmp	.+40     	; 0x184c <GPIO_setupPinDirection+0x1c6>
			} else {
				CLEAR_BIT(DDRD, pin_num);
    1824:	a1 e3       	ldi	r26, 0x31	; 49
    1826:	b0 e0       	ldi	r27, 0x00	; 0
    1828:	e1 e3       	ldi	r30, 0x31	; 49
    182a:	f0 e0       	ldi	r31, 0x00	; 0
    182c:	80 81       	ld	r24, Z
    182e:	48 2f       	mov	r20, r24
    1830:	8a 81       	ldd	r24, Y+2	; 0x02
    1832:	28 2f       	mov	r18, r24
    1834:	30 e0       	ldi	r19, 0x00	; 0
    1836:	81 e0       	ldi	r24, 0x01	; 1
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	02 2e       	mov	r0, r18
    183c:	02 c0       	rjmp	.+4      	; 0x1842 <GPIO_setupPinDirection+0x1bc>
    183e:	88 0f       	add	r24, r24
    1840:	99 1f       	adc	r25, r25
    1842:	0a 94       	dec	r0
    1844:	e2 f7       	brpl	.-8      	; 0x183e <GPIO_setupPinDirection+0x1b8>
    1846:	80 95       	com	r24
    1848:	84 23       	and	r24, r20
    184a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    184c:	0f 90       	pop	r0
    184e:	0f 90       	pop	r0
    1850:	0f 90       	pop	r0
    1852:	0f 90       	pop	r0
    1854:	0f 90       	pop	r0
    1856:	cf 91       	pop	r28
    1858:	df 91       	pop	r29
    185a:	08 95       	ret

0000185c <GPIO_writePin>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value) {
    185c:	df 93       	push	r29
    185e:	cf 93       	push	r28
    1860:	00 d0       	rcall	.+0      	; 0x1862 <GPIO_writePin+0x6>
    1862:	00 d0       	rcall	.+0      	; 0x1864 <GPIO_writePin+0x8>
    1864:	0f 92       	push	r0
    1866:	cd b7       	in	r28, 0x3d	; 61
    1868:	de b7       	in	r29, 0x3e	; 62
    186a:	89 83       	std	Y+1, r24	; 0x01
    186c:	6a 83       	std	Y+2, r22	; 0x02
    186e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)) {
    1870:	8a 81       	ldd	r24, Y+2	; 0x02
    1872:	88 30       	cpi	r24, 0x08	; 8
    1874:	08 f0       	brcs	.+2      	; 0x1878 <GPIO_writePin+0x1c>
    1876:	d5 c0       	rjmp	.+426    	; 0x1a22 <GPIO_writePin+0x1c6>
    1878:	89 81       	ldd	r24, Y+1	; 0x01
    187a:	84 30       	cpi	r24, 0x04	; 4
    187c:	08 f0       	brcs	.+2      	; 0x1880 <GPIO_writePin+0x24>
    187e:	d1 c0       	rjmp	.+418    	; 0x1a22 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	} else {
		/* putting the port value as required */
		switch (port_num) {
    1880:	89 81       	ldd	r24, Y+1	; 0x01
    1882:	28 2f       	mov	r18, r24
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	3d 83       	std	Y+5, r19	; 0x05
    1888:	2c 83       	std	Y+4, r18	; 0x04
    188a:	8c 81       	ldd	r24, Y+4	; 0x04
    188c:	9d 81       	ldd	r25, Y+5	; 0x05
    188e:	81 30       	cpi	r24, 0x01	; 1
    1890:	91 05       	cpc	r25, r1
    1892:	09 f4       	brne	.+2      	; 0x1896 <GPIO_writePin+0x3a>
    1894:	43 c0       	rjmp	.+134    	; 0x191c <GPIO_writePin+0xc0>
    1896:	2c 81       	ldd	r18, Y+4	; 0x04
    1898:	3d 81       	ldd	r19, Y+5	; 0x05
    189a:	22 30       	cpi	r18, 0x02	; 2
    189c:	31 05       	cpc	r19, r1
    189e:	2c f4       	brge	.+10     	; 0x18aa <GPIO_writePin+0x4e>
    18a0:	8c 81       	ldd	r24, Y+4	; 0x04
    18a2:	9d 81       	ldd	r25, Y+5	; 0x05
    18a4:	00 97       	sbiw	r24, 0x00	; 0
    18a6:	71 f0       	breq	.+28     	; 0x18c4 <GPIO_writePin+0x68>
    18a8:	bc c0       	rjmp	.+376    	; 0x1a22 <GPIO_writePin+0x1c6>
    18aa:	2c 81       	ldd	r18, Y+4	; 0x04
    18ac:	3d 81       	ldd	r19, Y+5	; 0x05
    18ae:	22 30       	cpi	r18, 0x02	; 2
    18b0:	31 05       	cpc	r19, r1
    18b2:	09 f4       	brne	.+2      	; 0x18b6 <GPIO_writePin+0x5a>
    18b4:	5f c0       	rjmp	.+190    	; 0x1974 <GPIO_writePin+0x118>
    18b6:	8c 81       	ldd	r24, Y+4	; 0x04
    18b8:	9d 81       	ldd	r25, Y+5	; 0x05
    18ba:	83 30       	cpi	r24, 0x03	; 3
    18bc:	91 05       	cpc	r25, r1
    18be:	09 f4       	brne	.+2      	; 0x18c2 <GPIO_writePin+0x66>
    18c0:	85 c0       	rjmp	.+266    	; 0x19cc <GPIO_writePin+0x170>
    18c2:	af c0       	rjmp	.+350    	; 0x1a22 <GPIO_writePin+0x1c6>
		case PORTA_ID:
			if (value == 0)
    18c4:	8b 81       	ldd	r24, Y+3	; 0x03
    18c6:	88 23       	and	r24, r24
    18c8:	a9 f4       	brne	.+42     	; 0x18f4 <GPIO_writePin+0x98>
				CLEAR_BIT(PORTA, pin_num);
    18ca:	ab e3       	ldi	r26, 0x3B	; 59
    18cc:	b0 e0       	ldi	r27, 0x00	; 0
    18ce:	eb e3       	ldi	r30, 0x3B	; 59
    18d0:	f0 e0       	ldi	r31, 0x00	; 0
    18d2:	80 81       	ld	r24, Z
    18d4:	48 2f       	mov	r20, r24
    18d6:	8a 81       	ldd	r24, Y+2	; 0x02
    18d8:	28 2f       	mov	r18, r24
    18da:	30 e0       	ldi	r19, 0x00	; 0
    18dc:	81 e0       	ldi	r24, 0x01	; 1
    18de:	90 e0       	ldi	r25, 0x00	; 0
    18e0:	02 2e       	mov	r0, r18
    18e2:	02 c0       	rjmp	.+4      	; 0x18e8 <GPIO_writePin+0x8c>
    18e4:	88 0f       	add	r24, r24
    18e6:	99 1f       	adc	r25, r25
    18e8:	0a 94       	dec	r0
    18ea:	e2 f7       	brpl	.-8      	; 0x18e4 <GPIO_writePin+0x88>
    18ec:	80 95       	com	r24
    18ee:	84 23       	and	r24, r20
    18f0:	8c 93       	st	X, r24
    18f2:	97 c0       	rjmp	.+302    	; 0x1a22 <GPIO_writePin+0x1c6>
			else
				SET_BIT(PORTA, pin_num);
    18f4:	ab e3       	ldi	r26, 0x3B	; 59
    18f6:	b0 e0       	ldi	r27, 0x00	; 0
    18f8:	eb e3       	ldi	r30, 0x3B	; 59
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	80 81       	ld	r24, Z
    18fe:	48 2f       	mov	r20, r24
    1900:	8a 81       	ldd	r24, Y+2	; 0x02
    1902:	28 2f       	mov	r18, r24
    1904:	30 e0       	ldi	r19, 0x00	; 0
    1906:	81 e0       	ldi	r24, 0x01	; 1
    1908:	90 e0       	ldi	r25, 0x00	; 0
    190a:	02 2e       	mov	r0, r18
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <GPIO_writePin+0xb6>
    190e:	88 0f       	add	r24, r24
    1910:	99 1f       	adc	r25, r25
    1912:	0a 94       	dec	r0
    1914:	e2 f7       	brpl	.-8      	; 0x190e <GPIO_writePin+0xb2>
    1916:	84 2b       	or	r24, r20
    1918:	8c 93       	st	X, r24
    191a:	83 c0       	rjmp	.+262    	; 0x1a22 <GPIO_writePin+0x1c6>
			break;
		case PORTB_ID:
			if (value == 0)
    191c:	8b 81       	ldd	r24, Y+3	; 0x03
    191e:	88 23       	and	r24, r24
    1920:	a9 f4       	brne	.+42     	; 0x194c <GPIO_writePin+0xf0>
				CLEAR_BIT(PORTB, pin_num);
    1922:	a8 e3       	ldi	r26, 0x38	; 56
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	e8 e3       	ldi	r30, 0x38	; 56
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	48 2f       	mov	r20, r24
    192e:	8a 81       	ldd	r24, Y+2	; 0x02
    1930:	28 2f       	mov	r18, r24
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	81 e0       	ldi	r24, 0x01	; 1
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	02 2e       	mov	r0, r18
    193a:	02 c0       	rjmp	.+4      	; 0x1940 <GPIO_writePin+0xe4>
    193c:	88 0f       	add	r24, r24
    193e:	99 1f       	adc	r25, r25
    1940:	0a 94       	dec	r0
    1942:	e2 f7       	brpl	.-8      	; 0x193c <GPIO_writePin+0xe0>
    1944:	80 95       	com	r24
    1946:	84 23       	and	r24, r20
    1948:	8c 93       	st	X, r24
    194a:	6b c0       	rjmp	.+214    	; 0x1a22 <GPIO_writePin+0x1c6>
			else
				SET_BIT(PORTB, pin_num);
    194c:	a8 e3       	ldi	r26, 0x38	; 56
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	e8 e3       	ldi	r30, 0x38	; 56
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	48 2f       	mov	r20, r24
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	28 2f       	mov	r18, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	81 e0       	ldi	r24, 0x01	; 1
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	02 2e       	mov	r0, r18
    1964:	02 c0       	rjmp	.+4      	; 0x196a <GPIO_writePin+0x10e>
    1966:	88 0f       	add	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	0a 94       	dec	r0
    196c:	e2 f7       	brpl	.-8      	; 0x1966 <GPIO_writePin+0x10a>
    196e:	84 2b       	or	r24, r20
    1970:	8c 93       	st	X, r24
    1972:	57 c0       	rjmp	.+174    	; 0x1a22 <GPIO_writePin+0x1c6>
			break;
		case PORTC_ID:
			if (value == 0)
    1974:	8b 81       	ldd	r24, Y+3	; 0x03
    1976:	88 23       	and	r24, r24
    1978:	a9 f4       	brne	.+42     	; 0x19a4 <GPIO_writePin+0x148>
				CLEAR_BIT(PORTC, pin_num);
    197a:	a5 e3       	ldi	r26, 0x35	; 53
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e5 e3       	ldi	r30, 0x35	; 53
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	48 2f       	mov	r20, r24
    1986:	8a 81       	ldd	r24, Y+2	; 0x02
    1988:	28 2f       	mov	r18, r24
    198a:	30 e0       	ldi	r19, 0x00	; 0
    198c:	81 e0       	ldi	r24, 0x01	; 1
    198e:	90 e0       	ldi	r25, 0x00	; 0
    1990:	02 2e       	mov	r0, r18
    1992:	02 c0       	rjmp	.+4      	; 0x1998 <GPIO_writePin+0x13c>
    1994:	88 0f       	add	r24, r24
    1996:	99 1f       	adc	r25, r25
    1998:	0a 94       	dec	r0
    199a:	e2 f7       	brpl	.-8      	; 0x1994 <GPIO_writePin+0x138>
    199c:	80 95       	com	r24
    199e:	84 23       	and	r24, r20
    19a0:	8c 93       	st	X, r24
    19a2:	3f c0       	rjmp	.+126    	; 0x1a22 <GPIO_writePin+0x1c6>
			else
				SET_BIT(PORTC, pin_num);
    19a4:	a5 e3       	ldi	r26, 0x35	; 53
    19a6:	b0 e0       	ldi	r27, 0x00	; 0
    19a8:	e5 e3       	ldi	r30, 0x35	; 53
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	48 2f       	mov	r20, r24
    19b0:	8a 81       	ldd	r24, Y+2	; 0x02
    19b2:	28 2f       	mov	r18, r24
    19b4:	30 e0       	ldi	r19, 0x00	; 0
    19b6:	81 e0       	ldi	r24, 0x01	; 1
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	02 2e       	mov	r0, r18
    19bc:	02 c0       	rjmp	.+4      	; 0x19c2 <GPIO_writePin+0x166>
    19be:	88 0f       	add	r24, r24
    19c0:	99 1f       	adc	r25, r25
    19c2:	0a 94       	dec	r0
    19c4:	e2 f7       	brpl	.-8      	; 0x19be <GPIO_writePin+0x162>
    19c6:	84 2b       	or	r24, r20
    19c8:	8c 93       	st	X, r24
    19ca:	2b c0       	rjmp	.+86     	; 0x1a22 <GPIO_writePin+0x1c6>
			break;
		case PORTD_ID:
			if (value == 0)
    19cc:	8b 81       	ldd	r24, Y+3	; 0x03
    19ce:	88 23       	and	r24, r24
    19d0:	a9 f4       	brne	.+42     	; 0x19fc <GPIO_writePin+0x1a0>
				CLEAR_BIT(PORTD, pin_num);
    19d2:	a2 e3       	ldi	r26, 0x32	; 50
    19d4:	b0 e0       	ldi	r27, 0x00	; 0
    19d6:	e2 e3       	ldi	r30, 0x32	; 50
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	80 81       	ld	r24, Z
    19dc:	48 2f       	mov	r20, r24
    19de:	8a 81       	ldd	r24, Y+2	; 0x02
    19e0:	28 2f       	mov	r18, r24
    19e2:	30 e0       	ldi	r19, 0x00	; 0
    19e4:	81 e0       	ldi	r24, 0x01	; 1
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	02 2e       	mov	r0, r18
    19ea:	02 c0       	rjmp	.+4      	; 0x19f0 <GPIO_writePin+0x194>
    19ec:	88 0f       	add	r24, r24
    19ee:	99 1f       	adc	r25, r25
    19f0:	0a 94       	dec	r0
    19f2:	e2 f7       	brpl	.-8      	; 0x19ec <GPIO_writePin+0x190>
    19f4:	80 95       	com	r24
    19f6:	84 23       	and	r24, r20
    19f8:	8c 93       	st	X, r24
    19fa:	13 c0       	rjmp	.+38     	; 0x1a22 <GPIO_writePin+0x1c6>
			else
				SET_BIT(PORTD, pin_num);
    19fc:	a2 e3       	ldi	r26, 0x32	; 50
    19fe:	b0 e0       	ldi	r27, 0x00	; 0
    1a00:	e2 e3       	ldi	r30, 0x32	; 50
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	80 81       	ld	r24, Z
    1a06:	48 2f       	mov	r20, r24
    1a08:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0a:	28 2f       	mov	r18, r24
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	81 e0       	ldi	r24, 0x01	; 1
    1a10:	90 e0       	ldi	r25, 0x00	; 0
    1a12:	02 2e       	mov	r0, r18
    1a14:	02 c0       	rjmp	.+4      	; 0x1a1a <GPIO_writePin+0x1be>
    1a16:	88 0f       	add	r24, r24
    1a18:	99 1f       	adc	r25, r25
    1a1a:	0a 94       	dec	r0
    1a1c:	e2 f7       	brpl	.-8      	; 0x1a16 <GPIO_writePin+0x1ba>
    1a1e:	84 2b       	or	r24, r20
    1a20:	8c 93       	st	X, r24
			break;
		}
	}

}
    1a22:	0f 90       	pop	r0
    1a24:	0f 90       	pop	r0
    1a26:	0f 90       	pop	r0
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	cf 91       	pop	r28
    1a2e:	df 91       	pop	r29
    1a30:	08 95       	ret

00001a32 <GPIO_readPin>:
/*
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num) {
    1a32:	df 93       	push	r29
    1a34:	cf 93       	push	r28
    1a36:	cd b7       	in	r28, 0x3d	; 61
    1a38:	de b7       	in	r29, 0x3e	; 62
    1a3a:	2a 97       	sbiw	r28, 0x0a	; 10
    1a3c:	0f b6       	in	r0, 0x3f	; 63
    1a3e:	f8 94       	cli
    1a40:	de bf       	out	0x3e, r29	; 62
    1a42:	0f be       	out	0x3f, r0	; 63
    1a44:	cd bf       	out	0x3d, r28	; 61
    1a46:	89 83       	std	Y+1, r24	; 0x01
    1a48:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)) {
    1a4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4c:	88 30       	cpi	r24, 0x08	; 8
    1a4e:	18 f4       	brcc	.+6      	; 0x1a56 <GPIO_readPin+0x24>
    1a50:	89 81       	ldd	r24, Y+1	; 0x01
    1a52:	84 30       	cpi	r24, 0x04	; 4
    1a54:	10 f0       	brcs	.+4      	; 0x1a5a <GPIO_readPin+0x28>
		return LOGIC_LOW;
    1a56:	19 86       	std	Y+9, r1	; 0x09
    1a58:	8a c0       	rjmp	.+276    	; 0x1b6e <GPIO_readPin+0x13c>
	} else {
		/* getting the required pin value */
		switch (port_num) {
    1a5a:	89 81       	ldd	r24, Y+1	; 0x01
    1a5c:	28 2f       	mov	r18, r24
    1a5e:	30 e0       	ldi	r19, 0x00	; 0
    1a60:	38 87       	std	Y+8, r19	; 0x08
    1a62:	2f 83       	std	Y+7, r18	; 0x07
    1a64:	4f 81       	ldd	r20, Y+7	; 0x07
    1a66:	58 85       	ldd	r21, Y+8	; 0x08
    1a68:	41 30       	cpi	r20, 0x01	; 1
    1a6a:	51 05       	cpc	r21, r1
    1a6c:	89 f1       	breq	.+98     	; 0x1ad0 <GPIO_readPin+0x9e>
    1a6e:	8f 81       	ldd	r24, Y+7	; 0x07
    1a70:	98 85       	ldd	r25, Y+8	; 0x08
    1a72:	82 30       	cpi	r24, 0x02	; 2
    1a74:	91 05       	cpc	r25, r1
    1a76:	34 f4       	brge	.+12     	; 0x1a84 <GPIO_readPin+0x52>
    1a78:	2f 81       	ldd	r18, Y+7	; 0x07
    1a7a:	38 85       	ldd	r19, Y+8	; 0x08
    1a7c:	21 15       	cp	r18, r1
    1a7e:	31 05       	cpc	r19, r1
    1a80:	69 f0       	breq	.+26     	; 0x1a9c <GPIO_readPin+0x6a>
    1a82:	74 c0       	rjmp	.+232    	; 0x1b6c <GPIO_readPin+0x13a>
    1a84:	4f 81       	ldd	r20, Y+7	; 0x07
    1a86:	58 85       	ldd	r21, Y+8	; 0x08
    1a88:	42 30       	cpi	r20, 0x02	; 2
    1a8a:	51 05       	cpc	r21, r1
    1a8c:	d9 f1       	breq	.+118    	; 0x1b04 <GPIO_readPin+0xd2>
    1a8e:	8f 81       	ldd	r24, Y+7	; 0x07
    1a90:	98 85       	ldd	r25, Y+8	; 0x08
    1a92:	83 30       	cpi	r24, 0x03	; 3
    1a94:	91 05       	cpc	r25, r1
    1a96:	09 f4       	brne	.+2      	; 0x1a9a <GPIO_readPin+0x68>
    1a98:	4f c0       	rjmp	.+158    	; 0x1b38 <GPIO_readPin+0x106>
    1a9a:	68 c0       	rjmp	.+208    	; 0x1b6c <GPIO_readPin+0x13a>
		case PORTA_ID:
			return BIT_IS_SET(PINA, pin_num) ? LOGIC_HIGH : LOGIC_LOW;
    1a9c:	e9 e3       	ldi	r30, 0x39	; 57
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	80 81       	ld	r24, Z
    1aa2:	28 2f       	mov	r18, r24
    1aa4:	30 e0       	ldi	r19, 0x00	; 0
    1aa6:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa8:	88 2f       	mov	r24, r24
    1aaa:	90 e0       	ldi	r25, 0x00	; 0
    1aac:	a9 01       	movw	r20, r18
    1aae:	02 c0       	rjmp	.+4      	; 0x1ab4 <GPIO_readPin+0x82>
    1ab0:	55 95       	asr	r21
    1ab2:	47 95       	ror	r20
    1ab4:	8a 95       	dec	r24
    1ab6:	e2 f7       	brpl	.-8      	; 0x1ab0 <GPIO_readPin+0x7e>
    1ab8:	ca 01       	movw	r24, r20
    1aba:	81 70       	andi	r24, 0x01	; 1
    1abc:	90 70       	andi	r25, 0x00	; 0
    1abe:	88 23       	and	r24, r24
    1ac0:	19 f0       	breq	.+6      	; 0x1ac8 <GPIO_readPin+0x96>
    1ac2:	51 e0       	ldi	r21, 0x01	; 1
    1ac4:	5e 83       	std	Y+6, r21	; 0x06
    1ac6:	01 c0       	rjmp	.+2      	; 0x1aca <GPIO_readPin+0x98>
    1ac8:	1e 82       	std	Y+6, r1	; 0x06
    1aca:	8e 81       	ldd	r24, Y+6	; 0x06
    1acc:	89 87       	std	Y+9, r24	; 0x09
    1ace:	4f c0       	rjmp	.+158    	; 0x1b6e <GPIO_readPin+0x13c>
			break;
		case PORTB_ID:
			return BIT_IS_SET(PINB, pin_num) ? LOGIC_HIGH : LOGIC_LOW;
    1ad0:	e6 e3       	ldi	r30, 0x36	; 54
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	28 2f       	mov	r18, r24
    1ad8:	30 e0       	ldi	r19, 0x00	; 0
    1ada:	8a 81       	ldd	r24, Y+2	; 0x02
    1adc:	88 2f       	mov	r24, r24
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	a9 01       	movw	r20, r18
    1ae2:	02 c0       	rjmp	.+4      	; 0x1ae8 <GPIO_readPin+0xb6>
    1ae4:	55 95       	asr	r21
    1ae6:	47 95       	ror	r20
    1ae8:	8a 95       	dec	r24
    1aea:	e2 f7       	brpl	.-8      	; 0x1ae4 <GPIO_readPin+0xb2>
    1aec:	ca 01       	movw	r24, r20
    1aee:	81 70       	andi	r24, 0x01	; 1
    1af0:	90 70       	andi	r25, 0x00	; 0
    1af2:	88 23       	and	r24, r24
    1af4:	19 f0       	breq	.+6      	; 0x1afc <GPIO_readPin+0xca>
    1af6:	51 e0       	ldi	r21, 0x01	; 1
    1af8:	5d 83       	std	Y+5, r21	; 0x05
    1afa:	01 c0       	rjmp	.+2      	; 0x1afe <GPIO_readPin+0xcc>
    1afc:	1d 82       	std	Y+5, r1	; 0x05
    1afe:	8d 81       	ldd	r24, Y+5	; 0x05
    1b00:	89 87       	std	Y+9, r24	; 0x09
    1b02:	35 c0       	rjmp	.+106    	; 0x1b6e <GPIO_readPin+0x13c>
			break;
		case PORTC_ID:
			return BIT_IS_SET(PINC, pin_num) ? LOGIC_HIGH : LOGIC_LOW;
    1b04:	e3 e3       	ldi	r30, 0x33	; 51
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	80 81       	ld	r24, Z
    1b0a:	28 2f       	mov	r18, r24
    1b0c:	30 e0       	ldi	r19, 0x00	; 0
    1b0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b10:	88 2f       	mov	r24, r24
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	a9 01       	movw	r20, r18
    1b16:	02 c0       	rjmp	.+4      	; 0x1b1c <GPIO_readPin+0xea>
    1b18:	55 95       	asr	r21
    1b1a:	47 95       	ror	r20
    1b1c:	8a 95       	dec	r24
    1b1e:	e2 f7       	brpl	.-8      	; 0x1b18 <GPIO_readPin+0xe6>
    1b20:	ca 01       	movw	r24, r20
    1b22:	81 70       	andi	r24, 0x01	; 1
    1b24:	90 70       	andi	r25, 0x00	; 0
    1b26:	88 23       	and	r24, r24
    1b28:	19 f0       	breq	.+6      	; 0x1b30 <GPIO_readPin+0xfe>
    1b2a:	51 e0       	ldi	r21, 0x01	; 1
    1b2c:	5c 83       	std	Y+4, r21	; 0x04
    1b2e:	01 c0       	rjmp	.+2      	; 0x1b32 <GPIO_readPin+0x100>
    1b30:	1c 82       	std	Y+4, r1	; 0x04
    1b32:	8c 81       	ldd	r24, Y+4	; 0x04
    1b34:	89 87       	std	Y+9, r24	; 0x09
    1b36:	1b c0       	rjmp	.+54     	; 0x1b6e <GPIO_readPin+0x13c>
			break;
		case PORTD_ID:
			return BIT_IS_SET(PIND, pin_num) ? LOGIC_HIGH : LOGIC_LOW;
    1b38:	e0 e3       	ldi	r30, 0x30	; 48
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	80 81       	ld	r24, Z
    1b3e:	28 2f       	mov	r18, r24
    1b40:	30 e0       	ldi	r19, 0x00	; 0
    1b42:	8a 81       	ldd	r24, Y+2	; 0x02
    1b44:	88 2f       	mov	r24, r24
    1b46:	90 e0       	ldi	r25, 0x00	; 0
    1b48:	a9 01       	movw	r20, r18
    1b4a:	02 c0       	rjmp	.+4      	; 0x1b50 <GPIO_readPin+0x11e>
    1b4c:	55 95       	asr	r21
    1b4e:	47 95       	ror	r20
    1b50:	8a 95       	dec	r24
    1b52:	e2 f7       	brpl	.-8      	; 0x1b4c <GPIO_readPin+0x11a>
    1b54:	ca 01       	movw	r24, r20
    1b56:	81 70       	andi	r24, 0x01	; 1
    1b58:	90 70       	andi	r25, 0x00	; 0
    1b5a:	88 23       	and	r24, r24
    1b5c:	19 f0       	breq	.+6      	; 0x1b64 <GPIO_readPin+0x132>
    1b5e:	51 e0       	ldi	r21, 0x01	; 1
    1b60:	5b 83       	std	Y+3, r21	; 0x03
    1b62:	01 c0       	rjmp	.+2      	; 0x1b66 <GPIO_readPin+0x134>
    1b64:	1b 82       	std	Y+3, r1	; 0x03
    1b66:	8b 81       	ldd	r24, Y+3	; 0x03
    1b68:	89 87       	std	Y+9, r24	; 0x09
    1b6a:	01 c0       	rjmp	.+2      	; 0x1b6e <GPIO_readPin+0x13c>
    1b6c:	02 c0       	rjmp	.+4      	; 0x1b72 <GPIO_readPin+0x140>
			break;
		}
	}
}
    1b6e:	99 85       	ldd	r25, Y+9	; 0x09
    1b70:	9a 87       	std	Y+10, r25	; 0x0a
    1b72:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b74:	2a 96       	adiw	r28, 0x0a	; 10
    1b76:	0f b6       	in	r0, 0x3f	; 63
    1b78:	f8 94       	cli
    1b7a:	de bf       	out	0x3e, r29	; 62
    1b7c:	0f be       	out	0x3f, r0	; 63
    1b7e:	cd bf       	out	0x3d, r28	; 61
    1b80:	cf 91       	pop	r28
    1b82:	df 91       	pop	r29
    1b84:	08 95       	ret

00001b86 <GPIO_setupPortDirection>:
 * Setup the direction of the required port all pins input/output.
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction) {
    1b86:	df 93       	push	r29
    1b88:	cf 93       	push	r28
    1b8a:	00 d0       	rcall	.+0      	; 0x1b8c <GPIO_setupPortDirection+0x6>
    1b8c:	00 d0       	rcall	.+0      	; 0x1b8e <GPIO_setupPortDirection+0x8>
    1b8e:	cd b7       	in	r28, 0x3d	; 61
    1b90:	de b7       	in	r29, 0x3e	; 62
    1b92:	89 83       	std	Y+1, r24	; 0x01
    1b94:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS) {
    1b96:	89 81       	ldd	r24, Y+1	; 0x01
    1b98:	84 30       	cpi	r24, 0x04	; 4
    1b9a:	90 f5       	brcc	.+100    	; 0x1c00 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	} else {
		/* Setup the port direction as required */
		switch (port_num) {
    1b9c:	89 81       	ldd	r24, Y+1	; 0x01
    1b9e:	28 2f       	mov	r18, r24
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	3c 83       	std	Y+4, r19	; 0x04
    1ba4:	2b 83       	std	Y+3, r18	; 0x03
    1ba6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba8:	9c 81       	ldd	r25, Y+4	; 0x04
    1baa:	81 30       	cpi	r24, 0x01	; 1
    1bac:	91 05       	cpc	r25, r1
    1bae:	d1 f0       	breq	.+52     	; 0x1be4 <GPIO_setupPortDirection+0x5e>
    1bb0:	2b 81       	ldd	r18, Y+3	; 0x03
    1bb2:	3c 81       	ldd	r19, Y+4	; 0x04
    1bb4:	22 30       	cpi	r18, 0x02	; 2
    1bb6:	31 05       	cpc	r19, r1
    1bb8:	2c f4       	brge	.+10     	; 0x1bc4 <GPIO_setupPortDirection+0x3e>
    1bba:	8b 81       	ldd	r24, Y+3	; 0x03
    1bbc:	9c 81       	ldd	r25, Y+4	; 0x04
    1bbe:	00 97       	sbiw	r24, 0x00	; 0
    1bc0:	61 f0       	breq	.+24     	; 0x1bda <GPIO_setupPortDirection+0x54>
    1bc2:	1e c0       	rjmp	.+60     	; 0x1c00 <GPIO_setupPortDirection+0x7a>
    1bc4:	2b 81       	ldd	r18, Y+3	; 0x03
    1bc6:	3c 81       	ldd	r19, Y+4	; 0x04
    1bc8:	22 30       	cpi	r18, 0x02	; 2
    1bca:	31 05       	cpc	r19, r1
    1bcc:	81 f0       	breq	.+32     	; 0x1bee <GPIO_setupPortDirection+0x68>
    1bce:	8b 81       	ldd	r24, Y+3	; 0x03
    1bd0:	9c 81       	ldd	r25, Y+4	; 0x04
    1bd2:	83 30       	cpi	r24, 0x03	; 3
    1bd4:	91 05       	cpc	r25, r1
    1bd6:	81 f0       	breq	.+32     	; 0x1bf8 <GPIO_setupPortDirection+0x72>
    1bd8:	13 c0       	rjmp	.+38     	; 0x1c00 <GPIO_setupPortDirection+0x7a>
		case PORTA_ID:
			DDRA = direction;
    1bda:	ea e3       	ldi	r30, 0x3A	; 58
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	8a 81       	ldd	r24, Y+2	; 0x02
    1be0:	80 83       	st	Z, r24
    1be2:	0e c0       	rjmp	.+28     	; 0x1c00 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1be4:	e7 e3       	ldi	r30, 0x37	; 55
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bea:	80 83       	st	Z, r24
    1bec:	09 c0       	rjmp	.+18     	; 0x1c00 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1bee:	e4 e3       	ldi	r30, 0x34	; 52
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf4:	80 83       	st	Z, r24
    1bf6:	04 c0       	rjmp	.+8      	; 0x1c00 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1bf8:	e1 e3       	ldi	r30, 0x31	; 49
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfe:	80 83       	st	Z, r24
			break;
		}
	}
}
    1c00:	0f 90       	pop	r0
    1c02:	0f 90       	pop	r0
    1c04:	0f 90       	pop	r0
    1c06:	0f 90       	pop	r0
    1c08:	cf 91       	pop	r28
    1c0a:	df 91       	pop	r29
    1c0c:	08 95       	ret

00001c0e <GPIO_writePort>:
 * Write the value on the required port.
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value) {
    1c0e:	df 93       	push	r29
    1c10:	cf 93       	push	r28
    1c12:	00 d0       	rcall	.+0      	; 0x1c14 <GPIO_writePort+0x6>
    1c14:	00 d0       	rcall	.+0      	; 0x1c16 <GPIO_writePort+0x8>
    1c16:	cd b7       	in	r28, 0x3d	; 61
    1c18:	de b7       	in	r29, 0x3e	; 62
    1c1a:	89 83       	std	Y+1, r24	; 0x01
    1c1c:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS) {
    1c1e:	89 81       	ldd	r24, Y+1	; 0x01
    1c20:	84 30       	cpi	r24, 0x04	; 4
    1c22:	90 f5       	brcc	.+100    	; 0x1c88 <GPIO_writePort+0x7a>
		/* Do Nothing */
	} else {
		/* Write the required port as required */
		switch (port_num) {
    1c24:	89 81       	ldd	r24, Y+1	; 0x01
    1c26:	28 2f       	mov	r18, r24
    1c28:	30 e0       	ldi	r19, 0x00	; 0
    1c2a:	3c 83       	std	Y+4, r19	; 0x04
    1c2c:	2b 83       	std	Y+3, r18	; 0x03
    1c2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c30:	9c 81       	ldd	r25, Y+4	; 0x04
    1c32:	81 30       	cpi	r24, 0x01	; 1
    1c34:	91 05       	cpc	r25, r1
    1c36:	d1 f0       	breq	.+52     	; 0x1c6c <GPIO_writePort+0x5e>
    1c38:	2b 81       	ldd	r18, Y+3	; 0x03
    1c3a:	3c 81       	ldd	r19, Y+4	; 0x04
    1c3c:	22 30       	cpi	r18, 0x02	; 2
    1c3e:	31 05       	cpc	r19, r1
    1c40:	2c f4       	brge	.+10     	; 0x1c4c <GPIO_writePort+0x3e>
    1c42:	8b 81       	ldd	r24, Y+3	; 0x03
    1c44:	9c 81       	ldd	r25, Y+4	; 0x04
    1c46:	00 97       	sbiw	r24, 0x00	; 0
    1c48:	61 f0       	breq	.+24     	; 0x1c62 <GPIO_writePort+0x54>
    1c4a:	1e c0       	rjmp	.+60     	; 0x1c88 <GPIO_writePort+0x7a>
    1c4c:	2b 81       	ldd	r18, Y+3	; 0x03
    1c4e:	3c 81       	ldd	r19, Y+4	; 0x04
    1c50:	22 30       	cpi	r18, 0x02	; 2
    1c52:	31 05       	cpc	r19, r1
    1c54:	81 f0       	breq	.+32     	; 0x1c76 <GPIO_writePort+0x68>
    1c56:	8b 81       	ldd	r24, Y+3	; 0x03
    1c58:	9c 81       	ldd	r25, Y+4	; 0x04
    1c5a:	83 30       	cpi	r24, 0x03	; 3
    1c5c:	91 05       	cpc	r25, r1
    1c5e:	81 f0       	breq	.+32     	; 0x1c80 <GPIO_writePort+0x72>
    1c60:	13 c0       	rjmp	.+38     	; 0x1c88 <GPIO_writePort+0x7a>
		case PORTA_ID:
			PORTA = value;
    1c62:	eb e3       	ldi	r30, 0x3B	; 59
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	8a 81       	ldd	r24, Y+2	; 0x02
    1c68:	80 83       	st	Z, r24
    1c6a:	0e c0       	rjmp	.+28     	; 0x1c88 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1c6c:	e8 e3       	ldi	r30, 0x38	; 56
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	8a 81       	ldd	r24, Y+2	; 0x02
    1c72:	80 83       	st	Z, r24
    1c74:	09 c0       	rjmp	.+18     	; 0x1c88 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1c76:	e5 e3       	ldi	r30, 0x35	; 53
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c7c:	80 83       	st	Z, r24
    1c7e:	04 c0       	rjmp	.+8      	; 0x1c88 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1c80:	e2 e3       	ldi	r30, 0x32	; 50
    1c82:	f0 e0       	ldi	r31, 0x00	; 0
    1c84:	8a 81       	ldd	r24, Y+2	; 0x02
    1c86:	80 83       	st	Z, r24
			break;
		}
	}
}
    1c88:	0f 90       	pop	r0
    1c8a:	0f 90       	pop	r0
    1c8c:	0f 90       	pop	r0
    1c8e:	0f 90       	pop	r0
    1c90:	cf 91       	pop	r28
    1c92:	df 91       	pop	r29
    1c94:	08 95       	ret

00001c96 <GPIO_readPort>:
/*
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num) {
    1c96:	df 93       	push	r29
    1c98:	cf 93       	push	r28
    1c9a:	00 d0       	rcall	.+0      	; 0x1c9c <GPIO_readPort+0x6>
    1c9c:	00 d0       	rcall	.+0      	; 0x1c9e <GPIO_readPort+0x8>
    1c9e:	0f 92       	push	r0
    1ca0:	cd b7       	in	r28, 0x3d	; 61
    1ca2:	de b7       	in	r29, 0x3e	; 62
    1ca4:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS) {
    1ca6:	89 81       	ldd	r24, Y+1	; 0x01
    1ca8:	84 30       	cpi	r24, 0x04	; 4
    1caa:	10 f0       	brcs	.+4      	; 0x1cb0 <GPIO_readPort+0x1a>
		return 0; // if the port does not exist
    1cac:	1c 82       	std	Y+4, r1	; 0x04
    1cae:	34 c0       	rjmp	.+104    	; 0x1d18 <GPIO_readPort+0x82>
	} else {
		/* Get the required pin */
		switch (port_num) {
    1cb0:	89 81       	ldd	r24, Y+1	; 0x01
    1cb2:	28 2f       	mov	r18, r24
    1cb4:	30 e0       	ldi	r19, 0x00	; 0
    1cb6:	3b 83       	std	Y+3, r19	; 0x03
    1cb8:	2a 83       	std	Y+2, r18	; 0x02
    1cba:	8a 81       	ldd	r24, Y+2	; 0x02
    1cbc:	9b 81       	ldd	r25, Y+3	; 0x03
    1cbe:	81 30       	cpi	r24, 0x01	; 1
    1cc0:	91 05       	cpc	r25, r1
    1cc2:	d1 f0       	breq	.+52     	; 0x1cf8 <GPIO_readPort+0x62>
    1cc4:	2a 81       	ldd	r18, Y+2	; 0x02
    1cc6:	3b 81       	ldd	r19, Y+3	; 0x03
    1cc8:	22 30       	cpi	r18, 0x02	; 2
    1cca:	31 05       	cpc	r19, r1
    1ccc:	2c f4       	brge	.+10     	; 0x1cd8 <GPIO_readPort+0x42>
    1cce:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd0:	9b 81       	ldd	r25, Y+3	; 0x03
    1cd2:	00 97       	sbiw	r24, 0x00	; 0
    1cd4:	61 f0       	breq	.+24     	; 0x1cee <GPIO_readPort+0x58>
    1cd6:	1f c0       	rjmp	.+62     	; 0x1d16 <GPIO_readPort+0x80>
    1cd8:	2a 81       	ldd	r18, Y+2	; 0x02
    1cda:	3b 81       	ldd	r19, Y+3	; 0x03
    1cdc:	22 30       	cpi	r18, 0x02	; 2
    1cde:	31 05       	cpc	r19, r1
    1ce0:	81 f0       	breq	.+32     	; 0x1d02 <GPIO_readPort+0x6c>
    1ce2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce4:	9b 81       	ldd	r25, Y+3	; 0x03
    1ce6:	83 30       	cpi	r24, 0x03	; 3
    1ce8:	91 05       	cpc	r25, r1
    1cea:	81 f0       	breq	.+32     	; 0x1d0c <GPIO_readPort+0x76>
    1cec:	14 c0       	rjmp	.+40     	; 0x1d16 <GPIO_readPort+0x80>
		case PORTA_ID:
			return PINA;
    1cee:	e9 e3       	ldi	r30, 0x39	; 57
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	90 81       	ld	r25, Z
    1cf4:	9c 83       	std	Y+4, r25	; 0x04
    1cf6:	10 c0       	rjmp	.+32     	; 0x1d18 <GPIO_readPort+0x82>
			break;
		case PORTB_ID:
			return PINB;
    1cf8:	e6 e3       	ldi	r30, 0x36	; 54
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	20 81       	ld	r18, Z
    1cfe:	2c 83       	std	Y+4, r18	; 0x04
    1d00:	0b c0       	rjmp	.+22     	; 0x1d18 <GPIO_readPort+0x82>
			break;
		case PORTC_ID:
			return PINC;
    1d02:	e3 e3       	ldi	r30, 0x33	; 51
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	30 81       	ld	r19, Z
    1d08:	3c 83       	std	Y+4, r19	; 0x04
    1d0a:	06 c0       	rjmp	.+12     	; 0x1d18 <GPIO_readPort+0x82>
			break;
		case PORTD_ID:
			return PIND;
    1d0c:	e0 e3       	ldi	r30, 0x30	; 48
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	80 81       	ld	r24, Z
    1d12:	8c 83       	std	Y+4, r24	; 0x04
    1d14:	01 c0       	rjmp	.+2      	; 0x1d18 <GPIO_readPort+0x82>
    1d16:	02 c0       	rjmp	.+4      	; 0x1d1c <GPIO_readPort+0x86>
			break;
		}
	}
}
    1d18:	9c 81       	ldd	r25, Y+4	; 0x04
    1d1a:	9d 83       	std	Y+5, r25	; 0x05
    1d1c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d1e:	0f 90       	pop	r0
    1d20:	0f 90       	pop	r0
    1d22:	0f 90       	pop	r0
    1d24:	0f 90       	pop	r0
    1d26:	0f 90       	pop	r0
    1d28:	cf 91       	pop	r28
    1d2a:	df 91       	pop	r29
    1d2c:	08 95       	ret

00001d2e <GPIO_togglePin>:


uint8 GPIO_togglePin(uint8 port_num, uint8 pin_num){
    1d2e:	df 93       	push	r29
    1d30:	cf 93       	push	r28
    1d32:	00 d0       	rcall	.+0      	; 0x1d34 <GPIO_togglePin+0x6>
    1d34:	00 d0       	rcall	.+0      	; 0x1d36 <GPIO_togglePin+0x8>
    1d36:	00 d0       	rcall	.+0      	; 0x1d38 <GPIO_togglePin+0xa>
    1d38:	cd b7       	in	r28, 0x3d	; 61
    1d3a:	de b7       	in	r29, 0x3e	; 62
    1d3c:	89 83       	std	Y+1, r24	; 0x01
    1d3e:	6a 83       	std	Y+2, r22	; 0x02
	/*
		 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
		 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
		 * In this case the input is not valid port/pin number
		 */
		if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)) {
    1d40:	8a 81       	ldd	r24, Y+2	; 0x02
    1d42:	88 30       	cpi	r24, 0x08	; 8
    1d44:	08 f0       	brcs	.+2      	; 0x1d48 <GPIO_togglePin+0x1a>
    1d46:	7b c0       	rjmp	.+246    	; 0x1e3e <GPIO_togglePin+0x110>
    1d48:	89 81       	ldd	r24, Y+1	; 0x01
    1d4a:	84 30       	cpi	r24, 0x04	; 4
    1d4c:	08 f0       	brcs	.+2      	; 0x1d50 <GPIO_togglePin+0x22>
    1d4e:	77 c0       	rjmp	.+238    	; 0x1e3e <GPIO_togglePin+0x110>
			/*Do nothing*/
		} else {
			/* getting the required pin value */
			switch (port_num) {
    1d50:	89 81       	ldd	r24, Y+1	; 0x01
    1d52:	28 2f       	mov	r18, r24
    1d54:	30 e0       	ldi	r19, 0x00	; 0
    1d56:	3d 83       	std	Y+5, r19	; 0x05
    1d58:	2c 83       	std	Y+4, r18	; 0x04
    1d5a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d5c:	9d 81       	ldd	r25, Y+5	; 0x05
    1d5e:	81 30       	cpi	r24, 0x01	; 1
    1d60:	91 05       	cpc	r25, r1
    1d62:	61 f1       	breq	.+88     	; 0x1dbc <GPIO_togglePin+0x8e>
    1d64:	2c 81       	ldd	r18, Y+4	; 0x04
    1d66:	3d 81       	ldd	r19, Y+5	; 0x05
    1d68:	22 30       	cpi	r18, 0x02	; 2
    1d6a:	31 05       	cpc	r19, r1
    1d6c:	2c f4       	brge	.+10     	; 0x1d78 <GPIO_togglePin+0x4a>
    1d6e:	8c 81       	ldd	r24, Y+4	; 0x04
    1d70:	9d 81       	ldd	r25, Y+5	; 0x05
    1d72:	00 97       	sbiw	r24, 0x00	; 0
    1d74:	69 f0       	breq	.+26     	; 0x1d90 <GPIO_togglePin+0x62>
    1d76:	63 c0       	rjmp	.+198    	; 0x1e3e <GPIO_togglePin+0x110>
    1d78:	2c 81       	ldd	r18, Y+4	; 0x04
    1d7a:	3d 81       	ldd	r19, Y+5	; 0x05
    1d7c:	22 30       	cpi	r18, 0x02	; 2
    1d7e:	31 05       	cpc	r19, r1
    1d80:	91 f1       	breq	.+100    	; 0x1de6 <GPIO_togglePin+0xb8>
    1d82:	8c 81       	ldd	r24, Y+4	; 0x04
    1d84:	9d 81       	ldd	r25, Y+5	; 0x05
    1d86:	83 30       	cpi	r24, 0x03	; 3
    1d88:	91 05       	cpc	r25, r1
    1d8a:	09 f4       	brne	.+2      	; 0x1d8e <GPIO_togglePin+0x60>
    1d8c:	42 c0       	rjmp	.+132    	; 0x1e12 <GPIO_togglePin+0xe4>
    1d8e:	57 c0       	rjmp	.+174    	; 0x1e3e <GPIO_togglePin+0x110>
			case PORTA_ID:
				return TOGGLE_BIT(PORTA,pin_num);
    1d90:	ab e3       	ldi	r26, 0x3B	; 59
    1d92:	b0 e0       	ldi	r27, 0x00	; 0
    1d94:	eb e3       	ldi	r30, 0x3B	; 59
    1d96:	f0 e0       	ldi	r31, 0x00	; 0
    1d98:	80 81       	ld	r24, Z
    1d9a:	48 2f       	mov	r20, r24
    1d9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d9e:	28 2f       	mov	r18, r24
    1da0:	30 e0       	ldi	r19, 0x00	; 0
    1da2:	81 e0       	ldi	r24, 0x01	; 1
    1da4:	90 e0       	ldi	r25, 0x00	; 0
    1da6:	02 2e       	mov	r0, r18
    1da8:	02 c0       	rjmp	.+4      	; 0x1dae <GPIO_togglePin+0x80>
    1daa:	88 0f       	add	r24, r24
    1dac:	99 1f       	adc	r25, r25
    1dae:	0a 94       	dec	r0
    1db0:	e2 f7       	brpl	.-8      	; 0x1daa <GPIO_togglePin+0x7c>
    1db2:	84 27       	eor	r24, r20
    1db4:	8c 93       	st	X, r24
    1db6:	9c 91       	ld	r25, X
    1db8:	9b 83       	std	Y+3, r25	; 0x03
    1dba:	42 c0       	rjmp	.+132    	; 0x1e40 <GPIO_togglePin+0x112>
				break;
			case PORTB_ID:
				return TOGGLE_BIT(PORTB,pin_num);
    1dbc:	a8 e3       	ldi	r26, 0x38	; 56
    1dbe:	b0 e0       	ldi	r27, 0x00	; 0
    1dc0:	e8 e3       	ldi	r30, 0x38	; 56
    1dc2:	f0 e0       	ldi	r31, 0x00	; 0
    1dc4:	80 81       	ld	r24, Z
    1dc6:	48 2f       	mov	r20, r24
    1dc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1dca:	28 2f       	mov	r18, r24
    1dcc:	30 e0       	ldi	r19, 0x00	; 0
    1dce:	81 e0       	ldi	r24, 0x01	; 1
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	02 c0       	rjmp	.+4      	; 0x1dd8 <GPIO_togglePin+0xaa>
    1dd4:	88 0f       	add	r24, r24
    1dd6:	99 1f       	adc	r25, r25
    1dd8:	2a 95       	dec	r18
    1dda:	e2 f7       	brpl	.-8      	; 0x1dd4 <GPIO_togglePin+0xa6>
    1ddc:	84 27       	eor	r24, r20
    1dde:	8c 93       	st	X, r24
    1de0:	2c 91       	ld	r18, X
    1de2:	2b 83       	std	Y+3, r18	; 0x03
    1de4:	2d c0       	rjmp	.+90     	; 0x1e40 <GPIO_togglePin+0x112>
				break;
			case PORTC_ID:
				return TOGGLE_BIT(PORTC,pin_num);
    1de6:	a5 e3       	ldi	r26, 0x35	; 53
    1de8:	b0 e0       	ldi	r27, 0x00	; 0
    1dea:	e5 e3       	ldi	r30, 0x35	; 53
    1dec:	f0 e0       	ldi	r31, 0x00	; 0
    1dee:	80 81       	ld	r24, Z
    1df0:	48 2f       	mov	r20, r24
    1df2:	8a 81       	ldd	r24, Y+2	; 0x02
    1df4:	28 2f       	mov	r18, r24
    1df6:	30 e0       	ldi	r19, 0x00	; 0
    1df8:	81 e0       	ldi	r24, 0x01	; 1
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	02 2e       	mov	r0, r18
    1dfe:	02 c0       	rjmp	.+4      	; 0x1e04 <GPIO_togglePin+0xd6>
    1e00:	88 0f       	add	r24, r24
    1e02:	99 1f       	adc	r25, r25
    1e04:	0a 94       	dec	r0
    1e06:	e2 f7       	brpl	.-8      	; 0x1e00 <GPIO_togglePin+0xd2>
    1e08:	84 27       	eor	r24, r20
    1e0a:	8c 93       	st	X, r24
    1e0c:	3c 91       	ld	r19, X
    1e0e:	3b 83       	std	Y+3, r19	; 0x03
    1e10:	17 c0       	rjmp	.+46     	; 0x1e40 <GPIO_togglePin+0x112>
				break;
			case PORTD_ID:
				return TOGGLE_BIT(PORTD,pin_num);
    1e12:	a2 e3       	ldi	r26, 0x32	; 50
    1e14:	b0 e0       	ldi	r27, 0x00	; 0
    1e16:	e2 e3       	ldi	r30, 0x32	; 50
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	80 81       	ld	r24, Z
    1e1c:	48 2f       	mov	r20, r24
    1e1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e20:	28 2f       	mov	r18, r24
    1e22:	30 e0       	ldi	r19, 0x00	; 0
    1e24:	81 e0       	ldi	r24, 0x01	; 1
    1e26:	90 e0       	ldi	r25, 0x00	; 0
    1e28:	02 2e       	mov	r0, r18
    1e2a:	02 c0       	rjmp	.+4      	; 0x1e30 <GPIO_togglePin+0x102>
    1e2c:	88 0f       	add	r24, r24
    1e2e:	99 1f       	adc	r25, r25
    1e30:	0a 94       	dec	r0
    1e32:	e2 f7       	brpl	.-8      	; 0x1e2c <GPIO_togglePin+0xfe>
    1e34:	84 27       	eor	r24, r20
    1e36:	8c 93       	st	X, r24
    1e38:	8c 91       	ld	r24, X
    1e3a:	8b 83       	std	Y+3, r24	; 0x03
    1e3c:	01 c0       	rjmp	.+2      	; 0x1e40 <GPIO_togglePin+0x112>
    1e3e:	02 c0       	rjmp	.+4      	; 0x1e44 <GPIO_togglePin+0x116>
				break;
			}
		}
}
    1e40:	9b 81       	ldd	r25, Y+3	; 0x03
    1e42:	9e 83       	std	Y+6, r25	; 0x06
    1e44:	8e 81       	ldd	r24, Y+6	; 0x06
    1e46:	26 96       	adiw	r28, 0x06	; 6
    1e48:	0f b6       	in	r0, 0x3f	; 63
    1e4a:	f8 94       	cli
    1e4c:	de bf       	out	0x3e, r29	; 62
    1e4e:	0f be       	out	0x3f, r0	; 63
    1e50:	cd bf       	out	0x3d, r28	; 61
    1e52:	cf 91       	pop	r28
    1e54:	df 91       	pop	r29
    1e56:	08 95       	ret

00001e58 <ADC_init>:
#include "avr/io.h"
#include "../../common_macros.h"
/*
 * Description: Initing the ADC Module
 * */
void ADC_init (const ADC_ConfigType const* config_ptr){
    1e58:	df 93       	push	r29
    1e5a:	cf 93       	push	r28
    1e5c:	00 d0       	rcall	.+0      	; 0x1e5e <ADC_init+0x6>
    1e5e:	cd b7       	in	r28, 0x3d	; 61
    1e60:	de b7       	in	r29, 0x3e	; 62
    1e62:	9a 83       	std	Y+2, r25	; 0x02
    1e64:	89 83       	std	Y+1, r24	; 0x01


	ADMUX = (config_ptr->ref_volts)<<6;
    1e66:	a7 e2       	ldi	r26, 0x27	; 39
    1e68:	b0 e0       	ldi	r27, 0x00	; 0
    1e6a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e6c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e6e:	80 81       	ld	r24, Z
    1e70:	82 95       	swap	r24
    1e72:	88 0f       	add	r24, r24
    1e74:	88 0f       	add	r24, r24
    1e76:	80 7c       	andi	r24, 0xC0	; 192
    1e78:	8c 93       	st	X, r24
	CLEAR_BIT(ADMUX,ADLAR);
    1e7a:	a7 e2       	ldi	r26, 0x27	; 39
    1e7c:	b0 e0       	ldi	r27, 0x00	; 0
    1e7e:	e7 e2       	ldi	r30, 0x27	; 39
    1e80:	f0 e0       	ldi	r31, 0x00	; 0
    1e82:	80 81       	ld	r24, Z
    1e84:	8f 7d       	andi	r24, 0xDF	; 223
    1e86:	8c 93       	st	X, r24
	ADMUX &= 0xE0; /*selecting the channel zero as default*/
    1e88:	a7 e2       	ldi	r26, 0x27	; 39
    1e8a:	b0 e0       	ldi	r27, 0x00	; 0
    1e8c:	e7 e2       	ldi	r30, 0x27	; 39
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	80 81       	ld	r24, Z
    1e92:	80 7e       	andi	r24, 0xE0	; 224
    1e94:	8c 93       	st	X, r24

	SET_BIT(ADCSRA,ADEN);
    1e96:	a6 e2       	ldi	r26, 0x26	; 38
    1e98:	b0 e0       	ldi	r27, 0x00	; 0
    1e9a:	e6 e2       	ldi	r30, 0x26	; 38
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	80 81       	ld	r24, Z
    1ea0:	80 68       	ori	r24, 0x80	; 128
    1ea2:	8c 93       	st	X, r24
	CLEAR_BIT(ADCSRA,ADIE);
    1ea4:	a6 e2       	ldi	r26, 0x26	; 38
    1ea6:	b0 e0       	ldi	r27, 0x00	; 0
    1ea8:	e6 e2       	ldi	r30, 0x26	; 38
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	80 81       	ld	r24, Z
    1eae:	87 7f       	andi	r24, 0xF7	; 247
    1eb0:	8c 93       	st	X, r24

	ADCSRA=(ADCSRA&0xF8)|((config_ptr->prescaler)|(0x07));
    1eb2:	a6 e2       	ldi	r26, 0x26	; 38
    1eb4:	b0 e0       	ldi	r27, 0x00	; 0
    1eb6:	e6 e2       	ldi	r30, 0x26	; 38
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	80 81       	ld	r24, Z
    1ebc:	98 2f       	mov	r25, r24
    1ebe:	98 7f       	andi	r25, 0xF8	; 248
    1ec0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ec4:	81 81       	ldd	r24, Z+1	; 0x01
    1ec6:	87 60       	ori	r24, 0x07	; 7
    1ec8:	89 2b       	or	r24, r25
    1eca:	8c 93       	st	X, r24

}
    1ecc:	0f 90       	pop	r0
    1ece:	0f 90       	pop	r0
    1ed0:	cf 91       	pop	r28
    1ed2:	df 91       	pop	r29
    1ed4:	08 95       	ret

00001ed6 <ADC_readChannel>:
/*
 * Description: reading the required channel from the ADC
 * */
uint16 ADC_readChannel(ADC_Channel channel){
    1ed6:	df 93       	push	r29
    1ed8:	cf 93       	push	r28
    1eda:	0f 92       	push	r0
    1edc:	cd b7       	in	r28, 0x3d	; 61
    1ede:	de b7       	in	r29, 0x3e	; 62
    1ee0:	89 83       	std	Y+1, r24	; 0x01
	ADMUX=(ADMUX&0xF8)|((channel)&(0x07));
    1ee2:	a7 e2       	ldi	r26, 0x27	; 39
    1ee4:	b0 e0       	ldi	r27, 0x00	; 0
    1ee6:	e7 e2       	ldi	r30, 0x27	; 39
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	80 81       	ld	r24, Z
    1eec:	98 2f       	mov	r25, r24
    1eee:	98 7f       	andi	r25, 0xF8	; 248
    1ef0:	89 81       	ldd	r24, Y+1	; 0x01
    1ef2:	87 70       	andi	r24, 0x07	; 7
    1ef4:	89 2b       	or	r24, r25
    1ef6:	8c 93       	st	X, r24

	SET_BIT(ADCSRA,ADSC);
    1ef8:	a6 e2       	ldi	r26, 0x26	; 38
    1efa:	b0 e0       	ldi	r27, 0x00	; 0
    1efc:	e6 e2       	ldi	r30, 0x26	; 38
    1efe:	f0 e0       	ldi	r31, 0x00	; 0
    1f00:	80 81       	ld	r24, Z
    1f02:	80 64       	ori	r24, 0x40	; 64
    1f04:	8c 93       	st	X, r24

	while(!(GET_BIT(ADCSRA,ADIF)));
    1f06:	e6 e2       	ldi	r30, 0x26	; 38
    1f08:	f0 e0       	ldi	r31, 0x00	; 0
    1f0a:	80 81       	ld	r24, Z
    1f0c:	88 2f       	mov	r24, r24
    1f0e:	90 e0       	ldi	r25, 0x00	; 0
    1f10:	80 71       	andi	r24, 0x10	; 16
    1f12:	90 70       	andi	r25, 0x00	; 0
    1f14:	95 95       	asr	r25
    1f16:	87 95       	ror	r24
    1f18:	95 95       	asr	r25
    1f1a:	87 95       	ror	r24
    1f1c:	95 95       	asr	r25
    1f1e:	87 95       	ror	r24
    1f20:	95 95       	asr	r25
    1f22:	87 95       	ror	r24
    1f24:	00 97       	sbiw	r24, 0x00	; 0
    1f26:	79 f3       	breq	.-34     	; 0x1f06 <ADC_readChannel+0x30>

	SET_BIT(ADCSRA,ADIF);
    1f28:	a6 e2       	ldi	r26, 0x26	; 38
    1f2a:	b0 e0       	ldi	r27, 0x00	; 0
    1f2c:	e6 e2       	ldi	r30, 0x26	; 38
    1f2e:	f0 e0       	ldi	r31, 0x00	; 0
    1f30:	80 81       	ld	r24, Z
    1f32:	80 61       	ori	r24, 0x10	; 16
    1f34:	8c 93       	st	X, r24

	return ADC;
    1f36:	e4 e2       	ldi	r30, 0x24	; 36
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	91 81       	ldd	r25, Z+1	; 0x01

}
    1f3e:	0f 90       	pop	r0
    1f40:	cf 91       	pop	r28
    1f42:	df 91       	pop	r29
    1f44:	08 95       	ret

00001f46 <LM35_init>:
#define ADC_MAX_VOLTAGE 2.56
static ADC_ConfigType ADC_configType;
static 	float64 factor = ((float64)MAX_TEMPERATURE*ADC_MAX_VOLTAGE)/((float64)MAX_VOLTAGE*ADC_MAX_READING);


void LM35_init() {
    1f46:	df 93       	push	r29
    1f48:	cf 93       	push	r28
    1f4a:	cd b7       	in	r28, 0x3d	; 61
    1f4c:	de b7       	in	r29, 0x3e	; 62

	ADC_configType.prescaler = ADC_DIVISION_FACTOR_8;
    1f4e:	83 e0       	ldi	r24, 0x03	; 3
    1f50:	80 93 70 01 	sts	0x0170, r24
	ADC_configType.ref_volts = ADC_2_56V;
    1f54:	83 e0       	ldi	r24, 0x03	; 3
    1f56:	80 93 6f 01 	sts	0x016F, r24

	ADC_init(&ADC_configType);
    1f5a:	8f e6       	ldi	r24, 0x6F	; 111
    1f5c:	91 e0       	ldi	r25, 0x01	; 1
    1f5e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <ADC_init>
}
    1f62:	cf 91       	pop	r28
    1f64:	df 91       	pop	r29
    1f66:	08 95       	ret

00001f68 <LM35_readTemp>:

uint16 LM35_readTemp() {
    1f68:	df 93       	push	r29
    1f6a:	cf 93       	push	r28
    1f6c:	00 d0       	rcall	.+0      	; 0x1f6e <LM35_readTemp+0x6>
    1f6e:	cd b7       	in	r28, 0x3d	; 61
    1f70:	de b7       	in	r29, 0x3e	; 62
	uint16 channelReading= ADC_readChannel(LM35_CHANNEL);
    1f72:	83 e0       	ldi	r24, 0x03	; 3
    1f74:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <ADC_readChannel>
    1f78:	9a 83       	std	Y+2, r25	; 0x02
    1f7a:	89 83       	std	Y+1, r24	; 0x01
	return (uint16)((uint32)(factor * channelReading));
    1f7c:	89 81       	ldd	r24, Y+1	; 0x01
    1f7e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f80:	cc 01       	movw	r24, r24
    1f82:	a0 e0       	ldi	r26, 0x00	; 0
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	bc 01       	movw	r22, r24
    1f88:	cd 01       	movw	r24, r26
    1f8a:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    1f8e:	dc 01       	movw	r26, r24
    1f90:	cb 01       	movw	r24, r22
    1f92:	20 91 68 01 	lds	r18, 0x0168
    1f96:	30 91 69 01 	lds	r19, 0x0169
    1f9a:	40 91 6a 01 	lds	r20, 0x016A
    1f9e:	50 91 6b 01 	lds	r21, 0x016B
    1fa2:	bc 01       	movw	r22, r24
    1fa4:	cd 01       	movw	r24, r26
    1fa6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1faa:	dc 01       	movw	r26, r24
    1fac:	cb 01       	movw	r24, r22
    1fae:	bc 01       	movw	r22, r24
    1fb0:	cd 01       	movw	r24, r26
    1fb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb6:	dc 01       	movw	r26, r24
    1fb8:	cb 01       	movw	r24, r22
}
    1fba:	0f 90       	pop	r0
    1fbc:	0f 90       	pop	r0
    1fbe:	cf 91       	pop	r28
    1fc0:	df 91       	pop	r29
    1fc2:	08 95       	ret

00001fc4 <LCD_init>:
 * Description :
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void) {
    1fc4:	df 93       	push	r29
    1fc6:	cf 93       	push	r28
    1fc8:	cd b7       	in	r28, 0x3d	; 61
    1fca:	de b7       	in	r29, 0x3e	; 62
    1fcc:	2f 97       	sbiw	r28, 0x0f	; 15
    1fce:	0f b6       	in	r0, 0x3f	; 63
    1fd0:	f8 94       	cli
    1fd2:	de bf       	out	0x3e, r29	; 62
    1fd4:	0f be       	out	0x3f, r0	; 63
    1fd6:	cd bf       	out	0x3d, r28	; 61
	/* Configure the direction for RS and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID, LCD_RS_PIN_ID, PIN_OUTPUT);
    1fd8:	80 e0       	ldi	r24, 0x00	; 0
    1fda:	60 e0       	ldi	r22, 0x00	; 0
    1fdc:	41 e0       	ldi	r20, 0x01	; 1
    1fde:	0e 94 43 0b 	call	0x1686	; 0x1686 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, PIN_OUTPUT);
    1fe2:	80 e0       	ldi	r24, 0x00	; 0
    1fe4:	61 e0       	ldi	r22, 0x01	; 1
    1fe6:	41 e0       	ldi	r20, 0x01	; 1
    1fe8:	0e 94 43 0b 	call	0x1686	; 0x1686 <GPIO_setupPinDirection>
    1fec:	80 e0       	ldi	r24, 0x00	; 0
    1fee:	90 e0       	ldi	r25, 0x00	; 0
    1ff0:	a0 ea       	ldi	r26, 0xA0	; 160
    1ff2:	b1 e4       	ldi	r27, 0x41	; 65
    1ff4:	8b 87       	std	Y+11, r24	; 0x0b
    1ff6:	9c 87       	std	Y+12, r25	; 0x0c
    1ff8:	ad 87       	std	Y+13, r26	; 0x0d
    1ffa:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ffc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ffe:	7c 85       	ldd	r23, Y+12	; 0x0c
    2000:	8d 85       	ldd	r24, Y+13	; 0x0d
    2002:	9e 85       	ldd	r25, Y+14	; 0x0e
    2004:	20 e0       	ldi	r18, 0x00	; 0
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	4a e7       	ldi	r20, 0x7A	; 122
    200a:	53 e4       	ldi	r21, 0x43	; 67
    200c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2010:	dc 01       	movw	r26, r24
    2012:	cb 01       	movw	r24, r22
    2014:	8f 83       	std	Y+7, r24	; 0x07
    2016:	98 87       	std	Y+8, r25	; 0x08
    2018:	a9 87       	std	Y+9, r26	; 0x09
    201a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    201c:	6f 81       	ldd	r22, Y+7	; 0x07
    201e:	78 85       	ldd	r23, Y+8	; 0x08
    2020:	89 85       	ldd	r24, Y+9	; 0x09
    2022:	9a 85       	ldd	r25, Y+10	; 0x0a
    2024:	20 e0       	ldi	r18, 0x00	; 0
    2026:	30 e0       	ldi	r19, 0x00	; 0
    2028:	40 e8       	ldi	r20, 0x80	; 128
    202a:	5f e3       	ldi	r21, 0x3F	; 63
    202c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2030:	88 23       	and	r24, r24
    2032:	2c f4       	brge	.+10     	; 0x203e <LCD_init+0x7a>
		__ticks = 1;
    2034:	81 e0       	ldi	r24, 0x01	; 1
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	9e 83       	std	Y+6, r25	; 0x06
    203a:	8d 83       	std	Y+5, r24	; 0x05
    203c:	3f c0       	rjmp	.+126    	; 0x20bc <LCD_init+0xf8>
	else if (__tmp > 65535)
    203e:	6f 81       	ldd	r22, Y+7	; 0x07
    2040:	78 85       	ldd	r23, Y+8	; 0x08
    2042:	89 85       	ldd	r24, Y+9	; 0x09
    2044:	9a 85       	ldd	r25, Y+10	; 0x0a
    2046:	20 e0       	ldi	r18, 0x00	; 0
    2048:	3f ef       	ldi	r19, 0xFF	; 255
    204a:	4f e7       	ldi	r20, 0x7F	; 127
    204c:	57 e4       	ldi	r21, 0x47	; 71
    204e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2052:	18 16       	cp	r1, r24
    2054:	4c f5       	brge	.+82     	; 0x20a8 <LCD_init+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2056:	6b 85       	ldd	r22, Y+11	; 0x0b
    2058:	7c 85       	ldd	r23, Y+12	; 0x0c
    205a:	8d 85       	ldd	r24, Y+13	; 0x0d
    205c:	9e 85       	ldd	r25, Y+14	; 0x0e
    205e:	20 e0       	ldi	r18, 0x00	; 0
    2060:	30 e0       	ldi	r19, 0x00	; 0
    2062:	40 e2       	ldi	r20, 0x20	; 32
    2064:	51 e4       	ldi	r21, 0x41	; 65
    2066:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    206a:	dc 01       	movw	r26, r24
    206c:	cb 01       	movw	r24, r22
    206e:	bc 01       	movw	r22, r24
    2070:	cd 01       	movw	r24, r26
    2072:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2076:	dc 01       	movw	r26, r24
    2078:	cb 01       	movw	r24, r22
    207a:	9e 83       	std	Y+6, r25	; 0x06
    207c:	8d 83       	std	Y+5, r24	; 0x05
    207e:	0f c0       	rjmp	.+30     	; 0x209e <LCD_init+0xda>
    2080:	89 e1       	ldi	r24, 0x19	; 25
    2082:	90 e0       	ldi	r25, 0x00	; 0
    2084:	9c 83       	std	Y+4, r25	; 0x04
    2086:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2088:	8b 81       	ldd	r24, Y+3	; 0x03
    208a:	9c 81       	ldd	r25, Y+4	; 0x04
    208c:	01 97       	sbiw	r24, 0x01	; 1
    208e:	f1 f7       	brne	.-4      	; 0x208c <LCD_init+0xc8>
    2090:	9c 83       	std	Y+4, r25	; 0x04
    2092:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2094:	8d 81       	ldd	r24, Y+5	; 0x05
    2096:	9e 81       	ldd	r25, Y+6	; 0x06
    2098:	01 97       	sbiw	r24, 0x01	; 1
    209a:	9e 83       	std	Y+6, r25	; 0x06
    209c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    209e:	8d 81       	ldd	r24, Y+5	; 0x05
    20a0:	9e 81       	ldd	r25, Y+6	; 0x06
    20a2:	00 97       	sbiw	r24, 0x00	; 0
    20a4:	69 f7       	brne	.-38     	; 0x2080 <LCD_init+0xbc>
    20a6:	14 c0       	rjmp	.+40     	; 0x20d0 <LCD_init+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20a8:	6f 81       	ldd	r22, Y+7	; 0x07
    20aa:	78 85       	ldd	r23, Y+8	; 0x08
    20ac:	89 85       	ldd	r24, Y+9	; 0x09
    20ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    20b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20b4:	dc 01       	movw	r26, r24
    20b6:	cb 01       	movw	r24, r22
    20b8:	9e 83       	std	Y+6, r25	; 0x06
    20ba:	8d 83       	std	Y+5, r24	; 0x05
    20bc:	8d 81       	ldd	r24, Y+5	; 0x05
    20be:	9e 81       	ldd	r25, Y+6	; 0x06
    20c0:	9a 83       	std	Y+2, r25	; 0x02
    20c2:	89 83       	std	Y+1, r24	; 0x01
    20c4:	89 81       	ldd	r24, Y+1	; 0x01
    20c6:	9a 81       	ldd	r25, Y+2	; 0x02
    20c8:	01 97       	sbiw	r24, 0x01	; 1
    20ca:	f1 f7       	brne	.-4      	; 0x20c8 <LCD_init+0x104>
    20cc:	9a 83       	std	Y+2, r25	; 0x02
    20ce:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20); /* LCD Power ON delay always > 15ms */

#if(LCD_DATA_BITS_MODE == 4)
	/* Configure 4 pins in the data port as output pins */
	uint8 i;
	for (i = 0; i < LCD_DATA_BITS_MODE; ++i) {
    20d0:	1f 86       	std	Y+15, r1	; 0x0f
    20d2:	0b c0       	rjmp	.+22     	; 0x20ea <LCD_init+0x126>
		GPIO_setupPinDirection(LCD_DATA_PORT_ID, LCD_FIRST_DATA_PIN_ID + i,
    20d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    20d6:	98 2f       	mov	r25, r24
    20d8:	9e 5f       	subi	r25, 0xFE	; 254
    20da:	80 e0       	ldi	r24, 0x00	; 0
    20dc:	69 2f       	mov	r22, r25
    20de:	41 e0       	ldi	r20, 0x01	; 1
    20e0:	0e 94 43 0b 	call	0x1686	; 0x1686 <GPIO_setupPinDirection>
	_delay_ms(20); /* LCD Power ON delay always > 15ms */

#if(LCD_DATA_BITS_MODE == 4)
	/* Configure 4 pins in the data port as output pins */
	uint8 i;
	for (i = 0; i < LCD_DATA_BITS_MODE; ++i) {
    20e4:	8f 85       	ldd	r24, Y+15	; 0x0f
    20e6:	8f 5f       	subi	r24, 0xFF	; 255
    20e8:	8f 87       	std	Y+15, r24	; 0x0f
    20ea:	8f 85       	ldd	r24, Y+15	; 0x0f
    20ec:	84 30       	cpi	r24, 0x04	; 4
    20ee:	90 f3       	brcs	.-28     	; 0x20d4 <LCD_init+0x110>
				PIN_OUTPUT);

	}

	/* Send for 4 bit initialization of LCD  */
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE_INIT1);
    20f0:	83 e3       	ldi	r24, 0x33	; 51
    20f2:	0e 94 90 10 	call	0x2120	; 0x2120 <LCD_sendCommand>
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE_INIT2);
    20f6:	82 e3       	ldi	r24, 0x32	; 50
    20f8:	0e 94 90 10 	call	0x2120	; 0x2120 <LCD_sendCommand>

	/* use 2-lines LCD + 4-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE);
    20fc:	88 e2       	ldi	r24, 0x28	; 40
    20fe:	0e 94 90 10 	call	0x2120	; 0x2120 <LCD_sendCommand>
	/* use 2-lines LCD + 8-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE);

#endif

	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
    2102:	8c e0       	ldi	r24, 0x0C	; 12
    2104:	0e 94 90 10 	call	0x2120	; 0x2120 <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
    2108:	81 e0       	ldi	r24, 0x01	; 1
    210a:	0e 94 90 10 	call	0x2120	; 0x2120 <LCD_sendCommand>
}
    210e:	2f 96       	adiw	r28, 0x0f	; 15
    2110:	0f b6       	in	r0, 0x3f	; 63
    2112:	f8 94       	cli
    2114:	de bf       	out	0x3e, r29	; 62
    2116:	0f be       	out	0x3f, r0	; 63
    2118:	cd bf       	out	0x3d, r28	; 61
    211a:	cf 91       	pop	r28
    211c:	df 91       	pop	r29
    211e:	08 95       	ret

00002120 <LCD_sendCommand>:

/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(uint8 command) {
    2120:	df 93       	push	r29
    2122:	cf 93       	push	r28
    2124:	cd b7       	in	r28, 0x3d	; 61
    2126:	de b7       	in	r29, 0x3e	; 62
    2128:	6d 97       	sbiw	r28, 0x1d	; 29
    212a:	0f b6       	in	r0, 0x3f	; 63
    212c:	f8 94       	cli
    212e:	de bf       	out	0x3e, r29	; 62
    2130:	0f be       	out	0x3f, r0	; 63
    2132:	cd bf       	out	0x3d, r28	; 61
    2134:	8d 8f       	std	Y+29, r24	; 0x1d
	GPIO_writePin(LCD_RS_PORT_ID, LCD_RS_PIN_ID, LOGIC_LOW); /* Instruction Mode RS=0 */
    2136:	80 e0       	ldi	r24, 0x00	; 0
    2138:	60 e0       	ldi	r22, 0x00	; 0
    213a:	40 e0       	ldi	r20, 0x00	; 0
    213c:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    2140:	80 e0       	ldi	r24, 0x00	; 0
    2142:	90 e0       	ldi	r25, 0x00	; 0
    2144:	a0 e8       	ldi	r26, 0x80	; 128
    2146:	bf e3       	ldi	r27, 0x3F	; 63
    2148:	89 8f       	std	Y+25, r24	; 0x19
    214a:	9a 8f       	std	Y+26, r25	; 0x1a
    214c:	ab 8f       	std	Y+27, r26	; 0x1b
    214e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2150:	69 8d       	ldd	r22, Y+25	; 0x19
    2152:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2154:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2156:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2158:	20 e0       	ldi	r18, 0x00	; 0
    215a:	30 e0       	ldi	r19, 0x00	; 0
    215c:	4a e7       	ldi	r20, 0x7A	; 122
    215e:	53 e4       	ldi	r21, 0x43	; 67
    2160:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2164:	dc 01       	movw	r26, r24
    2166:	cb 01       	movw	r24, r22
    2168:	8d 8b       	std	Y+21, r24	; 0x15
    216a:	9e 8b       	std	Y+22, r25	; 0x16
    216c:	af 8b       	std	Y+23, r26	; 0x17
    216e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2170:	6d 89       	ldd	r22, Y+21	; 0x15
    2172:	7e 89       	ldd	r23, Y+22	; 0x16
    2174:	8f 89       	ldd	r24, Y+23	; 0x17
    2176:	98 8d       	ldd	r25, Y+24	; 0x18
    2178:	20 e0       	ldi	r18, 0x00	; 0
    217a:	30 e0       	ldi	r19, 0x00	; 0
    217c:	40 e8       	ldi	r20, 0x80	; 128
    217e:	5f e3       	ldi	r21, 0x3F	; 63
    2180:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2184:	88 23       	and	r24, r24
    2186:	2c f4       	brge	.+10     	; 0x2192 <LCD_sendCommand+0x72>
		__ticks = 1;
    2188:	81 e0       	ldi	r24, 0x01	; 1
    218a:	90 e0       	ldi	r25, 0x00	; 0
    218c:	9c 8b       	std	Y+20, r25	; 0x14
    218e:	8b 8b       	std	Y+19, r24	; 0x13
    2190:	3f c0       	rjmp	.+126    	; 0x2210 <LCD_sendCommand+0xf0>
	else if (__tmp > 65535)
    2192:	6d 89       	ldd	r22, Y+21	; 0x15
    2194:	7e 89       	ldd	r23, Y+22	; 0x16
    2196:	8f 89       	ldd	r24, Y+23	; 0x17
    2198:	98 8d       	ldd	r25, Y+24	; 0x18
    219a:	20 e0       	ldi	r18, 0x00	; 0
    219c:	3f ef       	ldi	r19, 0xFF	; 255
    219e:	4f e7       	ldi	r20, 0x7F	; 127
    21a0:	57 e4       	ldi	r21, 0x47	; 71
    21a2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    21a6:	18 16       	cp	r1, r24
    21a8:	4c f5       	brge	.+82     	; 0x21fc <LCD_sendCommand+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21aa:	69 8d       	ldd	r22, Y+25	; 0x19
    21ac:	7a 8d       	ldd	r23, Y+26	; 0x1a
    21ae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    21b0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    21b2:	20 e0       	ldi	r18, 0x00	; 0
    21b4:	30 e0       	ldi	r19, 0x00	; 0
    21b6:	40 e2       	ldi	r20, 0x20	; 32
    21b8:	51 e4       	ldi	r21, 0x41	; 65
    21ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21be:	dc 01       	movw	r26, r24
    21c0:	cb 01       	movw	r24, r22
    21c2:	bc 01       	movw	r22, r24
    21c4:	cd 01       	movw	r24, r26
    21c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21ca:	dc 01       	movw	r26, r24
    21cc:	cb 01       	movw	r24, r22
    21ce:	9c 8b       	std	Y+20, r25	; 0x14
    21d0:	8b 8b       	std	Y+19, r24	; 0x13
    21d2:	0f c0       	rjmp	.+30     	; 0x21f2 <LCD_sendCommand+0xd2>
    21d4:	89 e1       	ldi	r24, 0x19	; 25
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	9a 8b       	std	Y+18, r25	; 0x12
    21da:	89 8b       	std	Y+17, r24	; 0x11
    21dc:	89 89       	ldd	r24, Y+17	; 0x11
    21de:	9a 89       	ldd	r25, Y+18	; 0x12
    21e0:	01 97       	sbiw	r24, 0x01	; 1
    21e2:	f1 f7       	brne	.-4      	; 0x21e0 <LCD_sendCommand+0xc0>
    21e4:	9a 8b       	std	Y+18, r25	; 0x12
    21e6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21e8:	8b 89       	ldd	r24, Y+19	; 0x13
    21ea:	9c 89       	ldd	r25, Y+20	; 0x14
    21ec:	01 97       	sbiw	r24, 0x01	; 1
    21ee:	9c 8b       	std	Y+20, r25	; 0x14
    21f0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21f2:	8b 89       	ldd	r24, Y+19	; 0x13
    21f4:	9c 89       	ldd	r25, Y+20	; 0x14
    21f6:	00 97       	sbiw	r24, 0x00	; 0
    21f8:	69 f7       	brne	.-38     	; 0x21d4 <LCD_sendCommand+0xb4>
    21fa:	14 c0       	rjmp	.+40     	; 0x2224 <LCD_sendCommand+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21fc:	6d 89       	ldd	r22, Y+21	; 0x15
    21fe:	7e 89       	ldd	r23, Y+22	; 0x16
    2200:	8f 89       	ldd	r24, Y+23	; 0x17
    2202:	98 8d       	ldd	r25, Y+24	; 0x18
    2204:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2208:	dc 01       	movw	r26, r24
    220a:	cb 01       	movw	r24, r22
    220c:	9c 8b       	std	Y+20, r25	; 0x14
    220e:	8b 8b       	std	Y+19, r24	; 0x13
    2210:	8b 89       	ldd	r24, Y+19	; 0x13
    2212:	9c 89       	ldd	r25, Y+20	; 0x14
    2214:	98 8b       	std	Y+16, r25	; 0x10
    2216:	8f 87       	std	Y+15, r24	; 0x0f
    2218:	8f 85       	ldd	r24, Y+15	; 0x0f
    221a:	98 89       	ldd	r25, Y+16	; 0x10
    221c:	01 97       	sbiw	r24, 0x01	; 1
    221e:	f1 f7       	brne	.-4      	; 0x221c <LCD_sendCommand+0xfc>
    2220:	98 8b       	std	Y+16, r25	; 0x10
    2222:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, LOGIC_HIGH); /* Enable LCD E=1 */
    2224:	80 e0       	ldi	r24, 0x00	; 0
    2226:	61 e0       	ldi	r22, 0x01	; 1
    2228:	41 e0       	ldi	r20, 0x01	; 1
    222a:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    222e:	80 e0       	ldi	r24, 0x00	; 0
    2230:	90 e0       	ldi	r25, 0x00	; 0
    2232:	a0 e8       	ldi	r26, 0x80	; 128
    2234:	bf e3       	ldi	r27, 0x3F	; 63
    2236:	8b 87       	std	Y+11, r24	; 0x0b
    2238:	9c 87       	std	Y+12, r25	; 0x0c
    223a:	ad 87       	std	Y+13, r26	; 0x0d
    223c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    223e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2240:	7c 85       	ldd	r23, Y+12	; 0x0c
    2242:	8d 85       	ldd	r24, Y+13	; 0x0d
    2244:	9e 85       	ldd	r25, Y+14	; 0x0e
    2246:	20 e0       	ldi	r18, 0x00	; 0
    2248:	30 e0       	ldi	r19, 0x00	; 0
    224a:	4a e7       	ldi	r20, 0x7A	; 122
    224c:	53 e4       	ldi	r21, 0x43	; 67
    224e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2252:	dc 01       	movw	r26, r24
    2254:	cb 01       	movw	r24, r22
    2256:	8f 83       	std	Y+7, r24	; 0x07
    2258:	98 87       	std	Y+8, r25	; 0x08
    225a:	a9 87       	std	Y+9, r26	; 0x09
    225c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    225e:	6f 81       	ldd	r22, Y+7	; 0x07
    2260:	78 85       	ldd	r23, Y+8	; 0x08
    2262:	89 85       	ldd	r24, Y+9	; 0x09
    2264:	9a 85       	ldd	r25, Y+10	; 0x0a
    2266:	20 e0       	ldi	r18, 0x00	; 0
    2268:	30 e0       	ldi	r19, 0x00	; 0
    226a:	40 e8       	ldi	r20, 0x80	; 128
    226c:	5f e3       	ldi	r21, 0x3F	; 63
    226e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2272:	88 23       	and	r24, r24
    2274:	2c f4       	brge	.+10     	; 0x2280 <LCD_sendCommand+0x160>
		__ticks = 1;
    2276:	81 e0       	ldi	r24, 0x01	; 1
    2278:	90 e0       	ldi	r25, 0x00	; 0
    227a:	9e 83       	std	Y+6, r25	; 0x06
    227c:	8d 83       	std	Y+5, r24	; 0x05
    227e:	3f c0       	rjmp	.+126    	; 0x22fe <LCD_sendCommand+0x1de>
	else if (__tmp > 65535)
    2280:	6f 81       	ldd	r22, Y+7	; 0x07
    2282:	78 85       	ldd	r23, Y+8	; 0x08
    2284:	89 85       	ldd	r24, Y+9	; 0x09
    2286:	9a 85       	ldd	r25, Y+10	; 0x0a
    2288:	20 e0       	ldi	r18, 0x00	; 0
    228a:	3f ef       	ldi	r19, 0xFF	; 255
    228c:	4f e7       	ldi	r20, 0x7F	; 127
    228e:	57 e4       	ldi	r21, 0x47	; 71
    2290:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2294:	18 16       	cp	r1, r24
    2296:	4c f5       	brge	.+82     	; 0x22ea <LCD_sendCommand+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2298:	6b 85       	ldd	r22, Y+11	; 0x0b
    229a:	7c 85       	ldd	r23, Y+12	; 0x0c
    229c:	8d 85       	ldd	r24, Y+13	; 0x0d
    229e:	9e 85       	ldd	r25, Y+14	; 0x0e
    22a0:	20 e0       	ldi	r18, 0x00	; 0
    22a2:	30 e0       	ldi	r19, 0x00	; 0
    22a4:	40 e2       	ldi	r20, 0x20	; 32
    22a6:	51 e4       	ldi	r21, 0x41	; 65
    22a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22ac:	dc 01       	movw	r26, r24
    22ae:	cb 01       	movw	r24, r22
    22b0:	bc 01       	movw	r22, r24
    22b2:	cd 01       	movw	r24, r26
    22b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22b8:	dc 01       	movw	r26, r24
    22ba:	cb 01       	movw	r24, r22
    22bc:	9e 83       	std	Y+6, r25	; 0x06
    22be:	8d 83       	std	Y+5, r24	; 0x05
    22c0:	0f c0       	rjmp	.+30     	; 0x22e0 <LCD_sendCommand+0x1c0>
    22c2:	89 e1       	ldi	r24, 0x19	; 25
    22c4:	90 e0       	ldi	r25, 0x00	; 0
    22c6:	9c 83       	std	Y+4, r25	; 0x04
    22c8:	8b 83       	std	Y+3, r24	; 0x03
    22ca:	8b 81       	ldd	r24, Y+3	; 0x03
    22cc:	9c 81       	ldd	r25, Y+4	; 0x04
    22ce:	01 97       	sbiw	r24, 0x01	; 1
    22d0:	f1 f7       	brne	.-4      	; 0x22ce <LCD_sendCommand+0x1ae>
    22d2:	9c 83       	std	Y+4, r25	; 0x04
    22d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22d6:	8d 81       	ldd	r24, Y+5	; 0x05
    22d8:	9e 81       	ldd	r25, Y+6	; 0x06
    22da:	01 97       	sbiw	r24, 0x01	; 1
    22dc:	9e 83       	std	Y+6, r25	; 0x06
    22de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22e0:	8d 81       	ldd	r24, Y+5	; 0x05
    22e2:	9e 81       	ldd	r25, Y+6	; 0x06
    22e4:	00 97       	sbiw	r24, 0x00	; 0
    22e6:	69 f7       	brne	.-38     	; 0x22c2 <LCD_sendCommand+0x1a2>
    22e8:	14 c0       	rjmp	.+40     	; 0x2312 <LCD_sendCommand+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22ea:	6f 81       	ldd	r22, Y+7	; 0x07
    22ec:	78 85       	ldd	r23, Y+8	; 0x08
    22ee:	89 85       	ldd	r24, Y+9	; 0x09
    22f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    22f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22f6:	dc 01       	movw	r26, r24
    22f8:	cb 01       	movw	r24, r22
    22fa:	9e 83       	std	Y+6, r25	; 0x06
    22fc:	8d 83       	std	Y+5, r24	; 0x05
    22fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2300:	9e 81       	ldd	r25, Y+6	; 0x06
    2302:	9a 83       	std	Y+2, r25	; 0x02
    2304:	89 83       	std	Y+1, r24	; 0x01
    2306:	89 81       	ldd	r24, Y+1	; 0x01
    2308:	9a 81       	ldd	r25, Y+2	; 0x02
    230a:	01 97       	sbiw	r24, 0x01	; 1
    230c:	f1 f7       	brne	.-4      	; 0x230a <LCD_sendCommand+0x1ea>
    230e:	9a 83       	std	Y+2, r25	; 0x02
    2310:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	LCD_sendData(command);
    2312:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2314:	0e 94 3e 13 	call	0x267c	; 0x267c <LCD_sendData>
}
    2318:	6d 96       	adiw	r28, 0x1d	; 29
    231a:	0f b6       	in	r0, 0x3f	; 63
    231c:	f8 94       	cli
    231e:	de bf       	out	0x3e, r29	; 62
    2320:	0f be       	out	0x3f, r0	; 63
    2322:	cd bf       	out	0x3d, r28	; 61
    2324:	cf 91       	pop	r28
    2326:	df 91       	pop	r29
    2328:	08 95       	ret

0000232a <LCD_displayCharacter>:

/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(uint8 data) {
    232a:	df 93       	push	r29
    232c:	cf 93       	push	r28
    232e:	cd b7       	in	r28, 0x3d	; 61
    2330:	de b7       	in	r29, 0x3e	; 62
    2332:	6d 97       	sbiw	r28, 0x1d	; 29
    2334:	0f b6       	in	r0, 0x3f	; 63
    2336:	f8 94       	cli
    2338:	de bf       	out	0x3e, r29	; 62
    233a:	0f be       	out	0x3f, r0	; 63
    233c:	cd bf       	out	0x3d, r28	; 61
    233e:	8d 8f       	std	Y+29, r24	; 0x1d
	GPIO_writePin(LCD_RS_PORT_ID, LCD_RS_PIN_ID, LOGIC_HIGH); /* Data Mode RS=1 */
    2340:	80 e0       	ldi	r24, 0x00	; 0
    2342:	60 e0       	ldi	r22, 0x00	; 0
    2344:	41 e0       	ldi	r20, 0x01	; 1
    2346:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    234a:	80 e0       	ldi	r24, 0x00	; 0
    234c:	90 e0       	ldi	r25, 0x00	; 0
    234e:	a0 e8       	ldi	r26, 0x80	; 128
    2350:	bf e3       	ldi	r27, 0x3F	; 63
    2352:	89 8f       	std	Y+25, r24	; 0x19
    2354:	9a 8f       	std	Y+26, r25	; 0x1a
    2356:	ab 8f       	std	Y+27, r26	; 0x1b
    2358:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    235a:	69 8d       	ldd	r22, Y+25	; 0x19
    235c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    235e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2360:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2362:	20 e0       	ldi	r18, 0x00	; 0
    2364:	30 e0       	ldi	r19, 0x00	; 0
    2366:	4a e7       	ldi	r20, 0x7A	; 122
    2368:	53 e4       	ldi	r21, 0x43	; 67
    236a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    236e:	dc 01       	movw	r26, r24
    2370:	cb 01       	movw	r24, r22
    2372:	8d 8b       	std	Y+21, r24	; 0x15
    2374:	9e 8b       	std	Y+22, r25	; 0x16
    2376:	af 8b       	std	Y+23, r26	; 0x17
    2378:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    237a:	6d 89       	ldd	r22, Y+21	; 0x15
    237c:	7e 89       	ldd	r23, Y+22	; 0x16
    237e:	8f 89       	ldd	r24, Y+23	; 0x17
    2380:	98 8d       	ldd	r25, Y+24	; 0x18
    2382:	20 e0       	ldi	r18, 0x00	; 0
    2384:	30 e0       	ldi	r19, 0x00	; 0
    2386:	40 e8       	ldi	r20, 0x80	; 128
    2388:	5f e3       	ldi	r21, 0x3F	; 63
    238a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    238e:	88 23       	and	r24, r24
    2390:	2c f4       	brge	.+10     	; 0x239c <LCD_displayCharacter+0x72>
		__ticks = 1;
    2392:	81 e0       	ldi	r24, 0x01	; 1
    2394:	90 e0       	ldi	r25, 0x00	; 0
    2396:	9c 8b       	std	Y+20, r25	; 0x14
    2398:	8b 8b       	std	Y+19, r24	; 0x13
    239a:	3f c0       	rjmp	.+126    	; 0x241a <LCD_displayCharacter+0xf0>
	else if (__tmp > 65535)
    239c:	6d 89       	ldd	r22, Y+21	; 0x15
    239e:	7e 89       	ldd	r23, Y+22	; 0x16
    23a0:	8f 89       	ldd	r24, Y+23	; 0x17
    23a2:	98 8d       	ldd	r25, Y+24	; 0x18
    23a4:	20 e0       	ldi	r18, 0x00	; 0
    23a6:	3f ef       	ldi	r19, 0xFF	; 255
    23a8:	4f e7       	ldi	r20, 0x7F	; 127
    23aa:	57 e4       	ldi	r21, 0x47	; 71
    23ac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23b0:	18 16       	cp	r1, r24
    23b2:	4c f5       	brge	.+82     	; 0x2406 <LCD_displayCharacter+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23b4:	69 8d       	ldd	r22, Y+25	; 0x19
    23b6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23b8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23ba:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23bc:	20 e0       	ldi	r18, 0x00	; 0
    23be:	30 e0       	ldi	r19, 0x00	; 0
    23c0:	40 e2       	ldi	r20, 0x20	; 32
    23c2:	51 e4       	ldi	r21, 0x41	; 65
    23c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23c8:	dc 01       	movw	r26, r24
    23ca:	cb 01       	movw	r24, r22
    23cc:	bc 01       	movw	r22, r24
    23ce:	cd 01       	movw	r24, r26
    23d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23d4:	dc 01       	movw	r26, r24
    23d6:	cb 01       	movw	r24, r22
    23d8:	9c 8b       	std	Y+20, r25	; 0x14
    23da:	8b 8b       	std	Y+19, r24	; 0x13
    23dc:	0f c0       	rjmp	.+30     	; 0x23fc <LCD_displayCharacter+0xd2>
    23de:	89 e1       	ldi	r24, 0x19	; 25
    23e0:	90 e0       	ldi	r25, 0x00	; 0
    23e2:	9a 8b       	std	Y+18, r25	; 0x12
    23e4:	89 8b       	std	Y+17, r24	; 0x11
    23e6:	89 89       	ldd	r24, Y+17	; 0x11
    23e8:	9a 89       	ldd	r25, Y+18	; 0x12
    23ea:	01 97       	sbiw	r24, 0x01	; 1
    23ec:	f1 f7       	brne	.-4      	; 0x23ea <LCD_displayCharacter+0xc0>
    23ee:	9a 8b       	std	Y+18, r25	; 0x12
    23f0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23f2:	8b 89       	ldd	r24, Y+19	; 0x13
    23f4:	9c 89       	ldd	r25, Y+20	; 0x14
    23f6:	01 97       	sbiw	r24, 0x01	; 1
    23f8:	9c 8b       	std	Y+20, r25	; 0x14
    23fa:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23fc:	8b 89       	ldd	r24, Y+19	; 0x13
    23fe:	9c 89       	ldd	r25, Y+20	; 0x14
    2400:	00 97       	sbiw	r24, 0x00	; 0
    2402:	69 f7       	brne	.-38     	; 0x23de <LCD_displayCharacter+0xb4>
    2404:	14 c0       	rjmp	.+40     	; 0x242e <LCD_displayCharacter+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2406:	6d 89       	ldd	r22, Y+21	; 0x15
    2408:	7e 89       	ldd	r23, Y+22	; 0x16
    240a:	8f 89       	ldd	r24, Y+23	; 0x17
    240c:	98 8d       	ldd	r25, Y+24	; 0x18
    240e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2412:	dc 01       	movw	r26, r24
    2414:	cb 01       	movw	r24, r22
    2416:	9c 8b       	std	Y+20, r25	; 0x14
    2418:	8b 8b       	std	Y+19, r24	; 0x13
    241a:	8b 89       	ldd	r24, Y+19	; 0x13
    241c:	9c 89       	ldd	r25, Y+20	; 0x14
    241e:	98 8b       	std	Y+16, r25	; 0x10
    2420:	8f 87       	std	Y+15, r24	; 0x0f
    2422:	8f 85       	ldd	r24, Y+15	; 0x0f
    2424:	98 89       	ldd	r25, Y+16	; 0x10
    2426:	01 97       	sbiw	r24, 0x01	; 1
    2428:	f1 f7       	brne	.-4      	; 0x2426 <LCD_displayCharacter+0xfc>
    242a:	98 8b       	std	Y+16, r25	; 0x10
    242c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, LOGIC_HIGH); /* Enable LCD E=1 */
    242e:	80 e0       	ldi	r24, 0x00	; 0
    2430:	61 e0       	ldi	r22, 0x01	; 1
    2432:	41 e0       	ldi	r20, 0x01	; 1
    2434:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    2438:	80 e0       	ldi	r24, 0x00	; 0
    243a:	90 e0       	ldi	r25, 0x00	; 0
    243c:	a0 e8       	ldi	r26, 0x80	; 128
    243e:	bf e3       	ldi	r27, 0x3F	; 63
    2440:	8b 87       	std	Y+11, r24	; 0x0b
    2442:	9c 87       	std	Y+12, r25	; 0x0c
    2444:	ad 87       	std	Y+13, r26	; 0x0d
    2446:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2448:	6b 85       	ldd	r22, Y+11	; 0x0b
    244a:	7c 85       	ldd	r23, Y+12	; 0x0c
    244c:	8d 85       	ldd	r24, Y+13	; 0x0d
    244e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2450:	20 e0       	ldi	r18, 0x00	; 0
    2452:	30 e0       	ldi	r19, 0x00	; 0
    2454:	4a e7       	ldi	r20, 0x7A	; 122
    2456:	53 e4       	ldi	r21, 0x43	; 67
    2458:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    245c:	dc 01       	movw	r26, r24
    245e:	cb 01       	movw	r24, r22
    2460:	8f 83       	std	Y+7, r24	; 0x07
    2462:	98 87       	std	Y+8, r25	; 0x08
    2464:	a9 87       	std	Y+9, r26	; 0x09
    2466:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2468:	6f 81       	ldd	r22, Y+7	; 0x07
    246a:	78 85       	ldd	r23, Y+8	; 0x08
    246c:	89 85       	ldd	r24, Y+9	; 0x09
    246e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2470:	20 e0       	ldi	r18, 0x00	; 0
    2472:	30 e0       	ldi	r19, 0x00	; 0
    2474:	40 e8       	ldi	r20, 0x80	; 128
    2476:	5f e3       	ldi	r21, 0x3F	; 63
    2478:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    247c:	88 23       	and	r24, r24
    247e:	2c f4       	brge	.+10     	; 0x248a <LCD_displayCharacter+0x160>
		__ticks = 1;
    2480:	81 e0       	ldi	r24, 0x01	; 1
    2482:	90 e0       	ldi	r25, 0x00	; 0
    2484:	9e 83       	std	Y+6, r25	; 0x06
    2486:	8d 83       	std	Y+5, r24	; 0x05
    2488:	3f c0       	rjmp	.+126    	; 0x2508 <LCD_displayCharacter+0x1de>
	else if (__tmp > 65535)
    248a:	6f 81       	ldd	r22, Y+7	; 0x07
    248c:	78 85       	ldd	r23, Y+8	; 0x08
    248e:	89 85       	ldd	r24, Y+9	; 0x09
    2490:	9a 85       	ldd	r25, Y+10	; 0x0a
    2492:	20 e0       	ldi	r18, 0x00	; 0
    2494:	3f ef       	ldi	r19, 0xFF	; 255
    2496:	4f e7       	ldi	r20, 0x7F	; 127
    2498:	57 e4       	ldi	r21, 0x47	; 71
    249a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    249e:	18 16       	cp	r1, r24
    24a0:	4c f5       	brge	.+82     	; 0x24f4 <LCD_displayCharacter+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    24a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    24a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    24a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    24aa:	20 e0       	ldi	r18, 0x00	; 0
    24ac:	30 e0       	ldi	r19, 0x00	; 0
    24ae:	40 e2       	ldi	r20, 0x20	; 32
    24b0:	51 e4       	ldi	r21, 0x41	; 65
    24b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24b6:	dc 01       	movw	r26, r24
    24b8:	cb 01       	movw	r24, r22
    24ba:	bc 01       	movw	r22, r24
    24bc:	cd 01       	movw	r24, r26
    24be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c2:	dc 01       	movw	r26, r24
    24c4:	cb 01       	movw	r24, r22
    24c6:	9e 83       	std	Y+6, r25	; 0x06
    24c8:	8d 83       	std	Y+5, r24	; 0x05
    24ca:	0f c0       	rjmp	.+30     	; 0x24ea <LCD_displayCharacter+0x1c0>
    24cc:	89 e1       	ldi	r24, 0x19	; 25
    24ce:	90 e0       	ldi	r25, 0x00	; 0
    24d0:	9c 83       	std	Y+4, r25	; 0x04
    24d2:	8b 83       	std	Y+3, r24	; 0x03
    24d4:	8b 81       	ldd	r24, Y+3	; 0x03
    24d6:	9c 81       	ldd	r25, Y+4	; 0x04
    24d8:	01 97       	sbiw	r24, 0x01	; 1
    24da:	f1 f7       	brne	.-4      	; 0x24d8 <LCD_displayCharacter+0x1ae>
    24dc:	9c 83       	std	Y+4, r25	; 0x04
    24de:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24e0:	8d 81       	ldd	r24, Y+5	; 0x05
    24e2:	9e 81       	ldd	r25, Y+6	; 0x06
    24e4:	01 97       	sbiw	r24, 0x01	; 1
    24e6:	9e 83       	std	Y+6, r25	; 0x06
    24e8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24ea:	8d 81       	ldd	r24, Y+5	; 0x05
    24ec:	9e 81       	ldd	r25, Y+6	; 0x06
    24ee:	00 97       	sbiw	r24, 0x00	; 0
    24f0:	69 f7       	brne	.-38     	; 0x24cc <LCD_displayCharacter+0x1a2>
    24f2:	14 c0       	rjmp	.+40     	; 0x251c <LCD_displayCharacter+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24f4:	6f 81       	ldd	r22, Y+7	; 0x07
    24f6:	78 85       	ldd	r23, Y+8	; 0x08
    24f8:	89 85       	ldd	r24, Y+9	; 0x09
    24fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    24fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2500:	dc 01       	movw	r26, r24
    2502:	cb 01       	movw	r24, r22
    2504:	9e 83       	std	Y+6, r25	; 0x06
    2506:	8d 83       	std	Y+5, r24	; 0x05
    2508:	8d 81       	ldd	r24, Y+5	; 0x05
    250a:	9e 81       	ldd	r25, Y+6	; 0x06
    250c:	9a 83       	std	Y+2, r25	; 0x02
    250e:	89 83       	std	Y+1, r24	; 0x01
    2510:	89 81       	ldd	r24, Y+1	; 0x01
    2512:	9a 81       	ldd	r25, Y+2	; 0x02
    2514:	01 97       	sbiw	r24, 0x01	; 1
    2516:	f1 f7       	brne	.-4      	; 0x2514 <LCD_displayCharacter+0x1ea>
    2518:	9a 83       	std	Y+2, r25	; 0x02
    251a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	LCD_sendData(data);
    251c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    251e:	0e 94 3e 13 	call	0x267c	; 0x267c <LCD_sendData>

}
    2522:	6d 96       	adiw	r28, 0x1d	; 29
    2524:	0f b6       	in	r0, 0x3f	; 63
    2526:	f8 94       	cli
    2528:	de bf       	out	0x3e, r29	; 62
    252a:	0f be       	out	0x3f, r0	; 63
    252c:	cd bf       	out	0x3d, r28	; 61
    252e:	cf 91       	pop	r28
    2530:	df 91       	pop	r29
    2532:	08 95       	ret

00002534 <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */

void LCD_displayString(const char *Str){
    2534:	df 93       	push	r29
    2536:	cf 93       	push	r28
    2538:	00 d0       	rcall	.+0      	; 0x253a <LCD_displayString+0x6>
    253a:	cd b7       	in	r28, 0x3d	; 61
    253c:	de b7       	in	r29, 0x3e	; 62
    253e:	9a 83       	std	Y+2, r25	; 0x02
    2540:	89 83       	std	Y+1, r24	; 0x01
    2542:	0a c0       	rjmp	.+20     	; 0x2558 <LCD_displayString+0x24>
	while(*Str !='\0'){
		LCD_displayCharacter(*Str);
    2544:	e9 81       	ldd	r30, Y+1	; 0x01
    2546:	fa 81       	ldd	r31, Y+2	; 0x02
    2548:	80 81       	ld	r24, Z
    254a:	0e 94 95 11 	call	0x232a	; 0x232a <LCD_displayCharacter>
		Str++;
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	9a 81       	ldd	r25, Y+2	; 0x02
    2552:	01 96       	adiw	r24, 0x01	; 1
    2554:	9a 83       	std	Y+2, r25	; 0x02
    2556:	89 83       	std	Y+1, r24	; 0x01
 * Description :
 * Display the required string on the screen
 */

void LCD_displayString(const char *Str){
	while(*Str !='\0'){
    2558:	e9 81       	ldd	r30, Y+1	; 0x01
    255a:	fa 81       	ldd	r31, Y+2	; 0x02
    255c:	80 81       	ld	r24, Z
    255e:	88 23       	and	r24, r24
    2560:	89 f7       	brne	.-30     	; 0x2544 <LCD_displayString+0x10>
		LCD_displayCharacter(*Str);
		Str++;
	}
}
    2562:	0f 90       	pop	r0
    2564:	0f 90       	pop	r0
    2566:	cf 91       	pop	r28
    2568:	df 91       	pop	r29
    256a:	08 95       	ret

0000256c <LCD_moveCursor>:

/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(uint8 row,uint8 col){
    256c:	df 93       	push	r29
    256e:	cf 93       	push	r28
    2570:	00 d0       	rcall	.+0      	; 0x2572 <LCD_moveCursor+0x6>
    2572:	00 d0       	rcall	.+0      	; 0x2574 <LCD_moveCursor+0x8>
    2574:	0f 92       	push	r0
    2576:	cd b7       	in	r28, 0x3d	; 61
    2578:	de b7       	in	r29, 0x3e	; 62
    257a:	8a 83       	std	Y+2, r24	; 0x02
    257c:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;

	/* Calculate the required address in the LCD DDRAM */
	switch(row)
    257e:	8a 81       	ldd	r24, Y+2	; 0x02
    2580:	28 2f       	mov	r18, r24
    2582:	30 e0       	ldi	r19, 0x00	; 0
    2584:	3d 83       	std	Y+5, r19	; 0x05
    2586:	2c 83       	std	Y+4, r18	; 0x04
    2588:	8c 81       	ldd	r24, Y+4	; 0x04
    258a:	9d 81       	ldd	r25, Y+5	; 0x05
    258c:	81 30       	cpi	r24, 0x01	; 1
    258e:	91 05       	cpc	r25, r1
    2590:	c1 f0       	breq	.+48     	; 0x25c2 <LCD_moveCursor+0x56>
    2592:	2c 81       	ldd	r18, Y+4	; 0x04
    2594:	3d 81       	ldd	r19, Y+5	; 0x05
    2596:	22 30       	cpi	r18, 0x02	; 2
    2598:	31 05       	cpc	r19, r1
    259a:	2c f4       	brge	.+10     	; 0x25a6 <LCD_moveCursor+0x3a>
    259c:	8c 81       	ldd	r24, Y+4	; 0x04
    259e:	9d 81       	ldd	r25, Y+5	; 0x05
    25a0:	00 97       	sbiw	r24, 0x00	; 0
    25a2:	61 f0       	breq	.+24     	; 0x25bc <LCD_moveCursor+0x50>
    25a4:	19 c0       	rjmp	.+50     	; 0x25d8 <LCD_moveCursor+0x6c>
    25a6:	2c 81       	ldd	r18, Y+4	; 0x04
    25a8:	3d 81       	ldd	r19, Y+5	; 0x05
    25aa:	22 30       	cpi	r18, 0x02	; 2
    25ac:	31 05       	cpc	r19, r1
    25ae:	69 f0       	breq	.+26     	; 0x25ca <LCD_moveCursor+0x5e>
    25b0:	8c 81       	ldd	r24, Y+4	; 0x04
    25b2:	9d 81       	ldd	r25, Y+5	; 0x05
    25b4:	83 30       	cpi	r24, 0x03	; 3
    25b6:	91 05       	cpc	r25, r1
    25b8:	61 f0       	breq	.+24     	; 0x25d2 <LCD_moveCursor+0x66>
    25ba:	0e c0       	rjmp	.+28     	; 0x25d8 <LCD_moveCursor+0x6c>
	{
		case 0:
			lcd_memory_address=col;
    25bc:	8b 81       	ldd	r24, Y+3	; 0x03
    25be:	89 83       	std	Y+1, r24	; 0x01
    25c0:	0b c0       	rjmp	.+22     	; 0x25d8 <LCD_moveCursor+0x6c>
				break;
		case 1:
			lcd_memory_address=col+0x40;
    25c2:	8b 81       	ldd	r24, Y+3	; 0x03
    25c4:	80 5c       	subi	r24, 0xC0	; 192
    25c6:	89 83       	std	Y+1, r24	; 0x01
    25c8:	07 c0       	rjmp	.+14     	; 0x25d8 <LCD_moveCursor+0x6c>
				break;
		case 2:
			lcd_memory_address=col+0x10;
    25ca:	8b 81       	ldd	r24, Y+3	; 0x03
    25cc:	80 5f       	subi	r24, 0xF0	; 240
    25ce:	89 83       	std	Y+1, r24	; 0x01
    25d0:	03 c0       	rjmp	.+6      	; 0x25d8 <LCD_moveCursor+0x6c>
				break;
		case 3:
			lcd_memory_address=col+0x50;
    25d2:	8b 81       	ldd	r24, Y+3	; 0x03
    25d4:	80 5b       	subi	r24, 0xB0	; 176
    25d6:	89 83       	std	Y+1, r24	; 0x01
				break;
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    25d8:	89 81       	ldd	r24, Y+1	; 0x01
    25da:	80 68       	ori	r24, 0x80	; 128
    25dc:	0e 94 90 10 	call	0x2120	; 0x2120 <LCD_sendCommand>
}
    25e0:	0f 90       	pop	r0
    25e2:	0f 90       	pop	r0
    25e4:	0f 90       	pop	r0
    25e6:	0f 90       	pop	r0
    25e8:	0f 90       	pop	r0
    25ea:	cf 91       	pop	r28
    25ec:	df 91       	pop	r29
    25ee:	08 95       	ret

000025f0 <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    25f0:	df 93       	push	r29
    25f2:	cf 93       	push	r28
    25f4:	00 d0       	rcall	.+0      	; 0x25f6 <LCD_displayStringRowColumn+0x6>
    25f6:	00 d0       	rcall	.+0      	; 0x25f8 <LCD_displayStringRowColumn+0x8>
    25f8:	cd b7       	in	r28, 0x3d	; 61
    25fa:	de b7       	in	r29, 0x3e	; 62
    25fc:	89 83       	std	Y+1, r24	; 0x01
    25fe:	6a 83       	std	Y+2, r22	; 0x02
    2600:	5c 83       	std	Y+4, r21	; 0x04
    2602:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row,col); /* go to to the required LCD position */
    2604:	89 81       	ldd	r24, Y+1	; 0x01
    2606:	6a 81       	ldd	r22, Y+2	; 0x02
    2608:	0e 94 b6 12 	call	0x256c	; 0x256c <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
    260c:	8b 81       	ldd	r24, Y+3	; 0x03
    260e:	9c 81       	ldd	r25, Y+4	; 0x04
    2610:	0e 94 9a 12 	call	0x2534	; 0x2534 <LCD_displayString>
}
    2614:	0f 90       	pop	r0
    2616:	0f 90       	pop	r0
    2618:	0f 90       	pop	r0
    261a:	0f 90       	pop	r0
    261c:	cf 91       	pop	r28
    261e:	df 91       	pop	r29
    2620:	08 95       	ret

00002622 <LCD_intgerToString>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data)
{
    2622:	df 93       	push	r29
    2624:	cf 93       	push	r28
    2626:	cd b7       	in	r28, 0x3d	; 61
    2628:	de b7       	in	r29, 0x3e	; 62
    262a:	62 97       	sbiw	r28, 0x12	; 18
    262c:	0f b6       	in	r0, 0x3f	; 63
    262e:	f8 94       	cli
    2630:	de bf       	out	0x3e, r29	; 62
    2632:	0f be       	out	0x3f, r0	; 63
    2634:	cd bf       	out	0x3d, r28	; 61
    2636:	9a 8b       	std	Y+18, r25	; 0x12
    2638:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    263a:	89 89       	ldd	r24, Y+17	; 0x11
    263c:	9a 89       	ldd	r25, Y+18	; 0x12
    263e:	9e 01       	movw	r18, r28
    2640:	2f 5f       	subi	r18, 0xFF	; 255
    2642:	3f 4f       	sbci	r19, 0xFF	; 255
    2644:	b9 01       	movw	r22, r18
    2646:	4a e0       	ldi	r20, 0x0A	; 10
    2648:	50 e0       	ldi	r21, 0x00	; 0
    264a:	0e 94 39 1a 	call	0x3472	; 0x3472 <itoa>
   LCD_displayString(buff); /* Display the string */
    264e:	ce 01       	movw	r24, r28
    2650:	01 96       	adiw	r24, 0x01	; 1
    2652:	0e 94 9a 12 	call	0x2534	; 0x2534 <LCD_displayString>
}
    2656:	62 96       	adiw	r28, 0x12	; 18
    2658:	0f b6       	in	r0, 0x3f	; 63
    265a:	f8 94       	cli
    265c:	de bf       	out	0x3e, r29	; 62
    265e:	0f be       	out	0x3f, r0	; 63
    2660:	cd bf       	out	0x3d, r28	; 61
    2662:	cf 91       	pop	r28
    2664:	df 91       	pop	r29
    2666:	08 95       	ret

00002668 <LCD_clearScreen>:

void LCD_clearScreen(void)
{
    2668:	df 93       	push	r29
    266a:	cf 93       	push	r28
    266c:	cd b7       	in	r28, 0x3d	; 61
    266e:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    2670:	81 e0       	ldi	r24, 0x01	; 1
    2672:	0e 94 90 10 	call	0x2120	; 0x2120 <LCD_sendCommand>
}
    2676:	cf 91       	pop	r28
    2678:	df 91       	pop	r29
    267a:	08 95       	ret

0000267c <LCD_sendData>:


static void LCD_sendData(uint8 data){
    267c:	0f 93       	push	r16
    267e:	1f 93       	push	r17
    2680:	df 93       	push	r29
    2682:	cf 93       	push	r28
    2684:	cd b7       	in	r28, 0x3d	; 61
    2686:	de b7       	in	r29, 0x3e	; 62
    2688:	c8 54       	subi	r28, 0x48	; 72
    268a:	d0 40       	sbci	r29, 0x00	; 0
    268c:	0f b6       	in	r0, 0x3f	; 63
    268e:	f8 94       	cli
    2690:	de bf       	out	0x3e, r29	; 62
    2692:	0f be       	out	0x3f, r0	; 63
    2694:	cd bf       	out	0x3d, r28	; 61
    2696:	fe 01       	movw	r30, r28
    2698:	e8 5b       	subi	r30, 0xB8	; 184
    269a:	ff 4f       	sbci	r31, 0xFF	; 255
    269c:	80 83       	st	Z, r24
#if(LCD_DATA_BITS_MODE == 4)
	uint8 i;
	for (i = 0; i < LCD_DATA_BITS_MODE; ++i) {
    269e:	fe 01       	movw	r30, r28
    26a0:	e9 5b       	subi	r30, 0xB9	; 185
    26a2:	ff 4f       	sbci	r31, 0xFF	; 255
    26a4:	10 82       	st	Z, r1
    26a6:	3b c0       	rjmp	.+118    	; 0x271e <LCD_sendData+0xa2>
		GPIO_writePin(LCD_DATA_PORT_ID, LCD_FIRST_DATA_PIN_ID+i,
    26a8:	fe 01       	movw	r30, r28
    26aa:	e9 5b       	subi	r30, 0xB9	; 185
    26ac:	ff 4f       	sbci	r31, 0xFF	; 255
    26ae:	80 81       	ld	r24, Z
    26b0:	68 2f       	mov	r22, r24
    26b2:	6e 5f       	subi	r22, 0xFE	; 254
    26b4:	fe 01       	movw	r30, r28
    26b6:	e8 5b       	subi	r30, 0xB8	; 184
    26b8:	ff 4f       	sbci	r31, 0xFF	; 255
    26ba:	80 81       	ld	r24, Z
    26bc:	48 2f       	mov	r20, r24
    26be:	50 e0       	ldi	r21, 0x00	; 0
    26c0:	fe 01       	movw	r30, r28
    26c2:	e9 5b       	subi	r30, 0xB9	; 185
    26c4:	ff 4f       	sbci	r31, 0xFF	; 255
    26c6:	80 81       	ld	r24, Z
    26c8:	88 2f       	mov	r24, r24
    26ca:	90 e0       	ldi	r25, 0x00	; 0
    26cc:	9c 01       	movw	r18, r24
    26ce:	2c 5f       	subi	r18, 0xFC	; 252
    26d0:	3f 4f       	sbci	r19, 0xFF	; 255
    26d2:	81 e0       	ldi	r24, 0x01	; 1
    26d4:	90 e0       	ldi	r25, 0x00	; 0
    26d6:	02 c0       	rjmp	.+4      	; 0x26dc <LCD_sendData+0x60>
    26d8:	88 0f       	add	r24, r24
    26da:	99 1f       	adc	r25, r25
    26dc:	2a 95       	dec	r18
    26de:	e2 f7       	brpl	.-8      	; 0x26d8 <LCD_sendData+0x5c>
    26e0:	9a 01       	movw	r18, r20
    26e2:	28 23       	and	r18, r24
    26e4:	39 23       	and	r19, r25
    26e6:	fe 01       	movw	r30, r28
    26e8:	e9 5b       	subi	r30, 0xB9	; 185
    26ea:	ff 4f       	sbci	r31, 0xFF	; 255
    26ec:	80 81       	ld	r24, Z
    26ee:	88 2f       	mov	r24, r24
    26f0:	90 e0       	ldi	r25, 0x00	; 0
    26f2:	04 96       	adiw	r24, 0x04	; 4
    26f4:	a9 01       	movw	r20, r18
    26f6:	02 c0       	rjmp	.+4      	; 0x26fc <LCD_sendData+0x80>
    26f8:	55 95       	asr	r21
    26fa:	47 95       	ror	r20
    26fc:	8a 95       	dec	r24
    26fe:	e2 f7       	brpl	.-8      	; 0x26f8 <LCD_sendData+0x7c>
    2700:	ca 01       	movw	r24, r20
    2702:	98 2f       	mov	r25, r24
    2704:	80 e0       	ldi	r24, 0x00	; 0
    2706:	49 2f       	mov	r20, r25
    2708:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>


static void LCD_sendData(uint8 data){
#if(LCD_DATA_BITS_MODE == 4)
	uint8 i;
	for (i = 0; i < LCD_DATA_BITS_MODE; ++i) {
    270c:	de 01       	movw	r26, r28
    270e:	a9 5b       	subi	r26, 0xB9	; 185
    2710:	bf 4f       	sbci	r27, 0xFF	; 255
    2712:	fe 01       	movw	r30, r28
    2714:	e9 5b       	subi	r30, 0xB9	; 185
    2716:	ff 4f       	sbci	r31, 0xFF	; 255
    2718:	80 81       	ld	r24, Z
    271a:	8f 5f       	subi	r24, 0xFF	; 255
    271c:	8c 93       	st	X, r24
    271e:	fe 01       	movw	r30, r28
    2720:	e9 5b       	subi	r30, 0xB9	; 185
    2722:	ff 4f       	sbci	r31, 0xFF	; 255
    2724:	80 81       	ld	r24, Z
    2726:	84 30       	cpi	r24, 0x04	; 4
    2728:	08 f4       	brcc	.+2      	; 0x272c <LCD_sendData+0xb0>
    272a:	be cf       	rjmp	.-132    	; 0x26a8 <LCD_sendData+0x2c>
    272c:	fe 01       	movw	r30, r28
    272e:	ed 5b       	subi	r30, 0xBD	; 189
    2730:	ff 4f       	sbci	r31, 0xFF	; 255
    2732:	80 e0       	ldi	r24, 0x00	; 0
    2734:	90 e0       	ldi	r25, 0x00	; 0
    2736:	a0 e8       	ldi	r26, 0x80	; 128
    2738:	bf e3       	ldi	r27, 0x3F	; 63
    273a:	80 83       	st	Z, r24
    273c:	91 83       	std	Z+1, r25	; 0x01
    273e:	a2 83       	std	Z+2, r26	; 0x02
    2740:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2742:	8e 01       	movw	r16, r28
    2744:	01 5c       	subi	r16, 0xC1	; 193
    2746:	1f 4f       	sbci	r17, 0xFF	; 255
    2748:	fe 01       	movw	r30, r28
    274a:	ed 5b       	subi	r30, 0xBD	; 189
    274c:	ff 4f       	sbci	r31, 0xFF	; 255
    274e:	60 81       	ld	r22, Z
    2750:	71 81       	ldd	r23, Z+1	; 0x01
    2752:	82 81       	ldd	r24, Z+2	; 0x02
    2754:	93 81       	ldd	r25, Z+3	; 0x03
    2756:	20 e0       	ldi	r18, 0x00	; 0
    2758:	30 e0       	ldi	r19, 0x00	; 0
    275a:	4a e7       	ldi	r20, 0x7A	; 122
    275c:	53 e4       	ldi	r21, 0x43	; 67
    275e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2762:	dc 01       	movw	r26, r24
    2764:	cb 01       	movw	r24, r22
    2766:	f8 01       	movw	r30, r16
    2768:	80 83       	st	Z, r24
    276a:	91 83       	std	Z+1, r25	; 0x01
    276c:	a2 83       	std	Z+2, r26	; 0x02
    276e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2770:	fe 01       	movw	r30, r28
    2772:	ff 96       	adiw	r30, 0x3f	; 63
    2774:	60 81       	ld	r22, Z
    2776:	71 81       	ldd	r23, Z+1	; 0x01
    2778:	82 81       	ldd	r24, Z+2	; 0x02
    277a:	93 81       	ldd	r25, Z+3	; 0x03
    277c:	20 e0       	ldi	r18, 0x00	; 0
    277e:	30 e0       	ldi	r19, 0x00	; 0
    2780:	40 e8       	ldi	r20, 0x80	; 128
    2782:	5f e3       	ldi	r21, 0x3F	; 63
    2784:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2788:	88 23       	and	r24, r24
    278a:	2c f4       	brge	.+10     	; 0x2796 <LCD_sendData+0x11a>
		__ticks = 1;
    278c:	81 e0       	ldi	r24, 0x01	; 1
    278e:	90 e0       	ldi	r25, 0x00	; 0
    2790:	9e af       	std	Y+62, r25	; 0x3e
    2792:	8d af       	std	Y+61, r24	; 0x3d
    2794:	46 c0       	rjmp	.+140    	; 0x2822 <LCD_sendData+0x1a6>
	else if (__tmp > 65535)
    2796:	fe 01       	movw	r30, r28
    2798:	ff 96       	adiw	r30, 0x3f	; 63
    279a:	60 81       	ld	r22, Z
    279c:	71 81       	ldd	r23, Z+1	; 0x01
    279e:	82 81       	ldd	r24, Z+2	; 0x02
    27a0:	93 81       	ldd	r25, Z+3	; 0x03
    27a2:	20 e0       	ldi	r18, 0x00	; 0
    27a4:	3f ef       	ldi	r19, 0xFF	; 255
    27a6:	4f e7       	ldi	r20, 0x7F	; 127
    27a8:	57 e4       	ldi	r21, 0x47	; 71
    27aa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    27ae:	18 16       	cp	r1, r24
    27b0:	64 f5       	brge	.+88     	; 0x280a <LCD_sendData+0x18e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27b2:	fe 01       	movw	r30, r28
    27b4:	ed 5b       	subi	r30, 0xBD	; 189
    27b6:	ff 4f       	sbci	r31, 0xFF	; 255
    27b8:	60 81       	ld	r22, Z
    27ba:	71 81       	ldd	r23, Z+1	; 0x01
    27bc:	82 81       	ldd	r24, Z+2	; 0x02
    27be:	93 81       	ldd	r25, Z+3	; 0x03
    27c0:	20 e0       	ldi	r18, 0x00	; 0
    27c2:	30 e0       	ldi	r19, 0x00	; 0
    27c4:	40 e2       	ldi	r20, 0x20	; 32
    27c6:	51 e4       	ldi	r21, 0x41	; 65
    27c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27cc:	dc 01       	movw	r26, r24
    27ce:	cb 01       	movw	r24, r22
    27d0:	bc 01       	movw	r22, r24
    27d2:	cd 01       	movw	r24, r26
    27d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27d8:	dc 01       	movw	r26, r24
    27da:	cb 01       	movw	r24, r22
    27dc:	9e af       	std	Y+62, r25	; 0x3e
    27de:	8d af       	std	Y+61, r24	; 0x3d
    27e0:	0f c0       	rjmp	.+30     	; 0x2800 <LCD_sendData+0x184>
    27e2:	89 e1       	ldi	r24, 0x19	; 25
    27e4:	90 e0       	ldi	r25, 0x00	; 0
    27e6:	9c af       	std	Y+60, r25	; 0x3c
    27e8:	8b af       	std	Y+59, r24	; 0x3b
    27ea:	8b ad       	ldd	r24, Y+59	; 0x3b
    27ec:	9c ad       	ldd	r25, Y+60	; 0x3c
    27ee:	01 97       	sbiw	r24, 0x01	; 1
    27f0:	f1 f7       	brne	.-4      	; 0x27ee <LCD_sendData+0x172>
    27f2:	9c af       	std	Y+60, r25	; 0x3c
    27f4:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27f6:	8d ad       	ldd	r24, Y+61	; 0x3d
    27f8:	9e ad       	ldd	r25, Y+62	; 0x3e
    27fa:	01 97       	sbiw	r24, 0x01	; 1
    27fc:	9e af       	std	Y+62, r25	; 0x3e
    27fe:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2800:	8d ad       	ldd	r24, Y+61	; 0x3d
    2802:	9e ad       	ldd	r25, Y+62	; 0x3e
    2804:	00 97       	sbiw	r24, 0x00	; 0
    2806:	69 f7       	brne	.-38     	; 0x27e2 <LCD_sendData+0x166>
    2808:	16 c0       	rjmp	.+44     	; 0x2836 <LCD_sendData+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    280a:	fe 01       	movw	r30, r28
    280c:	ff 96       	adiw	r30, 0x3f	; 63
    280e:	60 81       	ld	r22, Z
    2810:	71 81       	ldd	r23, Z+1	; 0x01
    2812:	82 81       	ldd	r24, Z+2	; 0x02
    2814:	93 81       	ldd	r25, Z+3	; 0x03
    2816:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    281a:	dc 01       	movw	r26, r24
    281c:	cb 01       	movw	r24, r22
    281e:	9e af       	std	Y+62, r25	; 0x3e
    2820:	8d af       	std	Y+61, r24	; 0x3d
    2822:	8d ad       	ldd	r24, Y+61	; 0x3d
    2824:	9e ad       	ldd	r25, Y+62	; 0x3e
    2826:	9a af       	std	Y+58, r25	; 0x3a
    2828:	89 af       	std	Y+57, r24	; 0x39
    282a:	89 ad       	ldd	r24, Y+57	; 0x39
    282c:	9a ad       	ldd	r25, Y+58	; 0x3a
    282e:	01 97       	sbiw	r24, 0x01	; 1
    2830:	f1 f7       	brne	.-4      	; 0x282e <LCD_sendData+0x1b2>
    2832:	9a af       	std	Y+58, r25	; 0x3a
    2834:	89 af       	std	Y+57, r24	; 0x39
				GET_BIT(data, 4 + i));

	}

	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, LOGIC_LOW); /* Disable LCD E=0 */
    2836:	80 e0       	ldi	r24, 0x00	; 0
    2838:	61 e0       	ldi	r22, 0x01	; 1
    283a:	40 e0       	ldi	r20, 0x00	; 0
    283c:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    2840:	80 e0       	ldi	r24, 0x00	; 0
    2842:	90 e0       	ldi	r25, 0x00	; 0
    2844:	a0 e8       	ldi	r26, 0x80	; 128
    2846:	bf e3       	ldi	r27, 0x3F	; 63
    2848:	8d ab       	std	Y+53, r24	; 0x35
    284a:	9e ab       	std	Y+54, r25	; 0x36
    284c:	af ab       	std	Y+55, r26	; 0x37
    284e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2850:	6d a9       	ldd	r22, Y+53	; 0x35
    2852:	7e a9       	ldd	r23, Y+54	; 0x36
    2854:	8f a9       	ldd	r24, Y+55	; 0x37
    2856:	98 ad       	ldd	r25, Y+56	; 0x38
    2858:	20 e0       	ldi	r18, 0x00	; 0
    285a:	30 e0       	ldi	r19, 0x00	; 0
    285c:	4a e7       	ldi	r20, 0x7A	; 122
    285e:	53 e4       	ldi	r21, 0x43	; 67
    2860:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2864:	dc 01       	movw	r26, r24
    2866:	cb 01       	movw	r24, r22
    2868:	89 ab       	std	Y+49, r24	; 0x31
    286a:	9a ab       	std	Y+50, r25	; 0x32
    286c:	ab ab       	std	Y+51, r26	; 0x33
    286e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2870:	69 a9       	ldd	r22, Y+49	; 0x31
    2872:	7a a9       	ldd	r23, Y+50	; 0x32
    2874:	8b a9       	ldd	r24, Y+51	; 0x33
    2876:	9c a9       	ldd	r25, Y+52	; 0x34
    2878:	20 e0       	ldi	r18, 0x00	; 0
    287a:	30 e0       	ldi	r19, 0x00	; 0
    287c:	40 e8       	ldi	r20, 0x80	; 128
    287e:	5f e3       	ldi	r21, 0x3F	; 63
    2880:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2884:	88 23       	and	r24, r24
    2886:	2c f4       	brge	.+10     	; 0x2892 <LCD_sendData+0x216>
		__ticks = 1;
    2888:	81 e0       	ldi	r24, 0x01	; 1
    288a:	90 e0       	ldi	r25, 0x00	; 0
    288c:	98 ab       	std	Y+48, r25	; 0x30
    288e:	8f a7       	std	Y+47, r24	; 0x2f
    2890:	3f c0       	rjmp	.+126    	; 0x2910 <LCD_sendData+0x294>
	else if (__tmp > 65535)
    2892:	69 a9       	ldd	r22, Y+49	; 0x31
    2894:	7a a9       	ldd	r23, Y+50	; 0x32
    2896:	8b a9       	ldd	r24, Y+51	; 0x33
    2898:	9c a9       	ldd	r25, Y+52	; 0x34
    289a:	20 e0       	ldi	r18, 0x00	; 0
    289c:	3f ef       	ldi	r19, 0xFF	; 255
    289e:	4f e7       	ldi	r20, 0x7F	; 127
    28a0:	57 e4       	ldi	r21, 0x47	; 71
    28a2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28a6:	18 16       	cp	r1, r24
    28a8:	4c f5       	brge	.+82     	; 0x28fc <LCD_sendData+0x280>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28aa:	6d a9       	ldd	r22, Y+53	; 0x35
    28ac:	7e a9       	ldd	r23, Y+54	; 0x36
    28ae:	8f a9       	ldd	r24, Y+55	; 0x37
    28b0:	98 ad       	ldd	r25, Y+56	; 0x38
    28b2:	20 e0       	ldi	r18, 0x00	; 0
    28b4:	30 e0       	ldi	r19, 0x00	; 0
    28b6:	40 e2       	ldi	r20, 0x20	; 32
    28b8:	51 e4       	ldi	r21, 0x41	; 65
    28ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28be:	dc 01       	movw	r26, r24
    28c0:	cb 01       	movw	r24, r22
    28c2:	bc 01       	movw	r22, r24
    28c4:	cd 01       	movw	r24, r26
    28c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28ca:	dc 01       	movw	r26, r24
    28cc:	cb 01       	movw	r24, r22
    28ce:	98 ab       	std	Y+48, r25	; 0x30
    28d0:	8f a7       	std	Y+47, r24	; 0x2f
    28d2:	0f c0       	rjmp	.+30     	; 0x28f2 <LCD_sendData+0x276>
    28d4:	89 e1       	ldi	r24, 0x19	; 25
    28d6:	90 e0       	ldi	r25, 0x00	; 0
    28d8:	9e a7       	std	Y+46, r25	; 0x2e
    28da:	8d a7       	std	Y+45, r24	; 0x2d
    28dc:	8d a5       	ldd	r24, Y+45	; 0x2d
    28de:	9e a5       	ldd	r25, Y+46	; 0x2e
    28e0:	01 97       	sbiw	r24, 0x01	; 1
    28e2:	f1 f7       	brne	.-4      	; 0x28e0 <LCD_sendData+0x264>
    28e4:	9e a7       	std	Y+46, r25	; 0x2e
    28e6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28e8:	8f a5       	ldd	r24, Y+47	; 0x2f
    28ea:	98 a9       	ldd	r25, Y+48	; 0x30
    28ec:	01 97       	sbiw	r24, 0x01	; 1
    28ee:	98 ab       	std	Y+48, r25	; 0x30
    28f0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    28f4:	98 a9       	ldd	r25, Y+48	; 0x30
    28f6:	00 97       	sbiw	r24, 0x00	; 0
    28f8:	69 f7       	brne	.-38     	; 0x28d4 <LCD_sendData+0x258>
    28fa:	14 c0       	rjmp	.+40     	; 0x2924 <LCD_sendData+0x2a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    28fc:	69 a9       	ldd	r22, Y+49	; 0x31
    28fe:	7a a9       	ldd	r23, Y+50	; 0x32
    2900:	8b a9       	ldd	r24, Y+51	; 0x33
    2902:	9c a9       	ldd	r25, Y+52	; 0x34
    2904:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2908:	dc 01       	movw	r26, r24
    290a:	cb 01       	movw	r24, r22
    290c:	98 ab       	std	Y+48, r25	; 0x30
    290e:	8f a7       	std	Y+47, r24	; 0x2f
    2910:	8f a5       	ldd	r24, Y+47	; 0x2f
    2912:	98 a9       	ldd	r25, Y+48	; 0x30
    2914:	9c a7       	std	Y+44, r25	; 0x2c
    2916:	8b a7       	std	Y+43, r24	; 0x2b
    2918:	8b a5       	ldd	r24, Y+43	; 0x2b
    291a:	9c a5       	ldd	r25, Y+44	; 0x2c
    291c:	01 97       	sbiw	r24, 0x01	; 1
    291e:	f1 f7       	brne	.-4      	; 0x291c <LCD_sendData+0x2a0>
    2920:	9c a7       	std	Y+44, r25	; 0x2c
    2922:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Th = 13ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, LOGIC_HIGH); /* Enable LCD E=1 */
    2924:	80 e0       	ldi	r24, 0x00	; 0
    2926:	61 e0       	ldi	r22, 0x01	; 1
    2928:	41 e0       	ldi	r20, 0x01	; 1
    292a:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    292e:	80 e0       	ldi	r24, 0x00	; 0
    2930:	90 e0       	ldi	r25, 0x00	; 0
    2932:	a0 e8       	ldi	r26, 0x80	; 128
    2934:	bf e3       	ldi	r27, 0x3F	; 63
    2936:	8f a3       	std	Y+39, r24	; 0x27
    2938:	98 a7       	std	Y+40, r25	; 0x28
    293a:	a9 a7       	std	Y+41, r26	; 0x29
    293c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    293e:	6f a1       	ldd	r22, Y+39	; 0x27
    2940:	78 a5       	ldd	r23, Y+40	; 0x28
    2942:	89 a5       	ldd	r24, Y+41	; 0x29
    2944:	9a a5       	ldd	r25, Y+42	; 0x2a
    2946:	20 e0       	ldi	r18, 0x00	; 0
    2948:	30 e0       	ldi	r19, 0x00	; 0
    294a:	4a e7       	ldi	r20, 0x7A	; 122
    294c:	53 e4       	ldi	r21, 0x43	; 67
    294e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2952:	dc 01       	movw	r26, r24
    2954:	cb 01       	movw	r24, r22
    2956:	8b a3       	std	Y+35, r24	; 0x23
    2958:	9c a3       	std	Y+36, r25	; 0x24
    295a:	ad a3       	std	Y+37, r26	; 0x25
    295c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    295e:	6b a1       	ldd	r22, Y+35	; 0x23
    2960:	7c a1       	ldd	r23, Y+36	; 0x24
    2962:	8d a1       	ldd	r24, Y+37	; 0x25
    2964:	9e a1       	ldd	r25, Y+38	; 0x26
    2966:	20 e0       	ldi	r18, 0x00	; 0
    2968:	30 e0       	ldi	r19, 0x00	; 0
    296a:	40 e8       	ldi	r20, 0x80	; 128
    296c:	5f e3       	ldi	r21, 0x3F	; 63
    296e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2972:	88 23       	and	r24, r24
    2974:	2c f4       	brge	.+10     	; 0x2980 <LCD_sendData+0x304>
		__ticks = 1;
    2976:	81 e0       	ldi	r24, 0x01	; 1
    2978:	90 e0       	ldi	r25, 0x00	; 0
    297a:	9a a3       	std	Y+34, r25	; 0x22
    297c:	89 a3       	std	Y+33, r24	; 0x21
    297e:	3f c0       	rjmp	.+126    	; 0x29fe <LCD_sendData+0x382>
	else if (__tmp > 65535)
    2980:	6b a1       	ldd	r22, Y+35	; 0x23
    2982:	7c a1       	ldd	r23, Y+36	; 0x24
    2984:	8d a1       	ldd	r24, Y+37	; 0x25
    2986:	9e a1       	ldd	r25, Y+38	; 0x26
    2988:	20 e0       	ldi	r18, 0x00	; 0
    298a:	3f ef       	ldi	r19, 0xFF	; 255
    298c:	4f e7       	ldi	r20, 0x7F	; 127
    298e:	57 e4       	ldi	r21, 0x47	; 71
    2990:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2994:	18 16       	cp	r1, r24
    2996:	4c f5       	brge	.+82     	; 0x29ea <LCD_sendData+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2998:	6f a1       	ldd	r22, Y+39	; 0x27
    299a:	78 a5       	ldd	r23, Y+40	; 0x28
    299c:	89 a5       	ldd	r24, Y+41	; 0x29
    299e:	9a a5       	ldd	r25, Y+42	; 0x2a
    29a0:	20 e0       	ldi	r18, 0x00	; 0
    29a2:	30 e0       	ldi	r19, 0x00	; 0
    29a4:	40 e2       	ldi	r20, 0x20	; 32
    29a6:	51 e4       	ldi	r21, 0x41	; 65
    29a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29ac:	dc 01       	movw	r26, r24
    29ae:	cb 01       	movw	r24, r22
    29b0:	bc 01       	movw	r22, r24
    29b2:	cd 01       	movw	r24, r26
    29b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29b8:	dc 01       	movw	r26, r24
    29ba:	cb 01       	movw	r24, r22
    29bc:	9a a3       	std	Y+34, r25	; 0x22
    29be:	89 a3       	std	Y+33, r24	; 0x21
    29c0:	0f c0       	rjmp	.+30     	; 0x29e0 <LCD_sendData+0x364>
    29c2:	89 e1       	ldi	r24, 0x19	; 25
    29c4:	90 e0       	ldi	r25, 0x00	; 0
    29c6:	98 a3       	std	Y+32, r25	; 0x20
    29c8:	8f 8f       	std	Y+31, r24	; 0x1f
    29ca:	8f 8d       	ldd	r24, Y+31	; 0x1f
    29cc:	98 a1       	ldd	r25, Y+32	; 0x20
    29ce:	01 97       	sbiw	r24, 0x01	; 1
    29d0:	f1 f7       	brne	.-4      	; 0x29ce <LCD_sendData+0x352>
    29d2:	98 a3       	std	Y+32, r25	; 0x20
    29d4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29d6:	89 a1       	ldd	r24, Y+33	; 0x21
    29d8:	9a a1       	ldd	r25, Y+34	; 0x22
    29da:	01 97       	sbiw	r24, 0x01	; 1
    29dc:	9a a3       	std	Y+34, r25	; 0x22
    29de:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29e0:	89 a1       	ldd	r24, Y+33	; 0x21
    29e2:	9a a1       	ldd	r25, Y+34	; 0x22
    29e4:	00 97       	sbiw	r24, 0x00	; 0
    29e6:	69 f7       	brne	.-38     	; 0x29c2 <LCD_sendData+0x346>
    29e8:	14 c0       	rjmp	.+40     	; 0x2a12 <LCD_sendData+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29ea:	6b a1       	ldd	r22, Y+35	; 0x23
    29ec:	7c a1       	ldd	r23, Y+36	; 0x24
    29ee:	8d a1       	ldd	r24, Y+37	; 0x25
    29f0:	9e a1       	ldd	r25, Y+38	; 0x26
    29f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29f6:	dc 01       	movw	r26, r24
    29f8:	cb 01       	movw	r24, r22
    29fa:	9a a3       	std	Y+34, r25	; 0x22
    29fc:	89 a3       	std	Y+33, r24	; 0x21
    29fe:	89 a1       	ldd	r24, Y+33	; 0x21
    2a00:	9a a1       	ldd	r25, Y+34	; 0x22
    2a02:	9e 8f       	std	Y+30, r25	; 0x1e
    2a04:	8d 8f       	std	Y+29, r24	; 0x1d
    2a06:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2a08:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2a0a:	01 97       	sbiw	r24, 0x01	; 1
    2a0c:	f1 f7       	brne	.-4      	; 0x2a0a <LCD_sendData+0x38e>
    2a0e:	9e 8f       	std	Y+30, r25	; 0x1e
    2a10:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

	for (i = 0; i < LCD_DATA_BITS_MODE; ++i) {
    2a12:	fe 01       	movw	r30, r28
    2a14:	e9 5b       	subi	r30, 0xB9	; 185
    2a16:	ff 4f       	sbci	r31, 0xFF	; 255
    2a18:	10 82       	st	Z, r1
    2a1a:	37 c0       	rjmp	.+110    	; 0x2a8a <LCD_sendData+0x40e>
		GPIO_writePin(LCD_DATA_PORT_ID, LCD_FIRST_DATA_PIN_ID+i,
    2a1c:	fe 01       	movw	r30, r28
    2a1e:	e9 5b       	subi	r30, 0xB9	; 185
    2a20:	ff 4f       	sbci	r31, 0xFF	; 255
    2a22:	80 81       	ld	r24, Z
    2a24:	68 2f       	mov	r22, r24
    2a26:	6e 5f       	subi	r22, 0xFE	; 254
    2a28:	fe 01       	movw	r30, r28
    2a2a:	e8 5b       	subi	r30, 0xB8	; 184
    2a2c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a2e:	80 81       	ld	r24, Z
    2a30:	48 2f       	mov	r20, r24
    2a32:	50 e0       	ldi	r21, 0x00	; 0
    2a34:	fe 01       	movw	r30, r28
    2a36:	e9 5b       	subi	r30, 0xB9	; 185
    2a38:	ff 4f       	sbci	r31, 0xFF	; 255
    2a3a:	80 81       	ld	r24, Z
    2a3c:	28 2f       	mov	r18, r24
    2a3e:	30 e0       	ldi	r19, 0x00	; 0
    2a40:	81 e0       	ldi	r24, 0x01	; 1
    2a42:	90 e0       	ldi	r25, 0x00	; 0
    2a44:	02 c0       	rjmp	.+4      	; 0x2a4a <LCD_sendData+0x3ce>
    2a46:	88 0f       	add	r24, r24
    2a48:	99 1f       	adc	r25, r25
    2a4a:	2a 95       	dec	r18
    2a4c:	e2 f7       	brpl	.-8      	; 0x2a46 <LCD_sendData+0x3ca>
    2a4e:	9a 01       	movw	r18, r20
    2a50:	28 23       	and	r18, r24
    2a52:	39 23       	and	r19, r25
    2a54:	fe 01       	movw	r30, r28
    2a56:	e9 5b       	subi	r30, 0xB9	; 185
    2a58:	ff 4f       	sbci	r31, 0xFF	; 255
    2a5a:	80 81       	ld	r24, Z
    2a5c:	88 2f       	mov	r24, r24
    2a5e:	90 e0       	ldi	r25, 0x00	; 0
    2a60:	a9 01       	movw	r20, r18
    2a62:	02 c0       	rjmp	.+4      	; 0x2a68 <LCD_sendData+0x3ec>
    2a64:	55 95       	asr	r21
    2a66:	47 95       	ror	r20
    2a68:	8a 95       	dec	r24
    2a6a:	e2 f7       	brpl	.-8      	; 0x2a64 <LCD_sendData+0x3e8>
    2a6c:	ca 01       	movw	r24, r20
    2a6e:	98 2f       	mov	r25, r24
    2a70:	80 e0       	ldi	r24, 0x00	; 0
    2a72:	49 2f       	mov	r20, r25
    2a74:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, LOGIC_HIGH); /* Enable LCD E=1 */
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

	for (i = 0; i < LCD_DATA_BITS_MODE; ++i) {
    2a78:	de 01       	movw	r26, r28
    2a7a:	a9 5b       	subi	r26, 0xB9	; 185
    2a7c:	bf 4f       	sbci	r27, 0xFF	; 255
    2a7e:	fe 01       	movw	r30, r28
    2a80:	e9 5b       	subi	r30, 0xB9	; 185
    2a82:	ff 4f       	sbci	r31, 0xFF	; 255
    2a84:	80 81       	ld	r24, Z
    2a86:	8f 5f       	subi	r24, 0xFF	; 255
    2a88:	8c 93       	st	X, r24
    2a8a:	fe 01       	movw	r30, r28
    2a8c:	e9 5b       	subi	r30, 0xB9	; 185
    2a8e:	ff 4f       	sbci	r31, 0xFF	; 255
    2a90:	80 81       	ld	r24, Z
    2a92:	84 30       	cpi	r24, 0x04	; 4
    2a94:	18 f2       	brcs	.-122    	; 0x2a1c <LCD_sendData+0x3a0>
    2a96:	80 e0       	ldi	r24, 0x00	; 0
    2a98:	90 e0       	ldi	r25, 0x00	; 0
    2a9a:	a0 e8       	ldi	r26, 0x80	; 128
    2a9c:	bf e3       	ldi	r27, 0x3F	; 63
    2a9e:	89 8f       	std	Y+25, r24	; 0x19
    2aa0:	9a 8f       	std	Y+26, r25	; 0x1a
    2aa2:	ab 8f       	std	Y+27, r26	; 0x1b
    2aa4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2aa6:	69 8d       	ldd	r22, Y+25	; 0x19
    2aa8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2aaa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2aac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2aae:	20 e0       	ldi	r18, 0x00	; 0
    2ab0:	30 e0       	ldi	r19, 0x00	; 0
    2ab2:	4a e7       	ldi	r20, 0x7A	; 122
    2ab4:	53 e4       	ldi	r21, 0x43	; 67
    2ab6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2aba:	dc 01       	movw	r26, r24
    2abc:	cb 01       	movw	r24, r22
    2abe:	8d 8b       	std	Y+21, r24	; 0x15
    2ac0:	9e 8b       	std	Y+22, r25	; 0x16
    2ac2:	af 8b       	std	Y+23, r26	; 0x17
    2ac4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2ac6:	6d 89       	ldd	r22, Y+21	; 0x15
    2ac8:	7e 89       	ldd	r23, Y+22	; 0x16
    2aca:	8f 89       	ldd	r24, Y+23	; 0x17
    2acc:	98 8d       	ldd	r25, Y+24	; 0x18
    2ace:	20 e0       	ldi	r18, 0x00	; 0
    2ad0:	30 e0       	ldi	r19, 0x00	; 0
    2ad2:	40 e8       	ldi	r20, 0x80	; 128
    2ad4:	5f e3       	ldi	r21, 0x3F	; 63
    2ad6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ada:	88 23       	and	r24, r24
    2adc:	2c f4       	brge	.+10     	; 0x2ae8 <LCD_sendData+0x46c>
		__ticks = 1;
    2ade:	81 e0       	ldi	r24, 0x01	; 1
    2ae0:	90 e0       	ldi	r25, 0x00	; 0
    2ae2:	9c 8b       	std	Y+20, r25	; 0x14
    2ae4:	8b 8b       	std	Y+19, r24	; 0x13
    2ae6:	3f c0       	rjmp	.+126    	; 0x2b66 <LCD_sendData+0x4ea>
	else if (__tmp > 65535)
    2ae8:	6d 89       	ldd	r22, Y+21	; 0x15
    2aea:	7e 89       	ldd	r23, Y+22	; 0x16
    2aec:	8f 89       	ldd	r24, Y+23	; 0x17
    2aee:	98 8d       	ldd	r25, Y+24	; 0x18
    2af0:	20 e0       	ldi	r18, 0x00	; 0
    2af2:	3f ef       	ldi	r19, 0xFF	; 255
    2af4:	4f e7       	ldi	r20, 0x7F	; 127
    2af6:	57 e4       	ldi	r21, 0x47	; 71
    2af8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2afc:	18 16       	cp	r1, r24
    2afe:	4c f5       	brge	.+82     	; 0x2b52 <LCD_sendData+0x4d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b00:	69 8d       	ldd	r22, Y+25	; 0x19
    2b02:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b04:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b06:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b08:	20 e0       	ldi	r18, 0x00	; 0
    2b0a:	30 e0       	ldi	r19, 0x00	; 0
    2b0c:	40 e2       	ldi	r20, 0x20	; 32
    2b0e:	51 e4       	ldi	r21, 0x41	; 65
    2b10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b14:	dc 01       	movw	r26, r24
    2b16:	cb 01       	movw	r24, r22
    2b18:	bc 01       	movw	r22, r24
    2b1a:	cd 01       	movw	r24, r26
    2b1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b20:	dc 01       	movw	r26, r24
    2b22:	cb 01       	movw	r24, r22
    2b24:	9c 8b       	std	Y+20, r25	; 0x14
    2b26:	8b 8b       	std	Y+19, r24	; 0x13
    2b28:	0f c0       	rjmp	.+30     	; 0x2b48 <LCD_sendData+0x4cc>
    2b2a:	89 e1       	ldi	r24, 0x19	; 25
    2b2c:	90 e0       	ldi	r25, 0x00	; 0
    2b2e:	9a 8b       	std	Y+18, r25	; 0x12
    2b30:	89 8b       	std	Y+17, r24	; 0x11
    2b32:	89 89       	ldd	r24, Y+17	; 0x11
    2b34:	9a 89       	ldd	r25, Y+18	; 0x12
    2b36:	01 97       	sbiw	r24, 0x01	; 1
    2b38:	f1 f7       	brne	.-4      	; 0x2b36 <LCD_sendData+0x4ba>
    2b3a:	9a 8b       	std	Y+18, r25	; 0x12
    2b3c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b3e:	8b 89       	ldd	r24, Y+19	; 0x13
    2b40:	9c 89       	ldd	r25, Y+20	; 0x14
    2b42:	01 97       	sbiw	r24, 0x01	; 1
    2b44:	9c 8b       	std	Y+20, r25	; 0x14
    2b46:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b48:	8b 89       	ldd	r24, Y+19	; 0x13
    2b4a:	9c 89       	ldd	r25, Y+20	; 0x14
    2b4c:	00 97       	sbiw	r24, 0x00	; 0
    2b4e:	69 f7       	brne	.-38     	; 0x2b2a <LCD_sendData+0x4ae>
    2b50:	14 c0       	rjmp	.+40     	; 0x2b7a <LCD_sendData+0x4fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b52:	6d 89       	ldd	r22, Y+21	; 0x15
    2b54:	7e 89       	ldd	r23, Y+22	; 0x16
    2b56:	8f 89       	ldd	r24, Y+23	; 0x17
    2b58:	98 8d       	ldd	r25, Y+24	; 0x18
    2b5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b5e:	dc 01       	movw	r26, r24
    2b60:	cb 01       	movw	r24, r22
    2b62:	9c 8b       	std	Y+20, r25	; 0x14
    2b64:	8b 8b       	std	Y+19, r24	; 0x13
    2b66:	8b 89       	ldd	r24, Y+19	; 0x13
    2b68:	9c 89       	ldd	r25, Y+20	; 0x14
    2b6a:	98 8b       	std	Y+16, r25	; 0x10
    2b6c:	8f 87       	std	Y+15, r24	; 0x0f
    2b6e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b70:	98 89       	ldd	r25, Y+16	; 0x10
    2b72:	01 97       	sbiw	r24, 0x01	; 1
    2b74:	f1 f7       	brne	.-4      	; 0x2b72 <LCD_sendData+0x4f6>
    2b76:	98 8b       	std	Y+16, r25	; 0x10
    2b78:	8f 87       	std	Y+15, r24	; 0x0f
				GET_BIT(data,  i));

	}

	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID, LCD_ENABLE_PIN_ID, LOGIC_LOW); /* Disable LCD E=0 */
    2b7a:	80 e0       	ldi	r24, 0x00	; 0
    2b7c:	61 e0       	ldi	r22, 0x01	; 1
    2b7e:	40 e0       	ldi	r20, 0x00	; 0
    2b80:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    2b84:	80 e0       	ldi	r24, 0x00	; 0
    2b86:	90 e0       	ldi	r25, 0x00	; 0
    2b88:	a0 e8       	ldi	r26, 0x80	; 128
    2b8a:	bf e3       	ldi	r27, 0x3F	; 63
    2b8c:	8b 87       	std	Y+11, r24	; 0x0b
    2b8e:	9c 87       	std	Y+12, r25	; 0x0c
    2b90:	ad 87       	std	Y+13, r26	; 0x0d
    2b92:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b94:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b96:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b98:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b9c:	20 e0       	ldi	r18, 0x00	; 0
    2b9e:	30 e0       	ldi	r19, 0x00	; 0
    2ba0:	4a e7       	ldi	r20, 0x7A	; 122
    2ba2:	53 e4       	ldi	r21, 0x43	; 67
    2ba4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ba8:	dc 01       	movw	r26, r24
    2baa:	cb 01       	movw	r24, r22
    2bac:	8f 83       	std	Y+7, r24	; 0x07
    2bae:	98 87       	std	Y+8, r25	; 0x08
    2bb0:	a9 87       	std	Y+9, r26	; 0x09
    2bb2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2bb4:	6f 81       	ldd	r22, Y+7	; 0x07
    2bb6:	78 85       	ldd	r23, Y+8	; 0x08
    2bb8:	89 85       	ldd	r24, Y+9	; 0x09
    2bba:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bbc:	20 e0       	ldi	r18, 0x00	; 0
    2bbe:	30 e0       	ldi	r19, 0x00	; 0
    2bc0:	40 e8       	ldi	r20, 0x80	; 128
    2bc2:	5f e3       	ldi	r21, 0x3F	; 63
    2bc4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2bc8:	88 23       	and	r24, r24
    2bca:	2c f4       	brge	.+10     	; 0x2bd6 <LCD_sendData+0x55a>
		__ticks = 1;
    2bcc:	81 e0       	ldi	r24, 0x01	; 1
    2bce:	90 e0       	ldi	r25, 0x00	; 0
    2bd0:	9e 83       	std	Y+6, r25	; 0x06
    2bd2:	8d 83       	std	Y+5, r24	; 0x05
    2bd4:	3f c0       	rjmp	.+126    	; 0x2c54 <LCD_sendData+0x5d8>
	else if (__tmp > 65535)
    2bd6:	6f 81       	ldd	r22, Y+7	; 0x07
    2bd8:	78 85       	ldd	r23, Y+8	; 0x08
    2bda:	89 85       	ldd	r24, Y+9	; 0x09
    2bdc:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bde:	20 e0       	ldi	r18, 0x00	; 0
    2be0:	3f ef       	ldi	r19, 0xFF	; 255
    2be2:	4f e7       	ldi	r20, 0x7F	; 127
    2be4:	57 e4       	ldi	r21, 0x47	; 71
    2be6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2bea:	18 16       	cp	r1, r24
    2bec:	4c f5       	brge	.+82     	; 0x2c40 <LCD_sendData+0x5c4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bee:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bf0:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bf2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bf4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bf6:	20 e0       	ldi	r18, 0x00	; 0
    2bf8:	30 e0       	ldi	r19, 0x00	; 0
    2bfa:	40 e2       	ldi	r20, 0x20	; 32
    2bfc:	51 e4       	ldi	r21, 0x41	; 65
    2bfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c02:	dc 01       	movw	r26, r24
    2c04:	cb 01       	movw	r24, r22
    2c06:	bc 01       	movw	r22, r24
    2c08:	cd 01       	movw	r24, r26
    2c0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c0e:	dc 01       	movw	r26, r24
    2c10:	cb 01       	movw	r24, r22
    2c12:	9e 83       	std	Y+6, r25	; 0x06
    2c14:	8d 83       	std	Y+5, r24	; 0x05
    2c16:	0f c0       	rjmp	.+30     	; 0x2c36 <LCD_sendData+0x5ba>
    2c18:	89 e1       	ldi	r24, 0x19	; 25
    2c1a:	90 e0       	ldi	r25, 0x00	; 0
    2c1c:	9c 83       	std	Y+4, r25	; 0x04
    2c1e:	8b 83       	std	Y+3, r24	; 0x03
    2c20:	8b 81       	ldd	r24, Y+3	; 0x03
    2c22:	9c 81       	ldd	r25, Y+4	; 0x04
    2c24:	01 97       	sbiw	r24, 0x01	; 1
    2c26:	f1 f7       	brne	.-4      	; 0x2c24 <LCD_sendData+0x5a8>
    2c28:	9c 83       	std	Y+4, r25	; 0x04
    2c2a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c2c:	8d 81       	ldd	r24, Y+5	; 0x05
    2c2e:	9e 81       	ldd	r25, Y+6	; 0x06
    2c30:	01 97       	sbiw	r24, 0x01	; 1
    2c32:	9e 83       	std	Y+6, r25	; 0x06
    2c34:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c36:	8d 81       	ldd	r24, Y+5	; 0x05
    2c38:	9e 81       	ldd	r25, Y+6	; 0x06
    2c3a:	00 97       	sbiw	r24, 0x00	; 0
    2c3c:	69 f7       	brne	.-38     	; 0x2c18 <LCD_sendData+0x59c>
    2c3e:	14 c0       	rjmp	.+40     	; 0x2c68 <LCD_sendData+0x5ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c40:	6f 81       	ldd	r22, Y+7	; 0x07
    2c42:	78 85       	ldd	r23, Y+8	; 0x08
    2c44:	89 85       	ldd	r24, Y+9	; 0x09
    2c46:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c4c:	dc 01       	movw	r26, r24
    2c4e:	cb 01       	movw	r24, r22
    2c50:	9e 83       	std	Y+6, r25	; 0x06
    2c52:	8d 83       	std	Y+5, r24	; 0x05
    2c54:	8d 81       	ldd	r24, Y+5	; 0x05
    2c56:	9e 81       	ldd	r25, Y+6	; 0x06
    2c58:	9a 83       	std	Y+2, r25	; 0x02
    2c5a:	89 83       	std	Y+1, r24	; 0x01
    2c5c:	89 81       	ldd	r24, Y+1	; 0x01
    2c5e:	9a 81       	ldd	r25, Y+2	; 0x02
    2c60:	01 97       	sbiw	r24, 0x01	; 1
    2c62:	f1 f7       	brne	.-4      	; 0x2c60 <LCD_sendData+0x5e4>
    2c64:	9a 83       	std	Y+2, r25	; 0x02
    2c66:	89 83       	std	Y+1, r24	; 0x01
	GPIO_writePort(LCD_DATA_PORT_ID,data); /* out the required command to the data bus D0 --> D7 */
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_ENABLE_PORT_ID,LCD_ENABLE_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    2c68:	c8 5b       	subi	r28, 0xB8	; 184
    2c6a:	df 4f       	sbci	r29, 0xFF	; 255
    2c6c:	0f b6       	in	r0, 0x3f	; 63
    2c6e:	f8 94       	cli
    2c70:	de bf       	out	0x3e, r29	; 62
    2c72:	0f be       	out	0x3f, r0	; 63
    2c74:	cd bf       	out	0x3d, r28	; 61
    2c76:	cf 91       	pop	r28
    2c78:	df 91       	pop	r29
    2c7a:	1f 91       	pop	r17
    2c7c:	0f 91       	pop	r16
    2c7e:	08 95       	ret

00002c80 <EEPROM_writeByte>:

#include "external_eeprom.h"
#include "../../MCAL/TWI/TWI.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    2c80:	df 93       	push	r29
    2c82:	cf 93       	push	r28
    2c84:	00 d0       	rcall	.+0      	; 0x2c86 <EEPROM_writeByte+0x6>
    2c86:	00 d0       	rcall	.+0      	; 0x2c88 <EEPROM_writeByte+0x8>
    2c88:	cd b7       	in	r28, 0x3d	; 61
    2c8a:	de b7       	in	r29, 0x3e	; 62
    2c8c:	9a 83       	std	Y+2, r25	; 0x02
    2c8e:	89 83       	std	Y+1, r24	; 0x01
    2c90:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    2c92:	0e 94 97 0a 	call	0x152e	; 0x152e <TWI_start>
    if (TWI_getStatus() != TWI_START)
    2c96:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2c9a:	88 30       	cpi	r24, 0x08	; 8
    2c9c:	11 f0       	breq	.+4      	; 0x2ca2 <EEPROM_writeByte+0x22>
        return ERROR;
    2c9e:	1c 82       	std	Y+4, r1	; 0x04
    2ca0:	28 c0       	rjmp	.+80     	; 0x2cf2 <EEPROM_writeByte+0x72>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    2ca2:	89 81       	ldd	r24, Y+1	; 0x01
    2ca4:	9a 81       	ldd	r25, Y+2	; 0x02
    2ca6:	80 70       	andi	r24, 0x00	; 0
    2ca8:	97 70       	andi	r25, 0x07	; 7
    2caa:	88 0f       	add	r24, r24
    2cac:	89 2f       	mov	r24, r25
    2cae:	88 1f       	adc	r24, r24
    2cb0:	99 0b       	sbc	r25, r25
    2cb2:	91 95       	neg	r25
    2cb4:	80 6a       	ori	r24, 0xA0	; 160
    2cb6:	0e 94 b2 0a 	call	0x1564	; 0x1564 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    2cba:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2cbe:	88 31       	cpi	r24, 0x18	; 24
    2cc0:	11 f0       	breq	.+4      	; 0x2cc6 <EEPROM_writeByte+0x46>
        return ERROR;
    2cc2:	1c 82       	std	Y+4, r1	; 0x04
    2cc4:	16 c0       	rjmp	.+44     	; 0x2cf2 <EEPROM_writeByte+0x72>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    2cc6:	89 81       	ldd	r24, Y+1	; 0x01
    2cc8:	0e 94 b2 0a 	call	0x1564	; 0x1564 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2ccc:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2cd0:	88 32       	cpi	r24, 0x28	; 40
    2cd2:	11 f0       	breq	.+4      	; 0x2cd8 <EEPROM_writeByte+0x58>
        return ERROR;
    2cd4:	1c 82       	std	Y+4, r1	; 0x04
    2cd6:	0d c0       	rjmp	.+26     	; 0x2cf2 <EEPROM_writeByte+0x72>

    /* write byte to eeprom */
    TWI_writeByte(u8data);
    2cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    2cda:	0e 94 b2 0a 	call	0x1564	; 0x1564 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2cde:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2ce2:	88 32       	cpi	r24, 0x28	; 40
    2ce4:	11 f0       	breq	.+4      	; 0x2cea <EEPROM_writeByte+0x6a>
        return ERROR;
    2ce6:	1c 82       	std	Y+4, r1	; 0x04
    2ce8:	04 c0       	rjmp	.+8      	; 0x2cf2 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    2cea:	0e 94 a7 0a 	call	0x154e	; 0x154e <TWI_stop>

    return SUCCESS;
    2cee:	81 e0       	ldi	r24, 0x01	; 1
    2cf0:	8c 83       	std	Y+4, r24	; 0x04
    2cf2:	8c 81       	ldd	r24, Y+4	; 0x04
}
    2cf4:	0f 90       	pop	r0
    2cf6:	0f 90       	pop	r0
    2cf8:	0f 90       	pop	r0
    2cfa:	0f 90       	pop	r0
    2cfc:	cf 91       	pop	r28
    2cfe:	df 91       	pop	r29
    2d00:	08 95       	ret

00002d02 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    2d02:	df 93       	push	r29
    2d04:	cf 93       	push	r28
    2d06:	00 d0       	rcall	.+0      	; 0x2d08 <EEPROM_readByte+0x6>
    2d08:	00 d0       	rcall	.+0      	; 0x2d0a <EEPROM_readByte+0x8>
    2d0a:	0f 92       	push	r0
    2d0c:	cd b7       	in	r28, 0x3d	; 61
    2d0e:	de b7       	in	r29, 0x3e	; 62
    2d10:	9a 83       	std	Y+2, r25	; 0x02
    2d12:	89 83       	std	Y+1, r24	; 0x01
    2d14:	7c 83       	std	Y+4, r23	; 0x04
    2d16:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    2d18:	0e 94 97 0a 	call	0x152e	; 0x152e <TWI_start>
    if (TWI_getStatus() != TWI_START)
    2d1c:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2d20:	88 30       	cpi	r24, 0x08	; 8
    2d22:	11 f0       	breq	.+4      	; 0x2d28 <EEPROM_readByte+0x26>
        return ERROR;
    2d24:	1d 82       	std	Y+5, r1	; 0x05
    2d26:	44 c0       	rjmp	.+136    	; 0x2db0 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    2d28:	89 81       	ldd	r24, Y+1	; 0x01
    2d2a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d2c:	80 70       	andi	r24, 0x00	; 0
    2d2e:	97 70       	andi	r25, 0x07	; 7
    2d30:	88 0f       	add	r24, r24
    2d32:	89 2f       	mov	r24, r25
    2d34:	88 1f       	adc	r24, r24
    2d36:	99 0b       	sbc	r25, r25
    2d38:	91 95       	neg	r25
    2d3a:	80 6a       	ori	r24, 0xA0	; 160
    2d3c:	0e 94 b2 0a 	call	0x1564	; 0x1564 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    2d40:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2d44:	88 31       	cpi	r24, 0x18	; 24
    2d46:	11 f0       	breq	.+4      	; 0x2d4c <EEPROM_readByte+0x4a>
        return ERROR;
    2d48:	1d 82       	std	Y+5, r1	; 0x05
    2d4a:	32 c0       	rjmp	.+100    	; 0x2db0 <EEPROM_readByte+0xae>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    2d4c:	89 81       	ldd	r24, Y+1	; 0x01
    2d4e:	0e 94 b2 0a 	call	0x1564	; 0x1564 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2d52:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2d56:	88 32       	cpi	r24, 0x28	; 40
    2d58:	11 f0       	breq	.+4      	; 0x2d5e <EEPROM_readByte+0x5c>
        return ERROR;
    2d5a:	1d 82       	std	Y+5, r1	; 0x05
    2d5c:	29 c0       	rjmp	.+82     	; 0x2db0 <EEPROM_readByte+0xae>

    /* Send the Repeated Start Bit */
    TWI_start();
    2d5e:	0e 94 97 0a 	call	0x152e	; 0x152e <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    2d62:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2d66:	80 31       	cpi	r24, 0x10	; 16
    2d68:	11 f0       	breq	.+4      	; 0x2d6e <EEPROM_readByte+0x6c>
        return ERROR;
    2d6a:	1d 82       	std	Y+5, r1	; 0x05
    2d6c:	21 c0       	rjmp	.+66     	; 0x2db0 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    2d6e:	89 81       	ldd	r24, Y+1	; 0x01
    2d70:	9a 81       	ldd	r25, Y+2	; 0x02
    2d72:	80 70       	andi	r24, 0x00	; 0
    2d74:	97 70       	andi	r25, 0x07	; 7
    2d76:	88 0f       	add	r24, r24
    2d78:	89 2f       	mov	r24, r25
    2d7a:	88 1f       	adc	r24, r24
    2d7c:	99 0b       	sbc	r25, r25
    2d7e:	91 95       	neg	r25
    2d80:	81 6a       	ori	r24, 0xA1	; 161
    2d82:	0e 94 b2 0a 	call	0x1564	; 0x1564 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    2d86:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2d8a:	80 34       	cpi	r24, 0x40	; 64
    2d8c:	11 f0       	breq	.+4      	; 0x2d92 <EEPROM_readByte+0x90>
        return ERROR;
    2d8e:	1d 82       	std	Y+5, r1	; 0x05
    2d90:	0f c0       	rjmp	.+30     	; 0x2db0 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    2d92:	0e 94 dc 0a 	call	0x15b8	; 0x15b8 <TWI_readByteWithNACK>
    2d96:	eb 81       	ldd	r30, Y+3	; 0x03
    2d98:	fc 81       	ldd	r31, Y+4	; 0x04
    2d9a:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    2d9c:	0e 94 ef 0a 	call	0x15de	; 0x15de <TWI_getStatus>
    2da0:	88 35       	cpi	r24, 0x58	; 88
    2da2:	11 f0       	breq	.+4      	; 0x2da8 <EEPROM_readByte+0xa6>
        return ERROR;
    2da4:	1d 82       	std	Y+5, r1	; 0x05
    2da6:	04 c0       	rjmp	.+8      	; 0x2db0 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    2da8:	0e 94 a7 0a 	call	0x154e	; 0x154e <TWI_stop>

    return SUCCESS;
    2dac:	81 e0       	ldi	r24, 0x01	; 1
    2dae:	8d 83       	std	Y+5, r24	; 0x05
    2db0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2db2:	0f 90       	pop	r0
    2db4:	0f 90       	pop	r0
    2db6:	0f 90       	pop	r0
    2db8:	0f 90       	pop	r0
    2dba:	0f 90       	pop	r0
    2dbc:	cf 91       	pop	r28
    2dbe:	df 91       	pop	r29
    2dc0:	08 95       	ret

00002dc2 <DcMotor_Init>:
 * 				setup the direction for the two
 * 				motor pins through the GPIO driver.
 * 			=> 	Stop at the DC-Motor at the beginning
 * 				through the GPIO driver.
 * */
void DcMotor_Init(void) {
    2dc2:	df 93       	push	r29
    2dc4:	cf 93       	push	r28
    2dc6:	cd b7       	in	r28, 0x3d	; 61
    2dc8:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(MOTOR_RIGHT_PORT_ID, MOTOR_RIGHT_PIN_ID, PIN_OUTPUT);
    2dca:	81 e0       	ldi	r24, 0x01	; 1
    2dcc:	60 e0       	ldi	r22, 0x00	; 0
    2dce:	41 e0       	ldi	r20, 0x01	; 1
    2dd0:	0e 94 43 0b 	call	0x1686	; 0x1686 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_LEFT_PORT_ID, MOTOR_LEFT_PIN_ID, PIN_OUTPUT);
    2dd4:	81 e0       	ldi	r24, 0x01	; 1
    2dd6:	61 e0       	ldi	r22, 0x01	; 1
    2dd8:	41 e0       	ldi	r20, 0x01	; 1
    2dda:	0e 94 43 0b 	call	0x1686	; 0x1686 <GPIO_setupPinDirection>
}
    2dde:	cf 91       	pop	r28
    2de0:	df 91       	pop	r29
    2de2:	08 95       	ret

00002de4 <DcMotor_Rotate>:
 * 				DC Motor CW/ or A-CW or stop the motor based
 * 				on the state input state value.
 * 			=> 	Send the required duty cycle to the PWM driver
 * 				based on the required speed value.
 * */
void DcMotor_Rotate(DCMotor_State state, uint8 speed) {
    2de4:	df 93       	push	r29
    2de6:	cf 93       	push	r28
    2de8:	00 d0       	rcall	.+0      	; 0x2dea <DcMotor_Rotate+0x6>
    2dea:	00 d0       	rcall	.+0      	; 0x2dec <DcMotor_Rotate+0x8>
    2dec:	cd b7       	in	r28, 0x3d	; 61
    2dee:	de b7       	in	r29, 0x3e	; 62
    2df0:	89 83       	std	Y+1, r24	; 0x01
    2df2:	6a 83       	std	Y+2, r22	; 0x02
	if (OFF == state)
    2df4:	89 81       	ldd	r24, Y+1	; 0x01
    2df6:	82 30       	cpi	r24, 0x02	; 2
    2df8:	21 f4       	brne	.+8      	; 0x2e02 <DcMotor_Rotate+0x1e>
		PWM_Timer0_Start(0);
    2dfa:	80 e0       	ldi	r24, 0x00	; 0
    2dfc:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <PWM_Timer0_Start>
    2e00:	27 c0       	rjmp	.+78     	; 0x2e50 <DcMotor_Rotate+0x6c>
	else {
		switch (state) {
    2e02:	89 81       	ldd	r24, Y+1	; 0x01
    2e04:	28 2f       	mov	r18, r24
    2e06:	30 e0       	ldi	r19, 0x00	; 0
    2e08:	3c 83       	std	Y+4, r19	; 0x04
    2e0a:	2b 83       	std	Y+3, r18	; 0x03
    2e0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e0e:	9c 81       	ldd	r25, Y+4	; 0x04
    2e10:	00 97       	sbiw	r24, 0x00	; 0
    2e12:	31 f0       	breq	.+12     	; 0x2e20 <DcMotor_Rotate+0x3c>
    2e14:	2b 81       	ldd	r18, Y+3	; 0x03
    2e16:	3c 81       	ldd	r19, Y+4	; 0x04
    2e18:	21 30       	cpi	r18, 0x01	; 1
    2e1a:	31 05       	cpc	r19, r1
    2e1c:	61 f0       	breq	.+24     	; 0x2e36 <DcMotor_Rotate+0x52>
    2e1e:	15 c0       	rjmp	.+42     	; 0x2e4a <DcMotor_Rotate+0x66>
		case CW:
			GPIO_writePin(MOTOR_RIGHT_PORT_ID, MOTOR_RIGHT_PIN_ID, LOGIC_HIGH);
    2e20:	81 e0       	ldi	r24, 0x01	; 1
    2e22:	60 e0       	ldi	r22, 0x00	; 0
    2e24:	41 e0       	ldi	r20, 0x01	; 1
    2e26:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
			GPIO_writePin(MOTOR_LEFT_PORT_ID, MOTOR_LEFT_PIN_ID, LOGIC_LOW);
    2e2a:	81 e0       	ldi	r24, 0x01	; 1
    2e2c:	61 e0       	ldi	r22, 0x01	; 1
    2e2e:	40 e0       	ldi	r20, 0x00	; 0
    2e30:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
    2e34:	0a c0       	rjmp	.+20     	; 0x2e4a <DcMotor_Rotate+0x66>
			break;
		case ACW:
			GPIO_writePin(MOTOR_RIGHT_PORT_ID, MOTOR_RIGHT_PIN_ID, LOGIC_LOW);
    2e36:	81 e0       	ldi	r24, 0x01	; 1
    2e38:	60 e0       	ldi	r22, 0x00	; 0
    2e3a:	40 e0       	ldi	r20, 0x00	; 0
    2e3c:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
			GPIO_writePin(MOTOR_LEFT_PORT_ID, MOTOR_LEFT_PIN_ID, LOGIC_HIGH);
    2e40:	81 e0       	ldi	r24, 0x01	; 1
    2e42:	61 e0       	ldi	r22, 0x01	; 1
    2e44:	41 e0       	ldi	r20, 0x01	; 1
    2e46:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
			break;
		default:
			break;
		}
		PWM_Timer0_Start(speed);
    2e4a:	8a 81       	ldd	r24, Y+2	; 0x02
    2e4c:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <PWM_Timer0_Start>
	}
}
    2e50:	0f 90       	pop	r0
    2e52:	0f 90       	pop	r0
    2e54:	0f 90       	pop	r0
    2e56:	0f 90       	pop	r0
    2e58:	cf 91       	pop	r28
    2e5a:	df 91       	pop	r29
    2e5c:	08 95       	ret

00002e5e <Buzzer_init>:
 */


#include "Buzzer.h"

void Buzzer_init(){
    2e5e:	df 93       	push	r29
    2e60:	cf 93       	push	r28
    2e62:	cd b7       	in	r28, 0x3d	; 61
    2e64:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID,BUZZER_PIN_ID,PIN_OUTPUT);
    2e66:	81 e0       	ldi	r24, 0x01	; 1
    2e68:	61 e0       	ldi	r22, 0x01	; 1
    2e6a:	41 e0       	ldi	r20, 0x01	; 1
    2e6c:	0e 94 43 0b 	call	0x1686	; 0x1686 <GPIO_setupPinDirection>
	Buzzer_off();
    2e70:	0e 94 49 17 	call	0x2e92	; 0x2e92 <Buzzer_off>
}
    2e74:	cf 91       	pop	r28
    2e76:	df 91       	pop	r29
    2e78:	08 95       	ret

00002e7a <Buzzer_on>:

void Buzzer_on(){
    2e7a:	df 93       	push	r29
    2e7c:	cf 93       	push	r28
    2e7e:	cd b7       	in	r28, 0x3d	; 61
    2e80:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID,BUZZER_PIN_ID,LOGIC_HIGH);
    2e82:	81 e0       	ldi	r24, 0x01	; 1
    2e84:	61 e0       	ldi	r22, 0x01	; 1
    2e86:	41 e0       	ldi	r20, 0x01	; 1
    2e88:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
}
    2e8c:	cf 91       	pop	r28
    2e8e:	df 91       	pop	r29
    2e90:	08 95       	ret

00002e92 <Buzzer_off>:

void Buzzer_off(){
    2e92:	df 93       	push	r29
    2e94:	cf 93       	push	r28
    2e96:	cd b7       	in	r28, 0x3d	; 61
    2e98:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID,BUZZER_PIN_ID,LOGIC_LOW);
    2e9a:	81 e0       	ldi	r24, 0x01	; 1
    2e9c:	61 e0       	ldi	r22, 0x01	; 1
    2e9e:	40 e0       	ldi	r20, 0x00	; 0
    2ea0:	0e 94 2e 0c 	call	0x185c	; 0x185c <GPIO_writePin>
}
    2ea4:	cf 91       	pop	r28
    2ea6:	df 91       	pop	r29
    2ea8:	08 95       	ret

00002eaa <HMI_init>:
 *      Author: adham
 */

#include "HMI.h"

void HMI_init() {
    2eaa:	df 93       	push	r29
    2eac:	cf 93       	push	r28
    2eae:	cd b7       	in	r28, 0x3d	; 61
    2eb0:	de b7       	in	r29, 0x3e	; 62
    2eb2:	27 97       	sbiw	r28, 0x07	; 7
    2eb4:	0f b6       	in	r0, 0x3f	; 63
    2eb6:	f8 94       	cli
    2eb8:	de bf       	out	0x3e, r29	; 62
    2eba:	0f be       	out	0x3f, r0	; 63
    2ebc:	cd bf       	out	0x3d, r28	; 61
	UART_ConfigType uart_config;
	uart_config.baud_rate = HMI_BAUD_RATE;
    2ebe:	80 e8       	ldi	r24, 0x80	; 128
    2ec0:	95 e2       	ldi	r25, 0x25	; 37
    2ec2:	a0 e0       	ldi	r26, 0x00	; 0
    2ec4:	b0 e0       	ldi	r27, 0x00	; 0
    2ec6:	8c 83       	std	Y+4, r24	; 0x04
    2ec8:	9d 83       	std	Y+5, r25	; 0x05
    2eca:	ae 83       	std	Y+6, r26	; 0x06
    2ecc:	bf 83       	std	Y+7, r27	; 0x07
	uart_config.bit_data = HMI_BIT_DATA;
    2ece:	83 e0       	ldi	r24, 0x03	; 3
    2ed0:	89 83       	std	Y+1, r24	; 0x01
	uart_config.parity = HMI_BIT_PARITY;
    2ed2:	1a 82       	std	Y+2, r1	; 0x02
	uart_config.stop_bit = HMI_BIT_STOP_BIT;
    2ed4:	1b 82       	std	Y+3, r1	; 0x03
	UART_init(&uart_config);
    2ed6:	ce 01       	movw	r24, r28
    2ed8:	01 96       	adiw	r24, 0x01	; 1
    2eda:	0e 94 75 07 	call	0xeea	; 0xeea <UART_init>

}
    2ede:	27 96       	adiw	r28, 0x07	; 7
    2ee0:	0f b6       	in	r0, 0x3f	; 63
    2ee2:	f8 94       	cli
    2ee4:	de bf       	out	0x3e, r29	; 62
    2ee6:	0f be       	out	0x3f, r0	; 63
    2ee8:	cd bf       	out	0x3d, r28	; 61
    2eea:	cf 91       	pop	r28
    2eec:	df 91       	pop	r29
    2eee:	08 95       	ret

00002ef0 <HMI_recieveCommand>:

HMICommand HMI_recieveCommand() {
    2ef0:	df 93       	push	r29
    2ef2:	cf 93       	push	r28
    2ef4:	cd b7       	in	r28, 0x3d	; 61
    2ef6:	de b7       	in	r29, 0x3e	; 62
	return UART_recieveByte();
    2ef8:	0e 94 1d 08 	call	0x103a	; 0x103a <UART_recieveByte>

}
    2efc:	cf 91       	pop	r28
    2efe:	df 91       	pop	r29
    2f00:	08 95       	ret

00002f02 <HMI_recivePassword>:

void HMI_recivePassword(uint8 *str) {
    2f02:	df 93       	push	r29
    2f04:	cf 93       	push	r28
    2f06:	00 d0       	rcall	.+0      	; 0x2f08 <HMI_recivePassword+0x6>
    2f08:	cd b7       	in	r28, 0x3d	; 61
    2f0a:	de b7       	in	r29, 0x3e	; 62
    2f0c:	9a 83       	std	Y+2, r25	; 0x02
    2f0e:	89 83       	std	Y+1, r24	; 0x01
	UART_receiveString(str);
    2f10:	89 81       	ldd	r24, Y+1	; 0x01
    2f12:	9a 81       	ldd	r25, Y+2	; 0x02
    2f14:	0e 94 55 08 	call	0x10aa	; 0x10aa <UART_receiveString>
}
    2f18:	0f 90       	pop	r0
    2f1a:	0f 90       	pop	r0
    2f1c:	cf 91       	pop	r28
    2f1e:	df 91       	pop	r29
    2f20:	08 95       	ret

00002f22 <HMI_sendPasswordStatus>:
void HMI_sendPasswordStatus(const PasswordStatus passwordStatus) {
    2f22:	df 93       	push	r29
    2f24:	cf 93       	push	r28
    2f26:	0f 92       	push	r0
    2f28:	cd b7       	in	r28, 0x3d	; 61
    2f2a:	de b7       	in	r29, 0x3e	; 62
    2f2c:	89 83       	std	Y+1, r24	; 0x01
	UART_sendByte(passwordStatus);
    2f2e:	89 81       	ldd	r24, Y+1	; 0x01
    2f30:	0e 94 06 08 	call	0x100c	; 0x100c <UART_sendByte>

}
    2f34:	0f 90       	pop	r0
    2f36:	cf 91       	pop	r28
    2f38:	df 91       	pop	r29
    2f3a:	08 95       	ret

00002f3c <HMI_sendDoorStatus>:
void HMI_sendDoorStatus(const DoorStatus doorStatus) {
    2f3c:	df 93       	push	r29
    2f3e:	cf 93       	push	r28
    2f40:	0f 92       	push	r0
    2f42:	cd b7       	in	r28, 0x3d	; 61
    2f44:	de b7       	in	r29, 0x3e	; 62
    2f46:	89 83       	std	Y+1, r24	; 0x01
	UART_sendByte(doorStatus);
    2f48:	89 81       	ldd	r24, Y+1	; 0x01
    2f4a:	0e 94 06 08 	call	0x100c	; 0x100c <UART_sendByte>
}
    2f4e:	0f 90       	pop	r0
    2f50:	cf 91       	pop	r28
    2f52:	df 91       	pop	r29
    2f54:	08 95       	ret

00002f56 <savePassword>:

#include "../MCAL/TWI/TWI.h"

static uint8 password[7] = { 0 };

static void savePassword() {
    2f56:	df 93       	push	r29
    2f58:	cf 93       	push	r28
    2f5a:	cd b7       	in	r28, 0x3d	; 61
    2f5c:	de b7       	in	r29, 0x3e	; 62
    2f5e:	2f 97       	sbiw	r28, 0x0f	; 15
    2f60:	0f b6       	in	r0, 0x3f	; 63
    2f62:	f8 94       	cli
    2f64:	de bf       	out	0x3e, r29	; 62
    2f66:	0f be       	out	0x3f, r0	; 63
    2f68:	cd bf       	out	0x3d, r28	; 61
	register uint8 i = 0;
    2f6a:	1f 86       	std	Y+15, r1	; 0x0f
	HMI_recivePassword(password);
    2f6c:	81 e7       	ldi	r24, 0x71	; 113
    2f6e:	91 e0       	ldi	r25, 0x01	; 1
    2f70:	0e 94 81 17 	call	0x2f02	; 0x2f02 <HMI_recivePassword>
    2f74:	83 c0       	rjmp	.+262    	; 0x307c <savePassword+0x126>
	while (password[i] != '\0') {
		EEPROM_writeByte(0x0000 + i, password[i]);
    2f76:	4f 85       	ldd	r20, Y+15	; 0x0f
    2f78:	24 2f       	mov	r18, r20
    2f7a:	30 e0       	ldi	r19, 0x00	; 0
    2f7c:	4f 85       	ldd	r20, Y+15	; 0x0f
    2f7e:	84 2f       	mov	r24, r20
    2f80:	90 e0       	ldi	r25, 0x00	; 0
    2f82:	fc 01       	movw	r30, r24
    2f84:	ef 58       	subi	r30, 0x8F	; 143
    2f86:	fe 4f       	sbci	r31, 0xFE	; 254
    2f88:	40 81       	ld	r20, Z
    2f8a:	c9 01       	movw	r24, r18
    2f8c:	64 2f       	mov	r22, r20
    2f8e:	0e 94 40 16 	call	0x2c80	; 0x2c80 <EEPROM_writeByte>
    2f92:	80 e0       	ldi	r24, 0x00	; 0
    2f94:	90 e0       	ldi	r25, 0x00	; 0
    2f96:	a0 ea       	ldi	r26, 0xA0	; 160
    2f98:	b1 e4       	ldi	r27, 0x41	; 65
    2f9a:	8b 87       	std	Y+11, r24	; 0x0b
    2f9c:	9c 87       	std	Y+12, r25	; 0x0c
    2f9e:	ad 87       	std	Y+13, r26	; 0x0d
    2fa0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2fa2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2fa4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2fa6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fa8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2faa:	20 e0       	ldi	r18, 0x00	; 0
    2fac:	30 e0       	ldi	r19, 0x00	; 0
    2fae:	4a e7       	ldi	r20, 0x7A	; 122
    2fb0:	53 e4       	ldi	r21, 0x43	; 67
    2fb2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fb6:	dc 01       	movw	r26, r24
    2fb8:	cb 01       	movw	r24, r22
    2fba:	8f 83       	std	Y+7, r24	; 0x07
    2fbc:	98 87       	std	Y+8, r25	; 0x08
    2fbe:	a9 87       	std	Y+9, r26	; 0x09
    2fc0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2fc2:	6f 81       	ldd	r22, Y+7	; 0x07
    2fc4:	78 85       	ldd	r23, Y+8	; 0x08
    2fc6:	89 85       	ldd	r24, Y+9	; 0x09
    2fc8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fca:	20 e0       	ldi	r18, 0x00	; 0
    2fcc:	30 e0       	ldi	r19, 0x00	; 0
    2fce:	40 e8       	ldi	r20, 0x80	; 128
    2fd0:	5f e3       	ldi	r21, 0x3F	; 63
    2fd2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fd6:	88 23       	and	r24, r24
    2fd8:	2c f4       	brge	.+10     	; 0x2fe4 <savePassword+0x8e>
		__ticks = 1;
    2fda:	81 e0       	ldi	r24, 0x01	; 1
    2fdc:	90 e0       	ldi	r25, 0x00	; 0
    2fde:	9e 83       	std	Y+6, r25	; 0x06
    2fe0:	8d 83       	std	Y+5, r24	; 0x05
    2fe2:	3f c0       	rjmp	.+126    	; 0x3062 <savePassword+0x10c>
	else if (__tmp > 65535)
    2fe4:	6f 81       	ldd	r22, Y+7	; 0x07
    2fe6:	78 85       	ldd	r23, Y+8	; 0x08
    2fe8:	89 85       	ldd	r24, Y+9	; 0x09
    2fea:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fec:	20 e0       	ldi	r18, 0x00	; 0
    2fee:	3f ef       	ldi	r19, 0xFF	; 255
    2ff0:	4f e7       	ldi	r20, 0x7F	; 127
    2ff2:	57 e4       	ldi	r21, 0x47	; 71
    2ff4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ff8:	18 16       	cp	r1, r24
    2ffa:	4c f5       	brge	.+82     	; 0x304e <savePassword+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ffc:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ffe:	7c 85       	ldd	r23, Y+12	; 0x0c
    3000:	8d 85       	ldd	r24, Y+13	; 0x0d
    3002:	9e 85       	ldd	r25, Y+14	; 0x0e
    3004:	20 e0       	ldi	r18, 0x00	; 0
    3006:	30 e0       	ldi	r19, 0x00	; 0
    3008:	40 e2       	ldi	r20, 0x20	; 32
    300a:	51 e4       	ldi	r21, 0x41	; 65
    300c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3010:	dc 01       	movw	r26, r24
    3012:	cb 01       	movw	r24, r22
    3014:	bc 01       	movw	r22, r24
    3016:	cd 01       	movw	r24, r26
    3018:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    301c:	dc 01       	movw	r26, r24
    301e:	cb 01       	movw	r24, r22
    3020:	9e 83       	std	Y+6, r25	; 0x06
    3022:	8d 83       	std	Y+5, r24	; 0x05
    3024:	0f c0       	rjmp	.+30     	; 0x3044 <savePassword+0xee>
    3026:	89 e1       	ldi	r24, 0x19	; 25
    3028:	90 e0       	ldi	r25, 0x00	; 0
    302a:	9c 83       	std	Y+4, r25	; 0x04
    302c:	8b 83       	std	Y+3, r24	; 0x03
    302e:	8b 81       	ldd	r24, Y+3	; 0x03
    3030:	9c 81       	ldd	r25, Y+4	; 0x04
    3032:	01 97       	sbiw	r24, 0x01	; 1
    3034:	f1 f7       	brne	.-4      	; 0x3032 <savePassword+0xdc>
    3036:	9c 83       	std	Y+4, r25	; 0x04
    3038:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    303a:	8d 81       	ldd	r24, Y+5	; 0x05
    303c:	9e 81       	ldd	r25, Y+6	; 0x06
    303e:	01 97       	sbiw	r24, 0x01	; 1
    3040:	9e 83       	std	Y+6, r25	; 0x06
    3042:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3044:	8d 81       	ldd	r24, Y+5	; 0x05
    3046:	9e 81       	ldd	r25, Y+6	; 0x06
    3048:	00 97       	sbiw	r24, 0x00	; 0
    304a:	69 f7       	brne	.-38     	; 0x3026 <savePassword+0xd0>
    304c:	14 c0       	rjmp	.+40     	; 0x3076 <savePassword+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    304e:	6f 81       	ldd	r22, Y+7	; 0x07
    3050:	78 85       	ldd	r23, Y+8	; 0x08
    3052:	89 85       	ldd	r24, Y+9	; 0x09
    3054:	9a 85       	ldd	r25, Y+10	; 0x0a
    3056:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    305a:	dc 01       	movw	r26, r24
    305c:	cb 01       	movw	r24, r22
    305e:	9e 83       	std	Y+6, r25	; 0x06
    3060:	8d 83       	std	Y+5, r24	; 0x05
    3062:	8d 81       	ldd	r24, Y+5	; 0x05
    3064:	9e 81       	ldd	r25, Y+6	; 0x06
    3066:	9a 83       	std	Y+2, r25	; 0x02
    3068:	89 83       	std	Y+1, r24	; 0x01
    306a:	89 81       	ldd	r24, Y+1	; 0x01
    306c:	9a 81       	ldd	r25, Y+2	; 0x02
    306e:	01 97       	sbiw	r24, 0x01	; 1
    3070:	f1 f7       	brne	.-4      	; 0x306e <savePassword+0x118>
    3072:	9a 83       	std	Y+2, r25	; 0x02
    3074:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(20);
		i++;
    3076:	8f 85       	ldd	r24, Y+15	; 0x0f
    3078:	8f 5f       	subi	r24, 0xFF	; 255
    307a:	8f 87       	std	Y+15, r24	; 0x0f
static uint8 password[7] = { 0 };

static void savePassword() {
	register uint8 i = 0;
	HMI_recivePassword(password);
	while (password[i] != '\0') {
    307c:	2f 85       	ldd	r18, Y+15	; 0x0f
    307e:	82 2f       	mov	r24, r18
    3080:	90 e0       	ldi	r25, 0x00	; 0
    3082:	fc 01       	movw	r30, r24
    3084:	ef 58       	subi	r30, 0x8F	; 143
    3086:	fe 4f       	sbci	r31, 0xFE	; 254
    3088:	80 81       	ld	r24, Z
    308a:	88 23       	and	r24, r24
    308c:	09 f0       	breq	.+2      	; 0x3090 <savePassword+0x13a>
    308e:	73 cf       	rjmp	.-282    	; 0x2f76 <savePassword+0x20>
		EEPROM_writeByte(0x0000 + i, password[i]);
		_delay_ms(20);
		i++;
	}

}
    3090:	2f 96       	adiw	r28, 0x0f	; 15
    3092:	0f b6       	in	r0, 0x3f	; 63
    3094:	f8 94       	cli
    3096:	de bf       	out	0x3e, r29	; 62
    3098:	0f be       	out	0x3f, r0	; 63
    309a:	cd bf       	out	0x3d, r28	; 61
    309c:	cf 91       	pop	r28
    309e:	df 91       	pop	r29
    30a0:	08 95       	ret

000030a2 <checkPassword>:

static void checkPassword() {
    30a2:	df 93       	push	r29
    30a4:	cf 93       	push	r28
    30a6:	cd b7       	in	r28, 0x3d	; 61
    30a8:	de b7       	in	r29, 0x3e	; 62
    30aa:	2f 97       	sbiw	r28, 0x0f	; 15
    30ac:	0f b6       	in	r0, 0x3f	; 63
    30ae:	f8 94       	cli
    30b0:	de bf       	out	0x3e, r29	; 62
    30b2:	0f be       	out	0x3f, r0	; 63
    30b4:	cd bf       	out	0x3d, r28	; 61
	register uint8 i = 0;
    30b6:	1f 86       	std	Y+15, r1	; 0x0f
	static uint8 storedPassword;
	HMI_recivePassword(password);
    30b8:	81 e7       	ldi	r24, 0x71	; 113
    30ba:	91 e0       	ldi	r25, 0x01	; 1
    30bc:	0e 94 81 17 	call	0x2f02	; 0x2f02 <HMI_recivePassword>

	for (i = 0; i < 5; ++i) {
    30c0:	1f 86       	std	Y+15, r1	; 0x0f
    30c2:	8c c0       	rjmp	.+280    	; 0x31dc <checkPassword+0x13a>
		EEPROM_readByte(0x0000 + i, &storedPassword);
    30c4:	2f 85       	ldd	r18, Y+15	; 0x0f
    30c6:	82 2f       	mov	r24, r18
    30c8:	90 e0       	ldi	r25, 0x00	; 0
    30ca:	28 e7       	ldi	r18, 0x78	; 120
    30cc:	31 e0       	ldi	r19, 0x01	; 1
    30ce:	b9 01       	movw	r22, r18
    30d0:	0e 94 81 16 	call	0x2d02	; 0x2d02 <EEPROM_readByte>
		if (storedPassword != password[i]) {
    30d4:	2f 85       	ldd	r18, Y+15	; 0x0f
    30d6:	82 2f       	mov	r24, r18
    30d8:	90 e0       	ldi	r25, 0x00	; 0
    30da:	fc 01       	movw	r30, r24
    30dc:	ef 58       	subi	r30, 0x8F	; 143
    30de:	fe 4f       	sbci	r31, 0xFE	; 254
    30e0:	90 81       	ld	r25, Z
    30e2:	80 91 78 01 	lds	r24, 0x0178
    30e6:	98 17       	cp	r25, r24
    30e8:	21 f0       	breq	.+8      	; 0x30f2 <checkPassword+0x50>
			HMI_sendPasswordStatus(HMI_WRONG_PASSWORD);
    30ea:	82 e6       	ldi	r24, 0x62	; 98
    30ec:	0e 94 91 17 	call	0x2f22	; 0x2f22 <HMI_sendPasswordStatus>
    30f0:	7c c0       	rjmp	.+248    	; 0x31ea <checkPassword+0x148>
			return;
    30f2:	80 e0       	ldi	r24, 0x00	; 0
    30f4:	90 e0       	ldi	r25, 0x00	; 0
    30f6:	a0 ea       	ldi	r26, 0xA0	; 160
    30f8:	b1 e4       	ldi	r27, 0x41	; 65
    30fa:	8b 87       	std	Y+11, r24	; 0x0b
    30fc:	9c 87       	std	Y+12, r25	; 0x0c
    30fe:	ad 87       	std	Y+13, r26	; 0x0d
    3100:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3102:	6b 85       	ldd	r22, Y+11	; 0x0b
    3104:	7c 85       	ldd	r23, Y+12	; 0x0c
    3106:	8d 85       	ldd	r24, Y+13	; 0x0d
    3108:	9e 85       	ldd	r25, Y+14	; 0x0e
    310a:	20 e0       	ldi	r18, 0x00	; 0
    310c:	30 e0       	ldi	r19, 0x00	; 0
    310e:	4a e7       	ldi	r20, 0x7A	; 122
    3110:	53 e4       	ldi	r21, 0x43	; 67
    3112:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3116:	dc 01       	movw	r26, r24
    3118:	cb 01       	movw	r24, r22
    311a:	8f 83       	std	Y+7, r24	; 0x07
    311c:	98 87       	std	Y+8, r25	; 0x08
    311e:	a9 87       	std	Y+9, r26	; 0x09
    3120:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3122:	6f 81       	ldd	r22, Y+7	; 0x07
    3124:	78 85       	ldd	r23, Y+8	; 0x08
    3126:	89 85       	ldd	r24, Y+9	; 0x09
    3128:	9a 85       	ldd	r25, Y+10	; 0x0a
    312a:	20 e0       	ldi	r18, 0x00	; 0
    312c:	30 e0       	ldi	r19, 0x00	; 0
    312e:	40 e8       	ldi	r20, 0x80	; 128
    3130:	5f e3       	ldi	r21, 0x3F	; 63
    3132:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3136:	88 23       	and	r24, r24
    3138:	2c f4       	brge	.+10     	; 0x3144 <checkPassword+0xa2>
		__ticks = 1;
    313a:	81 e0       	ldi	r24, 0x01	; 1
    313c:	90 e0       	ldi	r25, 0x00	; 0
    313e:	9e 83       	std	Y+6, r25	; 0x06
    3140:	8d 83       	std	Y+5, r24	; 0x05
    3142:	3f c0       	rjmp	.+126    	; 0x31c2 <checkPassword+0x120>
	else if (__tmp > 65535)
    3144:	6f 81       	ldd	r22, Y+7	; 0x07
    3146:	78 85       	ldd	r23, Y+8	; 0x08
    3148:	89 85       	ldd	r24, Y+9	; 0x09
    314a:	9a 85       	ldd	r25, Y+10	; 0x0a
    314c:	20 e0       	ldi	r18, 0x00	; 0
    314e:	3f ef       	ldi	r19, 0xFF	; 255
    3150:	4f e7       	ldi	r20, 0x7F	; 127
    3152:	57 e4       	ldi	r21, 0x47	; 71
    3154:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3158:	18 16       	cp	r1, r24
    315a:	4c f5       	brge	.+82     	; 0x31ae <checkPassword+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    315c:	6b 85       	ldd	r22, Y+11	; 0x0b
    315e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3160:	8d 85       	ldd	r24, Y+13	; 0x0d
    3162:	9e 85       	ldd	r25, Y+14	; 0x0e
    3164:	20 e0       	ldi	r18, 0x00	; 0
    3166:	30 e0       	ldi	r19, 0x00	; 0
    3168:	40 e2       	ldi	r20, 0x20	; 32
    316a:	51 e4       	ldi	r21, 0x41	; 65
    316c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3170:	dc 01       	movw	r26, r24
    3172:	cb 01       	movw	r24, r22
    3174:	bc 01       	movw	r22, r24
    3176:	cd 01       	movw	r24, r26
    3178:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    317c:	dc 01       	movw	r26, r24
    317e:	cb 01       	movw	r24, r22
    3180:	9e 83       	std	Y+6, r25	; 0x06
    3182:	8d 83       	std	Y+5, r24	; 0x05
    3184:	0f c0       	rjmp	.+30     	; 0x31a4 <checkPassword+0x102>
    3186:	89 e1       	ldi	r24, 0x19	; 25
    3188:	90 e0       	ldi	r25, 0x00	; 0
    318a:	9c 83       	std	Y+4, r25	; 0x04
    318c:	8b 83       	std	Y+3, r24	; 0x03
    318e:	8b 81       	ldd	r24, Y+3	; 0x03
    3190:	9c 81       	ldd	r25, Y+4	; 0x04
    3192:	01 97       	sbiw	r24, 0x01	; 1
    3194:	f1 f7       	brne	.-4      	; 0x3192 <checkPassword+0xf0>
    3196:	9c 83       	std	Y+4, r25	; 0x04
    3198:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    319a:	8d 81       	ldd	r24, Y+5	; 0x05
    319c:	9e 81       	ldd	r25, Y+6	; 0x06
    319e:	01 97       	sbiw	r24, 0x01	; 1
    31a0:	9e 83       	std	Y+6, r25	; 0x06
    31a2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31a4:	8d 81       	ldd	r24, Y+5	; 0x05
    31a6:	9e 81       	ldd	r25, Y+6	; 0x06
    31a8:	00 97       	sbiw	r24, 0x00	; 0
    31aa:	69 f7       	brne	.-38     	; 0x3186 <checkPassword+0xe4>
    31ac:	14 c0       	rjmp	.+40     	; 0x31d6 <checkPassword+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31ae:	6f 81       	ldd	r22, Y+7	; 0x07
    31b0:	78 85       	ldd	r23, Y+8	; 0x08
    31b2:	89 85       	ldd	r24, Y+9	; 0x09
    31b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    31b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31ba:	dc 01       	movw	r26, r24
    31bc:	cb 01       	movw	r24, r22
    31be:	9e 83       	std	Y+6, r25	; 0x06
    31c0:	8d 83       	std	Y+5, r24	; 0x05
    31c2:	8d 81       	ldd	r24, Y+5	; 0x05
    31c4:	9e 81       	ldd	r25, Y+6	; 0x06
    31c6:	9a 83       	std	Y+2, r25	; 0x02
    31c8:	89 83       	std	Y+1, r24	; 0x01
    31ca:	89 81       	ldd	r24, Y+1	; 0x01
    31cc:	9a 81       	ldd	r25, Y+2	; 0x02
    31ce:	01 97       	sbiw	r24, 0x01	; 1
    31d0:	f1 f7       	brne	.-4      	; 0x31ce <checkPassword+0x12c>
    31d2:	9a 83       	std	Y+2, r25	; 0x02
    31d4:	89 83       	std	Y+1, r24	; 0x01
static void checkPassword() {
	register uint8 i = 0;
	static uint8 storedPassword;
	HMI_recivePassword(password);

	for (i = 0; i < 5; ++i) {
    31d6:	8f 85       	ldd	r24, Y+15	; 0x0f
    31d8:	8f 5f       	subi	r24, 0xFF	; 255
    31da:	8f 87       	std	Y+15, r24	; 0x0f
    31dc:	2f 85       	ldd	r18, Y+15	; 0x0f
    31de:	25 30       	cpi	r18, 0x05	; 5
    31e0:	08 f4       	brcc	.+2      	; 0x31e4 <checkPassword+0x142>
    31e2:	70 cf       	rjmp	.-288    	; 0x30c4 <checkPassword+0x22>
			return;
		}
		_delay_ms(20);

	}
	HMI_sendPasswordStatus(HMI_CORRECT_PASSWORD);
    31e4:	81 e6       	ldi	r24, 0x61	; 97
    31e6:	0e 94 91 17 	call	0x2f22	; 0x2f22 <HMI_sendPasswordStatus>
}
    31ea:	2f 96       	adiw	r28, 0x0f	; 15
    31ec:	0f b6       	in	r0, 0x3f	; 63
    31ee:	f8 94       	cli
    31f0:	de bf       	out	0x3e, r29	; 62
    31f2:	0f be       	out	0x3f, r0	; 63
    31f4:	cd bf       	out	0x3d, r28	; 61
    31f6:	cf 91       	pop	r28
    31f8:	df 91       	pop	r29
    31fa:	08 95       	ret

000031fc <openDoor>:

static void openDoor(){
    31fc:	df 93       	push	r29
    31fe:	cf 93       	push	r28
    3200:	cd b7       	in	r28, 0x3d	; 61
    3202:	de b7       	in	r29, 0x3e	; 62
    3204:	2e 97       	sbiw	r28, 0x0e	; 14
    3206:	0f b6       	in	r0, 0x3f	; 63
    3208:	f8 94       	cli
    320a:	de bf       	out	0x3e, r29	; 62
    320c:	0f be       	out	0x3f, r0	; 63
    320e:	cd bf       	out	0x3d, r28	; 61
	if(HMI_recieveCommand()==HMI_OPEN_DOOR){
    3210:	0e 94 78 17 	call	0x2ef0	; 0x2ef0 <HMI_recieveCommand>
    3214:	83 34       	cpi	r24, 0x43	; 67
    3216:	09 f0       	breq	.+2      	; 0x321a <openDoor+0x1e>
    3218:	78 c0       	rjmp	.+240    	; 0x330a <openDoor+0x10e>
		HMI_sendDoorStatus(DOOR_OPEN);
    321a:	80 e0       	ldi	r24, 0x00	; 0
    321c:	0e 94 9e 17 	call	0x2f3c	; 0x2f3c <HMI_sendDoorStatus>
    3220:	80 e0       	ldi	r24, 0x00	; 0
    3222:	90 e6       	ldi	r25, 0x60	; 96
    3224:	aa ee       	ldi	r26, 0xEA	; 234
    3226:	b6 e4       	ldi	r27, 0x46	; 70
    3228:	8b 87       	std	Y+11, r24	; 0x0b
    322a:	9c 87       	std	Y+12, r25	; 0x0c
    322c:	ad 87       	std	Y+13, r26	; 0x0d
    322e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3230:	6b 85       	ldd	r22, Y+11	; 0x0b
    3232:	7c 85       	ldd	r23, Y+12	; 0x0c
    3234:	8d 85       	ldd	r24, Y+13	; 0x0d
    3236:	9e 85       	ldd	r25, Y+14	; 0x0e
    3238:	20 e0       	ldi	r18, 0x00	; 0
    323a:	30 e0       	ldi	r19, 0x00	; 0
    323c:	4a e7       	ldi	r20, 0x7A	; 122
    323e:	53 e4       	ldi	r21, 0x43	; 67
    3240:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3244:	dc 01       	movw	r26, r24
    3246:	cb 01       	movw	r24, r22
    3248:	8f 83       	std	Y+7, r24	; 0x07
    324a:	98 87       	std	Y+8, r25	; 0x08
    324c:	a9 87       	std	Y+9, r26	; 0x09
    324e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3250:	6f 81       	ldd	r22, Y+7	; 0x07
    3252:	78 85       	ldd	r23, Y+8	; 0x08
    3254:	89 85       	ldd	r24, Y+9	; 0x09
    3256:	9a 85       	ldd	r25, Y+10	; 0x0a
    3258:	20 e0       	ldi	r18, 0x00	; 0
    325a:	30 e0       	ldi	r19, 0x00	; 0
    325c:	40 e8       	ldi	r20, 0x80	; 128
    325e:	5f e3       	ldi	r21, 0x3F	; 63
    3260:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3264:	88 23       	and	r24, r24
    3266:	2c f4       	brge	.+10     	; 0x3272 <openDoor+0x76>
		__ticks = 1;
    3268:	81 e0       	ldi	r24, 0x01	; 1
    326a:	90 e0       	ldi	r25, 0x00	; 0
    326c:	9e 83       	std	Y+6, r25	; 0x06
    326e:	8d 83       	std	Y+5, r24	; 0x05
    3270:	3f c0       	rjmp	.+126    	; 0x32f0 <openDoor+0xf4>
	else if (__tmp > 65535)
    3272:	6f 81       	ldd	r22, Y+7	; 0x07
    3274:	78 85       	ldd	r23, Y+8	; 0x08
    3276:	89 85       	ldd	r24, Y+9	; 0x09
    3278:	9a 85       	ldd	r25, Y+10	; 0x0a
    327a:	20 e0       	ldi	r18, 0x00	; 0
    327c:	3f ef       	ldi	r19, 0xFF	; 255
    327e:	4f e7       	ldi	r20, 0x7F	; 127
    3280:	57 e4       	ldi	r21, 0x47	; 71
    3282:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3286:	18 16       	cp	r1, r24
    3288:	4c f5       	brge	.+82     	; 0x32dc <openDoor+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    328a:	6b 85       	ldd	r22, Y+11	; 0x0b
    328c:	7c 85       	ldd	r23, Y+12	; 0x0c
    328e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3290:	9e 85       	ldd	r25, Y+14	; 0x0e
    3292:	20 e0       	ldi	r18, 0x00	; 0
    3294:	30 e0       	ldi	r19, 0x00	; 0
    3296:	40 e2       	ldi	r20, 0x20	; 32
    3298:	51 e4       	ldi	r21, 0x41	; 65
    329a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    329e:	dc 01       	movw	r26, r24
    32a0:	cb 01       	movw	r24, r22
    32a2:	bc 01       	movw	r22, r24
    32a4:	cd 01       	movw	r24, r26
    32a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32aa:	dc 01       	movw	r26, r24
    32ac:	cb 01       	movw	r24, r22
    32ae:	9e 83       	std	Y+6, r25	; 0x06
    32b0:	8d 83       	std	Y+5, r24	; 0x05
    32b2:	0f c0       	rjmp	.+30     	; 0x32d2 <openDoor+0xd6>
    32b4:	89 e1       	ldi	r24, 0x19	; 25
    32b6:	90 e0       	ldi	r25, 0x00	; 0
    32b8:	9c 83       	std	Y+4, r25	; 0x04
    32ba:	8b 83       	std	Y+3, r24	; 0x03
    32bc:	8b 81       	ldd	r24, Y+3	; 0x03
    32be:	9c 81       	ldd	r25, Y+4	; 0x04
    32c0:	01 97       	sbiw	r24, 0x01	; 1
    32c2:	f1 f7       	brne	.-4      	; 0x32c0 <openDoor+0xc4>
    32c4:	9c 83       	std	Y+4, r25	; 0x04
    32c6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32c8:	8d 81       	ldd	r24, Y+5	; 0x05
    32ca:	9e 81       	ldd	r25, Y+6	; 0x06
    32cc:	01 97       	sbiw	r24, 0x01	; 1
    32ce:	9e 83       	std	Y+6, r25	; 0x06
    32d0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32d2:	8d 81       	ldd	r24, Y+5	; 0x05
    32d4:	9e 81       	ldd	r25, Y+6	; 0x06
    32d6:	00 97       	sbiw	r24, 0x00	; 0
    32d8:	69 f7       	brne	.-38     	; 0x32b4 <openDoor+0xb8>
    32da:	14 c0       	rjmp	.+40     	; 0x3304 <openDoor+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32dc:	6f 81       	ldd	r22, Y+7	; 0x07
    32de:	78 85       	ldd	r23, Y+8	; 0x08
    32e0:	89 85       	ldd	r24, Y+9	; 0x09
    32e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    32e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32e8:	dc 01       	movw	r26, r24
    32ea:	cb 01       	movw	r24, r22
    32ec:	9e 83       	std	Y+6, r25	; 0x06
    32ee:	8d 83       	std	Y+5, r24	; 0x05
    32f0:	8d 81       	ldd	r24, Y+5	; 0x05
    32f2:	9e 81       	ldd	r25, Y+6	; 0x06
    32f4:	9a 83       	std	Y+2, r25	; 0x02
    32f6:	89 83       	std	Y+1, r24	; 0x01
    32f8:	89 81       	ldd	r24, Y+1	; 0x01
    32fa:	9a 81       	ldd	r25, Y+2	; 0x02
    32fc:	01 97       	sbiw	r24, 0x01	; 1
    32fe:	f1 f7       	brne	.-4      	; 0x32fc <openDoor+0x100>
    3300:	9a 83       	std	Y+2, r25	; 0x02
    3302:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(30000);
		HMI_sendDoorStatus(DOOR_CLOSED);
    3304:	81 e0       	ldi	r24, 0x01	; 1
    3306:	0e 94 9e 17 	call	0x2f3c	; 0x2f3c <HMI_sendDoorStatus>
	}
}
    330a:	2e 96       	adiw	r28, 0x0e	; 14
    330c:	0f b6       	in	r0, 0x3f	; 63
    330e:	f8 94       	cli
    3310:	de bf       	out	0x3e, r29	; 62
    3312:	0f be       	out	0x3f, r0	; 63
    3314:	cd bf       	out	0x3d, r28	; 61
    3316:	cf 91       	pop	r28
    3318:	df 91       	pop	r29
    331a:	08 95       	ret

0000331c <Application_Setup>:

void Application_Setup() {
    331c:	df 93       	push	r29
    331e:	cf 93       	push	r28
    3320:	00 d0       	rcall	.+0      	; 0x3322 <Application_Setup+0x6>
    3322:	00 d0       	rcall	.+0      	; 0x3324 <Application_Setup+0x8>
    3324:	0f 92       	push	r0
    3326:	cd b7       	in	r28, 0x3d	; 61
    3328:	de b7       	in	r29, 0x3e	; 62
	TWI_ConfigType twi_config;

	twi_config.bit_rate = 400;
    332a:	80 e9       	ldi	r24, 0x90	; 144
    332c:	91 e0       	ldi	r25, 0x01	; 1
    332e:	a0 e0       	ldi	r26, 0x00	; 0
    3330:	b0 e0       	ldi	r27, 0x00	; 0
    3332:	8a 83       	std	Y+2, r24	; 0x02
    3334:	9b 83       	std	Y+3, r25	; 0x03
    3336:	ac 83       	std	Y+4, r26	; 0x04
    3338:	bd 83       	std	Y+5, r27	; 0x05
	twi_config.address = 0x01;
    333a:	81 e0       	ldi	r24, 0x01	; 1
    333c:	89 83       	std	Y+1, r24	; 0x01

	TWI_init(&twi_config);
    333e:	ce 01       	movw	r24, r28
    3340:	01 96       	adiw	r24, 0x01	; 1
    3342:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <TWI_init>

	LCD_init();
    3346:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <LCD_init>
	HMI_init();
    334a:	0e 94 55 17 	call	0x2eaa	; 0x2eaa <HMI_init>
	Buzzer_init();
    334e:	0e 94 2f 17 	call	0x2e5e	; 0x2e5e <Buzzer_init>

}
    3352:	0f 90       	pop	r0
    3354:	0f 90       	pop	r0
    3356:	0f 90       	pop	r0
    3358:	0f 90       	pop	r0
    335a:	0f 90       	pop	r0
    335c:	cf 91       	pop	r28
    335e:	df 91       	pop	r29
    3360:	08 95       	ret

00003362 <Application_Loop>:

void Application_Loop() {
    3362:	df 93       	push	r29
    3364:	cf 93       	push	r28
    3366:	00 d0       	rcall	.+0      	; 0x3368 <Application_Loop+0x6>
    3368:	cd b7       	in	r28, 0x3d	; 61
    336a:	de b7       	in	r29, 0x3e	; 62
	static HMICommand cmd;
	cmd = HMI_recieveCommand();
    336c:	0e 94 78 17 	call	0x2ef0	; 0x2ef0 <HMI_recieveCommand>
    3370:	80 93 79 01 	sts	0x0179, r24
	switch (cmd) {
    3374:	80 91 79 01 	lds	r24, 0x0179
    3378:	28 2f       	mov	r18, r24
    337a:	30 e0       	ldi	r19, 0x00	; 0
    337c:	3a 83       	std	Y+2, r19	; 0x02
    337e:	29 83       	std	Y+1, r18	; 0x01
    3380:	89 81       	ldd	r24, Y+1	; 0x01
    3382:	9a 81       	ldd	r25, Y+2	; 0x02
    3384:	81 34       	cpi	r24, 0x41	; 65
    3386:	91 05       	cpc	r25, r1
    3388:	31 f0       	breq	.+12     	; 0x3396 <Application_Loop+0x34>
    338a:	29 81       	ldd	r18, Y+1	; 0x01
    338c:	3a 81       	ldd	r19, Y+2	; 0x02
    338e:	22 34       	cpi	r18, 0x42	; 66
    3390:	31 05       	cpc	r19, r1
    3392:	21 f0       	breq	.+8      	; 0x339c <Application_Loop+0x3a>
    3394:	07 c0       	rjmp	.+14     	; 0x33a4 <Application_Loop+0x42>
	case HMI_SET_PASSWORD:
		//save the password to the EEPROM
		savePassword();
    3396:	0e 94 ab 17 	call	0x2f56	; 0x2f56 <savePassword>
    339a:	04 c0       	rjmp	.+8      	; 0x33a4 <Application_Loop+0x42>
		break;
	case HMO_CHECK_PASSWORD:
		// check the password
		checkPassword();
    339c:	0e 94 51 18 	call	0x30a2	; 0x30a2 <checkPassword>
		openDoor();
    33a0:	0e 94 fe 18 	call	0x31fc	; 0x31fc <openDoor>
		break;

	default:
		break;
	}
}
    33a4:	0f 90       	pop	r0
    33a6:	0f 90       	pop	r0
    33a8:	cf 91       	pop	r28
    33aa:	df 91       	pop	r29
    33ac:	08 95       	ret

000033ae <main>:
 *  Created on: Oct 27, 2023
 *      Author: adham
 */
#include "Application/Application.h"

int main(void){
    33ae:	df 93       	push	r29
    33b0:	cf 93       	push	r28
    33b2:	cd b7       	in	r28, 0x3d	; 61
    33b4:	de b7       	in	r29, 0x3e	; 62
	/*Initialization of the application*/
	Application_Setup();
    33b6:	0e 94 8e 19 	call	0x331c	; 0x331c <Application_Setup>
	while(1){
		/*The Main loop of the application*/
		Application_Loop();
    33ba:	0e 94 b1 19 	call	0x3362	; 0x3362 <Application_Loop>
    33be:	fd cf       	rjmp	.-6      	; 0x33ba <main+0xc>

000033c0 <__udivmodsi4>:
    33c0:	a1 e2       	ldi	r26, 0x21	; 33
    33c2:	1a 2e       	mov	r1, r26
    33c4:	aa 1b       	sub	r26, r26
    33c6:	bb 1b       	sub	r27, r27
    33c8:	fd 01       	movw	r30, r26
    33ca:	0d c0       	rjmp	.+26     	; 0x33e6 <__udivmodsi4_ep>

000033cc <__udivmodsi4_loop>:
    33cc:	aa 1f       	adc	r26, r26
    33ce:	bb 1f       	adc	r27, r27
    33d0:	ee 1f       	adc	r30, r30
    33d2:	ff 1f       	adc	r31, r31
    33d4:	a2 17       	cp	r26, r18
    33d6:	b3 07       	cpc	r27, r19
    33d8:	e4 07       	cpc	r30, r20
    33da:	f5 07       	cpc	r31, r21
    33dc:	20 f0       	brcs	.+8      	; 0x33e6 <__udivmodsi4_ep>
    33de:	a2 1b       	sub	r26, r18
    33e0:	b3 0b       	sbc	r27, r19
    33e2:	e4 0b       	sbc	r30, r20
    33e4:	f5 0b       	sbc	r31, r21

000033e6 <__udivmodsi4_ep>:
    33e6:	66 1f       	adc	r22, r22
    33e8:	77 1f       	adc	r23, r23
    33ea:	88 1f       	adc	r24, r24
    33ec:	99 1f       	adc	r25, r25
    33ee:	1a 94       	dec	r1
    33f0:	69 f7       	brne	.-38     	; 0x33cc <__udivmodsi4_loop>
    33f2:	60 95       	com	r22
    33f4:	70 95       	com	r23
    33f6:	80 95       	com	r24
    33f8:	90 95       	com	r25
    33fa:	9b 01       	movw	r18, r22
    33fc:	ac 01       	movw	r20, r24
    33fe:	bd 01       	movw	r22, r26
    3400:	cf 01       	movw	r24, r30
    3402:	08 95       	ret

00003404 <__prologue_saves__>:
    3404:	2f 92       	push	r2
    3406:	3f 92       	push	r3
    3408:	4f 92       	push	r4
    340a:	5f 92       	push	r5
    340c:	6f 92       	push	r6
    340e:	7f 92       	push	r7
    3410:	8f 92       	push	r8
    3412:	9f 92       	push	r9
    3414:	af 92       	push	r10
    3416:	bf 92       	push	r11
    3418:	cf 92       	push	r12
    341a:	df 92       	push	r13
    341c:	ef 92       	push	r14
    341e:	ff 92       	push	r15
    3420:	0f 93       	push	r16
    3422:	1f 93       	push	r17
    3424:	cf 93       	push	r28
    3426:	df 93       	push	r29
    3428:	cd b7       	in	r28, 0x3d	; 61
    342a:	de b7       	in	r29, 0x3e	; 62
    342c:	ca 1b       	sub	r28, r26
    342e:	db 0b       	sbc	r29, r27
    3430:	0f b6       	in	r0, 0x3f	; 63
    3432:	f8 94       	cli
    3434:	de bf       	out	0x3e, r29	; 62
    3436:	0f be       	out	0x3f, r0	; 63
    3438:	cd bf       	out	0x3d, r28	; 61
    343a:	09 94       	ijmp

0000343c <__epilogue_restores__>:
    343c:	2a 88       	ldd	r2, Y+18	; 0x12
    343e:	39 88       	ldd	r3, Y+17	; 0x11
    3440:	48 88       	ldd	r4, Y+16	; 0x10
    3442:	5f 84       	ldd	r5, Y+15	; 0x0f
    3444:	6e 84       	ldd	r6, Y+14	; 0x0e
    3446:	7d 84       	ldd	r7, Y+13	; 0x0d
    3448:	8c 84       	ldd	r8, Y+12	; 0x0c
    344a:	9b 84       	ldd	r9, Y+11	; 0x0b
    344c:	aa 84       	ldd	r10, Y+10	; 0x0a
    344e:	b9 84       	ldd	r11, Y+9	; 0x09
    3450:	c8 84       	ldd	r12, Y+8	; 0x08
    3452:	df 80       	ldd	r13, Y+7	; 0x07
    3454:	ee 80       	ldd	r14, Y+6	; 0x06
    3456:	fd 80       	ldd	r15, Y+5	; 0x05
    3458:	0c 81       	ldd	r16, Y+4	; 0x04
    345a:	1b 81       	ldd	r17, Y+3	; 0x03
    345c:	aa 81       	ldd	r26, Y+2	; 0x02
    345e:	b9 81       	ldd	r27, Y+1	; 0x01
    3460:	ce 0f       	add	r28, r30
    3462:	d1 1d       	adc	r29, r1
    3464:	0f b6       	in	r0, 0x3f	; 63
    3466:	f8 94       	cli
    3468:	de bf       	out	0x3e, r29	; 62
    346a:	0f be       	out	0x3f, r0	; 63
    346c:	cd bf       	out	0x3d, r28	; 61
    346e:	ed 01       	movw	r28, r26
    3470:	08 95       	ret

00003472 <itoa>:
    3472:	fb 01       	movw	r30, r22
    3474:	9f 01       	movw	r18, r30
    3476:	e8 94       	clt
    3478:	42 30       	cpi	r20, 0x02	; 2
    347a:	c4 f0       	brlt	.+48     	; 0x34ac <itoa+0x3a>
    347c:	45 32       	cpi	r20, 0x25	; 37
    347e:	b4 f4       	brge	.+44     	; 0x34ac <itoa+0x3a>
    3480:	4a 30       	cpi	r20, 0x0A	; 10
    3482:	29 f4       	brne	.+10     	; 0x348e <itoa+0x1c>
    3484:	97 fb       	bst	r25, 7
    3486:	1e f4       	brtc	.+6      	; 0x348e <itoa+0x1c>
    3488:	90 95       	com	r25
    348a:	81 95       	neg	r24
    348c:	9f 4f       	sbci	r25, 0xFF	; 255
    348e:	64 2f       	mov	r22, r20
    3490:	77 27       	eor	r23, r23
    3492:	0e 94 6a 1a 	call	0x34d4	; 0x34d4 <__udivmodhi4>
    3496:	80 5d       	subi	r24, 0xD0	; 208
    3498:	8a 33       	cpi	r24, 0x3A	; 58
    349a:	0c f0       	brlt	.+2      	; 0x349e <itoa+0x2c>
    349c:	89 5d       	subi	r24, 0xD9	; 217
    349e:	81 93       	st	Z+, r24
    34a0:	cb 01       	movw	r24, r22
    34a2:	00 97       	sbiw	r24, 0x00	; 0
    34a4:	a1 f7       	brne	.-24     	; 0x348e <itoa+0x1c>
    34a6:	16 f4       	brtc	.+4      	; 0x34ac <itoa+0x3a>
    34a8:	5d e2       	ldi	r21, 0x2D	; 45
    34aa:	51 93       	st	Z+, r21
    34ac:	10 82       	st	Z, r1
    34ae:	c9 01       	movw	r24, r18
    34b0:	0c 94 5a 1a 	jmp	0x34b4	; 0x34b4 <strrev>

000034b4 <strrev>:
    34b4:	dc 01       	movw	r26, r24
    34b6:	fc 01       	movw	r30, r24
    34b8:	67 2f       	mov	r22, r23
    34ba:	71 91       	ld	r23, Z+
    34bc:	77 23       	and	r23, r23
    34be:	e1 f7       	brne	.-8      	; 0x34b8 <strrev+0x4>
    34c0:	32 97       	sbiw	r30, 0x02	; 2
    34c2:	04 c0       	rjmp	.+8      	; 0x34cc <strrev+0x18>
    34c4:	7c 91       	ld	r23, X
    34c6:	6d 93       	st	X+, r22
    34c8:	70 83       	st	Z, r23
    34ca:	62 91       	ld	r22, -Z
    34cc:	ae 17       	cp	r26, r30
    34ce:	bf 07       	cpc	r27, r31
    34d0:	c8 f3       	brcs	.-14     	; 0x34c4 <strrev+0x10>
    34d2:	08 95       	ret

000034d4 <__udivmodhi4>:
    34d4:	aa 1b       	sub	r26, r26
    34d6:	bb 1b       	sub	r27, r27
    34d8:	51 e1       	ldi	r21, 0x11	; 17
    34da:	07 c0       	rjmp	.+14     	; 0x34ea <__udivmodhi4_ep>

000034dc <__udivmodhi4_loop>:
    34dc:	aa 1f       	adc	r26, r26
    34de:	bb 1f       	adc	r27, r27
    34e0:	a6 17       	cp	r26, r22
    34e2:	b7 07       	cpc	r27, r23
    34e4:	10 f0       	brcs	.+4      	; 0x34ea <__udivmodhi4_ep>
    34e6:	a6 1b       	sub	r26, r22
    34e8:	b7 0b       	sbc	r27, r23

000034ea <__udivmodhi4_ep>:
    34ea:	88 1f       	adc	r24, r24
    34ec:	99 1f       	adc	r25, r25
    34ee:	5a 95       	dec	r21
    34f0:	a9 f7       	brne	.-22     	; 0x34dc <__udivmodhi4_loop>
    34f2:	80 95       	com	r24
    34f4:	90 95       	com	r25
    34f6:	bc 01       	movw	r22, r24
    34f8:	cd 01       	movw	r24, r26
    34fa:	08 95       	ret

000034fc <_exit>:
    34fc:	f8 94       	cli

000034fe <__stop_program>:
    34fe:	ff cf       	rjmp	.-2      	; 0x34fe <__stop_program>
