<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmlib_cpuidle.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pmlib_cpuidle.h File Reference<div class="ingroups"><a class="el" href="group___c_p_u___i_d_l_e.html">CPU Idle Configuration</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file declares the interface for CPU Idle functionality. This is is a low latency power saving mode which allows fast wakeup depending on the power mode set.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="pm__types_8h.html">ti/drv/pm/include/pm_types.h</a>&gt;</code><br />
<code>#include &lt;ti/drv/pm/include/prcm/pmhal_prcm.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad9c9d52e4563bcdad0acb9a95eae2eaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9c9d52e4563bcdad0acb9a95eae2eaf"></a>
typedef enum <a class="el" href="group___c_p_u___i_d_l_e.html#ga52641679f9cac64a1e5e975afce5fee6">pmlibCpuIdleMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gad9c9d52e4563bcdad0acb9a95eae2eaf">pmlibCpuIdleMode_t</a></td></tr>
<tr class="memdesc:gad9c9d52e4563bcdad0acb9a95eae2eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMLIB Cpu mode to be set. <br /></td></tr>
<tr class="separator:gad9c9d52e4563bcdad0acb9a95eae2eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga52641679f9cac64a1e5e975afce5fee6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#ga52641679f9cac64a1e5e975afce5fee6">pmlibCpuIdleMode</a> { <a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6ad6cb5fb03d92cab438dd5928f1c4c16e">PMLIB_IDLE_CPU_MODE_IDLE</a> = 0U, 
<a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6a0a1e389ee3058aa191647fbf04b01825">PMLIB_IDLE_CPU_MODE_AUTOCG</a> = 1U, 
<a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6a6d7d8c399254f684320b068613982474">PMLIB_IDLE_CPU_MODE_OFF</a> = 2U, 
<a class="el" href="group___c_p_u___i_d_l_e.html#gga52641679f9cac64a1e5e975afce5fee6a7e2563a5b5d3ba1d33727283438fd5bb">PMLIB_IDLE_CPU_MODE_MAX</a> = PMLIB_IDLE_CPU_MODE_OFF
 }</td></tr>
<tr class="memdesc:ga52641679f9cac64a1e5e975afce5fee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMLIB Cpu mode to be set.  <a href="group___c_p_u___i_d_l_e.html#ga52641679f9cac64a1e5e975afce5fee6">More...</a><br /></td></tr>
<tr class="separator:ga52641679f9cac64a1e5e975afce5fee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7cc023140a45c2550bb7a2a7a0197fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#ga7cc023140a45c2550bb7a2a7a0197fe7">PMLIBCpuIdle</a> (<a class="el" href="group___m_i_s_c.html#ga7fa940b8f65ac4836f47b67bc4339159">pmhalPrcmPdState_t</a> pwrst)</td></tr>
<tr class="memdesc:ga7cc023140a45c2550bb7a2a7a0197fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter the CPU specified into the given low power state.  <a href="group___c_p_u___i_d_l_e.html#ga7cc023140a45c2550bb7a2a7a0197fe7">More...</a><br /></td></tr>
<tr class="separator:ga7cc023140a45c2550bb7a2a7a0197fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d962b2fb289fd6a6e20c5b788b2ed2d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#ga1d962b2fb289fd6a6e20c5b788b2ed2d">PMLIBCpu1ForcedOff</a> (void)</td></tr>
<tr class="memdesc:ga1d962b2fb289fd6a6e20c5b788b2ed2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter CPU1 into FORCE_OFF mode.  <a href="group___c_p_u___i_d_l_e.html#ga1d962b2fb289fd6a6e20c5b788b2ed2d">More...</a><br /></td></tr>
<tr class="separator:ga1d962b2fb289fd6a6e20c5b788b2ed2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc13f9e53adffe2751836c14817921b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gaddc13f9e53adffe2751836c14817921b">PMLIBSetCorepacPowerDown</a> (uint32_t enable)</td></tr>
<tr class="memdesc:gaddc13f9e53adffe2751836c14817921b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DSP Core Pac Off mode when the DSP CPU executes Idle. Applicable only to DSP.  <a href="group___c_p_u___i_d_l_e.html#gaddc13f9e53adffe2751836c14817921b">More...</a><br /></td></tr>
<tr class="separator:gaddc13f9e53adffe2751836c14817921b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pm__types_8h.html#aaa0d1ee0f22b2df6888809fd8e77ea9b">pmErrCode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u___i_d_l_e.html#gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c">PMLIBCpuModePrepare</a> (<a class="el" href="group___m_i_s_c.html#gae6eabe0c22d429e372e33a32623700d8">pmhalPrcmModuleId_t</a> moduleId, <a class="el" href="group___c_p_u___i_d_l_e.html#gad9c9d52e4563bcdad0acb9a95eae2eaf">pmlibCpuIdleMode_t</a> mode)</td></tr>
<tr class="memdesc:gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare the PRCM registers for the input CPU Idle mode.  <a href="group___c_p_u___i_d_l_e.html#gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c">More...</a><br /></td></tr>
<tr class="separator:gaad0d6a2d75fd2d7dcfa8f4f7d9ce035c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file declares the interface for CPU Idle functionality. This is is a low latency power saving mode which allows fast wakeup depending on the power mode set. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
