Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 12 10:00:00 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           12 |
| No           | No                    | Yes                    |              29 |           11 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |              76 |           20 |
| Yes          | No                    | Yes                    |              12 |            2 |
| Yes          | Yes                   | No                     |              10 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                           Enable Signal                                          |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/__1/i__n_0                                                                         | video_pll_m0/inst/locked                                                       |                1 |              2 |
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                           |                                                                                |                2 |              3 |
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                           | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[0] |                1 |              4 |
|  video_pll_m0/inst/clk_out2 |                                                                                                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1        |                1 |              5 |
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0 |                                                                                |                2 |              5 |
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA                              | video_pll_m0/inst/locked                                                       |                0 |              6 |
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_1_n_0                    |                                                                                |                2 |              9 |
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/E[0]                                                             | video_pll_m0/inst/locked                                                       |                1 |             10 |
|  video_pll_m0/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                             |                                                                                |                2 |             11 |
|  video_pll_m0/inst/clk_out1 | hdmi_color_bar/active_x[11]_i_1_n_0                                                              |                                                                                |                3 |             12 |
|  video_pll_m0/inst/clk_out1 | hdmi_color_bar/v_cnt                                                                             |                                                                                |                1 |             12 |
|  video_pll_m0/inst/clk_out1 |                                                                                                  |                                                                                |                6 |             19 |
|  video_pll_m0/inst/clk_out2 |                                                                                                  |                                                                                |                6 |             23 |
|  video_pll_m0/inst/clk_out1 | hdmi_color_bar/rgb_r_reg0                                                                        |                                                                                |                8 |             24 |
|  video_pll_m0/inst/clk_out2 |                                                                                                  | video_pll_m0/inst/locked                                                       |               13 |             33 |
+-----------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 6      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


