Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 18:59:19 2025
| Host         : DESKTOP-P5G18T7 running 64-bit major release  (build 9200)
| Command      : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
| Design       : base_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*             |    0 |     0 |          0 |     53200 |  0.00 |
|   LUT as Logic          |    0 |     0 |          0 |     53200 |  0.00 |
|   LUT as Memory         |    0 |     0 |          0 |     17400 |  0.00 |
| Slice Registers         |    0 |     0 |          0 |    106400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |    106400 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     13300 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       280 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       220 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |  104 |     0 |          0 |       125 | 83.20 |
| Bonded IPADs                |    0 |     0 |          0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |          0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |        72 |  0.00 |
| BUFR       |    0 |     0 |          0 |        16 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |   89 |                  IO |
| OBUFT    |   62 |                  IO |
| OBUF     |   15 |                  IO |
+----------+------+---------------------+


8. Black Boxes
--------------

+-------------------------------------------------+------+
|                     Ref Name                    | Used |
+-------------------------------------------------+------+
| base_xadc_0                                     |    1 |
| base_vtc_out_0                                  |    1 |
| base_vtc_in_0                                   |    1 |
| base_v_vid_in_axi4s_0_0                         |    1 |
| base_v_axi4s_vid_out_0_0                        |    1 |
| base_uartlite_0                                 |    1 |
| base_trace_cntrl_64_0_0                         |    1 |
| base_trace_cntrl_32_0_0                         |    1 |
| base_timer_7                                    |    1 |
| base_timer_6                                    |    1 |
| base_timer_5_0                                  |    1 |
| base_timer_4_0                                  |    1 |
| base_timer_3_0                                  |    1 |
| base_timer_2_0                                  |    1 |
| base_timer_1_0                                  |    1 |
| base_timer_0_0                                  |    1 |
| base_system_interrupts_0                        |    1 |
| base_switches_gpio_0                            |    1 |
| base_spi_shared_0                               |    1 |
| base_spi_direct_0                               |    1 |
| base_spi_1                                      |    1 |
| base_spi_0                                      |    1 |
| base_slice_pmoda_gpio_0                         |    1 |
| base_slice_arduino_gpio_0                       |    1 |
| base_slice_arduino_direct_iic_0                 |    1 |
| base_rst_ps7_0_fclk3_0                          |    1 |
| base_rst_ps7_0_fclk1_0                          |    1 |
| base_rst_ps7_0_fclk0_0                          |    1 |
| base_rst_clk_wiz_1_100M_2                       |    1 |
| base_rst_clk_wiz_1_100M_1                       |    1 |
| base_rst_clk_wiz_1_100M_0                       |    1 |
| base_rgbleds_gpio_0                             |    1 |
| base_rgb2dvi_0_0                                |    1 |
| base_ps7_0_axi_periph_imp_xbar_0                |    1 |
| base_ps7_0_axi_periph_imp_s00_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m10_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m09_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m08_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m07_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m06_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m05_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m04_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m03_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m02_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m01_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m00_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_7             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_6             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_5             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_4             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_3             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_2             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_1             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_0             |    1 |
| base_ps7_0_axi_periph_1_imp_xbar_0              |    1 |
| base_ps7_0_axi_periph_1_imp_s00_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m03_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m02_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m01_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m00_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_auto_pc_0           |    1 |
| base_ps7_0_0                                    |    1 |
| base_proc_sys_reset_pixelclk_0                  |    1 |
| base_pixel_unpack_0                             |    1 |
| base_pixel_pack_0                               |    1 |
| base_pixel_generator_0_0                        |    1 |
| base_microblaze_0_axi_periph_imp_xbar_2         |    1 |
| base_microblaze_0_axi_periph_imp_xbar_1         |    1 |
| base_microblaze_0_axi_periph_imp_xbar_0         |    1 |
| base_microblaze_0_axi_periph_imp_tier2_xbar_2_0 |    1 |
| base_microblaze_0_axi_periph_imp_tier2_xbar_1_0 |    1 |
| base_microblaze_0_axi_periph_imp_tier2_xbar_0_0 |    1 |
| base_microblaze_0_axi_periph_imp_s00_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_s00_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_s00_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m16_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m15_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m14_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m13_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m12_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m11_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m10_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m09_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m08_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m07_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m07_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m07_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m06_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m06_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m06_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m05_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m05_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m05_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m04_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m04_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m04_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m03_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m03_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m03_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m02_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m02_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m02_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m01_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m01_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m01_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m00_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m00_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m00_regslice_3 |    1 |
| base_mdm_1_0                                    |    1 |
| base_mb_bram_ctrl_2                             |    1 |
| base_mb_bram_ctrl_1                             |    1 |
| base_mb_bram_ctrl_0                             |    1 |
| base_mb_2                                       |    1 |
| base_mb_1                                       |    1 |
| base_mb_0                                       |    1 |
| base_lmb_bram_if_cntlr_2                        |    1 |
| base_lmb_bram_if_cntlr_1                        |    1 |
| base_lmb_bram_if_cntlr_0                        |    1 |
| base_lmb_bram_2                                 |    1 |
| base_lmb_bram_1                                 |    1 |
| base_lmb_bram_0                                 |    1 |
| base_leds_gpio_0                                |    1 |
| base_io_switch_2                                |    1 |
| base_io_switch_1                                |    1 |
| base_io_switch_0_0                              |    1 |
| base_intr_2                                     |    1 |
| base_intr_1                                     |    1 |
| base_intr_0                                     |    1 |
| base_intc_2                                     |    1 |
| base_intc_1                                     |    1 |
| base_intc_0                                     |    1 |
| base_ilmb_v10_2                                 |    1 |
| base_ilmb_v10_1                                 |    1 |
| base_ilmb_v10_0                                 |    1 |
| base_iic_direct_0                               |    1 |
| base_iic_1                                      |    1 |
| base_iic_0                                      |    1 |
| base_hdmi_out_hpd_video_0                       |    1 |
| base_gpio_1                                     |    1 |
| base_gpio_0                                     |    1 |
| base_dvi2rgb_0_0                                |    1 |
| base_dlmb_v10_2                                 |    1 |
| base_dlmb_v10_1                                 |    1 |
| base_dlmb_v10_0                                 |    1 |
| base_dff_en_reset_vector_0_2                    |    1 |
| base_dff_en_reset_vector_0_1                    |    1 |
| base_dff_en_reset_vector_0_0                    |    1 |
| base_color_swap_0_1                             |    1 |
| base_color_swap_0_0                             |    1 |
| base_color_convert_1                            |    1 |
| base_color_convert_0                            |    1 |
| base_ck_gpio_0                                  |    1 |
| base_btns_gpio_0                                |    1 |
| base_axis_register_slice_0_1                    |    1 |
| base_axis_register_slice_0_0                    |    1 |
| base_axis_data_fifo_0_1                         |    1 |
| base_axis_data_fifo_0_0                         |    1 |
| base_axi_vdma_0_0                               |    1 |
| base_axi_vdma_0                                 |    1 |
| base_axi_protocol_convert_0_0                   |    1 |
| base_axi_mem_intercon_imp_xbar_1                |    1 |
| base_axi_mem_intercon_imp_xbar_0                |    1 |
| base_axi_mem_intercon_imp_s01_regslice_3        |    1 |
| base_axi_mem_intercon_imp_s01_regslice_2        |    1 |
| base_axi_mem_intercon_imp_s00_regslice_3        |    1 |
| base_axi_mem_intercon_imp_s00_regslice_2        |    1 |
| base_axi_mem_intercon_imp_m00_regslice_3        |    1 |
| base_axi_mem_intercon_imp_m00_regslice_2        |    1 |
| base_axi_mem_intercon_imp_auto_us_1             |    1 |
| base_axi_mem_intercon_imp_auto_us_0             |    1 |
| base_axi_mem_intercon_imp_auto_pc_1             |    1 |
| base_axi_mem_intercon_imp_auto_pc_0             |    1 |
| base_axi_interconnect_0_imp_xbar_1              |    1 |
| base_axi_interconnect_0_imp_xbar_0              |    1 |
| base_axi_interconnect_0_imp_s02_regslice_0      |    1 |
| base_axi_interconnect_0_imp_s01_regslice_0      |    1 |
| base_axi_interconnect_0_imp_s00_regslice_3      |    1 |
| base_axi_interconnect_0_imp_s00_regslice_2      |    1 |
| base_axi_interconnect_0_imp_m09_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m08_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m07_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m06_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m05_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m04_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m03_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m02_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m01_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m00_regslice_3      |    1 |
| base_axi_interconnect_0_imp_m00_regslice_2      |    1 |
| base_axi_interconnect_0_imp_auto_pc_1           |    1 |
| base_axi_interconnect_0_imp_auto_pc_0           |    1 |
| base_axi_interconnect_0_imp_auto_cc_3           |    1 |
| base_axi_interconnect_0_imp_auto_cc_2           |    1 |
| base_axi_interconnect_0_imp_auto_cc_1           |    1 |
| base_axi_interconnect_0_imp_auto_cc_0           |    1 |
| base_axi_gpio_hdmiin_0                          |    1 |
| base_axi_dynclk_0                               |    1 |
| base_axi_dma_0_1                                |    1 |
| base_axi_dma_0_0                                |    1 |
| base_audio_direct_0_0                           |    1 |
| base_arduino_gpio_0                             |    1 |
| base_address_remap_0_0                          |    1 |
+-------------------------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


