
testcpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6f4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029b  0800c92c  0800c92c  0000d92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  0800cbc8  0800cbc8  0000dbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000008  0800cbd0  0800cbd0  0000dbd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000078  20000000  0800cbd8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000052e  20000078  0800cc50  0000e078  2**2
                  ALLOC
  7 ._user_heap_stack 00000602  200005a6  0800cc50  0000e5a6  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002d1fc  00000000  00000000  0000e0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000051db  00000000  00000000  0003b2aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000021a0  00000000  00000000  00040488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001a05  00000000  00000000  00042628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00038b7d  00000000  00000000  0004402d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00029f3b  00000000  00000000  0007cbaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001431b0  00000000  00000000  000a6ae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001e9c95  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000099bc  00000000  00000000  001e9cd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000082  00000000  00000000  001f3694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000078 	.word	0x20000078
 8000254:	00000000 	.word	0x00000000
 8000258:	0800c914 	.word	0x0800c914

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000007c 	.word	0x2000007c
 8000274:	0800c914 	.word	0x0800c914

08000278 <_ZN4GpioC1EP12GPIO_TypeDeft>:
#include <Gpio.hpp>

Gpio::Gpio(GPIO_TypeDef* _port, uint16_t _pin) {
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
 800027e:	60f8      	str	r0, [r7, #12]
 8000280:	60b9      	str	r1, [r7, #8]
 8000282:	4613      	mov	r3, r2
 8000284:	80fb      	strh	r3, [r7, #6]
	port = _port;
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68ba      	ldr	r2, [r7, #8]
 800028a:	601a      	str	r2, [r3, #0]
	pin = _pin;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	88fa      	ldrh	r2, [r7, #6]
 8000290:	809a      	strh	r2, [r3, #4]
}
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	4618      	mov	r0, r3
 8000296:	3714      	adds	r7, #20
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr

080002a0 <_ZN4Gpio8get_portEv>:

GPIO_TypeDef* Gpio::get_port(){
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	return(port);
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <_ZN4Gpio7get_pinEv>:

uint16_t Gpio::get_pin(){
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
	return(pin);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	889b      	ldrh	r3, [r3, #4]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr

080002d0 <_ZN11GpioHandlerC1Ev>:
 */

#include "GpioHandler.hpp"


GpioHandler::GpioHandler(){
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	4a04      	ldr	r2, [pc, #16]	@ (80002ec <_ZN11GpioHandlerC1Ev+0x1c>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	601a      	str	r2, [r3, #0]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr
 80002ec:	0800ca60 	.word	0x0800ca60

080002f0 <_ZN11GpioHandlerD1Ev>:



GpioHandler::~GpioHandler() {
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	4a04      	ldr	r2, [pc, #16]	@ (800030c <_ZN11GpioHandlerD1Ev+0x1c>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4618      	mov	r0, r3
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	0800ca60 	.word	0x0800ca60

08000310 <_ZN11GpioHandlerD0Ev>:
GpioHandler::~GpioHandler() {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
}
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f7ff ffe9 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 800031e:	2108      	movs	r1, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f00b fb39 	bl	800b998 <_ZdlPvj>
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>:
          on(gpio);
    }

}

void GpioHandler::switch_state(Gpio gpio, GPIO_PinState state){
 8000330:	b590      	push	{r4, r7, lr}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	60f8      	str	r0, [r7, #12]
 8000338:	1d38      	adds	r0, r7, #4
 800033a:	e880 0006 	stmia.w	r0, {r1, r2}
 800033e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(gpio.get_port(), gpio.get_pin(), state);
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	4618      	mov	r0, r3
 8000344:	f7ff ffac 	bl	80002a0 <_ZN4Gpio8get_portEv>
 8000348:	4604      	mov	r4, r0
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ffb3 	bl	80002b8 <_ZN4Gpio7get_pinEv>
 8000352:	4603      	mov	r3, r0
 8000354:	4619      	mov	r1, r3
 8000356:	78fb      	ldrb	r3, [r7, #3]
 8000358:	461a      	mov	r2, r3
 800035a:	4620      	mov	r0, r4
 800035c:	f005 fb3c 	bl	80059d8 <HAL_GPIO_WritePin>
}
 8000360:	bf00      	nop
 8000362:	3714      	adds	r7, #20
 8000364:	46bd      	mov	sp, r7
 8000366:	bd90      	pop	{r4, r7, pc}

08000368 <_ZN11GpioHandler2onE4Gpio>:

void GpioHandler::on(Gpio gpio){
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_SET);
 8000376:	2301      	movs	r3, #1
 8000378:	1d3a      	adds	r2, r7, #4
 800037a:	ca06      	ldmia	r2, {r1, r2}
 800037c:	68f8      	ldr	r0, [r7, #12]
 800037e:	f7ff ffd7 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 8000382:	bf00      	nop
 8000384:	3710      	adds	r7, #16
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}

0800038a <_ZN11GpioHandler3offE4Gpio>:

void GpioHandler::off(Gpio gpio){
 800038a:	b580      	push	{r7, lr}
 800038c:	b084      	sub	sp, #16
 800038e:	af00      	add	r7, sp, #0
 8000390:	60f8      	str	r0, [r7, #12]
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_RESET);
 8000398:	2300      	movs	r3, #0
 800039a:	1d3a      	adds	r2, r7, #4
 800039c:	ca06      	ldmia	r2, {r1, r2}
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ffc6 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 80003a4:	bf00      	nop
 80003a6:	3710      	adds	r7, #16
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}

080003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>:
 *  Created on: Aug 7, 2024
 *      Author: artur
 */
#include "PcbLed.hpp"

PcbLed::PcbLed(TIM_HandleTypeDef *_timer_handler, uint32_t _timer_channel) {
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	60f8      	str	r0, [r7, #12]
 80003b4:	60b9      	str	r1, [r7, #8]
 80003b6:	607a      	str	r2, [r7, #4]

	timer_handler = _timer_handler;
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	68ba      	ldr	r2, [r7, #8]
 80003bc:	601a      	str	r2, [r3, #0]
	timer_channel = _timer_channel;
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	687a      	ldr	r2, [r7, #4]
 80003c2:	605a      	str	r2, [r3, #4]
	datasentflag = false;
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2200      	movs	r2, #0
 80003c8:	721a      	strb	r2, [r3, #8]

}
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	4618      	mov	r0, r3
 80003ce:	3714      	adds	r7, #20
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	4770      	bx	lr

080003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>:
void PcbLed::set_data_flag(bool data_sent_flat) {
	datasentflag = data_sent_flat;
}

uint32_t PcbLed::createPwmSequence(Ws2812Color *led, uint8_t led_number,
		uint16_t *pwmData) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	b08a      	sub	sp, #40	@ 0x28
 80003dc:	af00      	add	r7, sp, #0
 80003de:	60f8      	str	r0, [r7, #12]
 80003e0:	60b9      	str	r1, [r7, #8]
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	4613      	mov	r3, r2
 80003e6:	71fb      	strb	r3, [r7, #7]
	uint32_t indx = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t color = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < led_number; i++) {
 80003f0:	2300      	movs	r3, #0
 80003f2:	623b      	str	r3, [r7, #32]
 80003f4:	e02c      	b.n	8000450 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x78>
		color = led[i].get_rgb_color();
 80003f6:	6a3b      	ldr	r3, [r7, #32]
 80003f8:	00db      	lsls	r3, r3, #3
 80003fa:	68ba      	ldr	r2, [r7, #8]
 80003fc:	4413      	add	r3, r2
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 f8ff 	bl	8000602 <_ZN11Ws2812Color13get_rgb_colorEv>
 8000404:	6178      	str	r0, [r7, #20]
		for (int j = 23; j >= 0; j--) {
 8000406:	2317      	movs	r3, #23
 8000408:	61fb      	str	r3, [r7, #28]
 800040a:	e01b      	b.n	8000444 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x6c>
			if (color & (1 << j)) {
 800040c:	2201      	movs	r2, #1
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	fa02 f303 	lsl.w	r3, r2, r3
 8000414:	461a      	mov	r2, r3
 8000416:	697b      	ldr	r3, [r7, #20]
 8000418:	4013      	ands	r3, r2
 800041a:	2b00      	cmp	r3, #0
 800041c:	d006      	beq.n	800042c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x54>
				pwmData[indx] = 27;  // /10/13 of 37 19
 800041e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	683a      	ldr	r2, [r7, #0]
 8000424:	4413      	add	r3, r2
 8000426:	221b      	movs	r2, #27
 8000428:	801a      	strh	r2, [r3, #0]
 800042a:	e005      	b.n	8000438 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x60>
			} else
				pwmData[indx] = 13;  // 10/13 of 37 11
 800042c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	4413      	add	r3, r2
 8000434:	220d      	movs	r2, #13
 8000436:	801a      	strh	r2, [r3, #0]
			indx++;
 8000438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800043a:	3301      	adds	r3, #1
 800043c:	627b      	str	r3, [r7, #36]	@ 0x24
		for (int j = 23; j >= 0; j--) {
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	3b01      	subs	r3, #1
 8000442:	61fb      	str	r3, [r7, #28]
 8000444:	69fb      	ldr	r3, [r7, #28]
 8000446:	2b00      	cmp	r3, #0
 8000448:	dae0      	bge.n	800040c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x34>
	for (int i = 0; i < led_number; i++) {
 800044a:	6a3b      	ldr	r3, [r7, #32]
 800044c:	3301      	adds	r3, #1
 800044e:	623b      	str	r3, [r7, #32]
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	6a3a      	ldr	r2, [r7, #32]
 8000454:	429a      	cmp	r2, r3
 8000456:	dbce      	blt.n	80003f6 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x1e>
		}
	}
	for (int i = 0; i < 50; i++) {
 8000458:	2300      	movs	r3, #0
 800045a:	61bb      	str	r3, [r7, #24]
 800045c:	e00b      	b.n	8000476 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x9e>
		pwmData[indx] = 0;
 800045e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000460:	005b      	lsls	r3, r3, #1
 8000462:	683a      	ldr	r2, [r7, #0]
 8000464:	4413      	add	r3, r2
 8000466:	2200      	movs	r2, #0
 8000468:	801a      	strh	r2, [r3, #0]
		indx++;
 800046a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800046c:	3301      	adds	r3, #1
 800046e:	627b      	str	r3, [r7, #36]	@ 0x24
	for (int i = 0; i < 50; i++) {
 8000470:	69bb      	ldr	r3, [r7, #24]
 8000472:	3301      	adds	r3, #1
 8000474:	61bb      	str	r3, [r7, #24]
 8000476:	69bb      	ldr	r3, [r7, #24]
 8000478:	2b31      	cmp	r3, #49	@ 0x31
 800047a:	ddf0      	ble.n	800045e <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x86>
	}
	return (indx);
 800047c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800047e:	4618      	mov	r0, r3
 8000480:	3728      	adds	r7, #40	@ 0x28
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>:
	HAL_TIM_PWM_Start_DMA(timer_handler, timer_channel, (uint32_t*) (pwmData),
			indx + 10);
}

void PcbLed::set_and_send_led_color(Ws2812Color *led, uint8_t led_number,
		uint32_t delay, Color color) {
 8000486:	b580      	push	{r7, lr}
 8000488:	b086      	sub	sp, #24
 800048a:	af00      	add	r7, sp, #0
 800048c:	60f8      	str	r0, [r7, #12]
 800048e:	60b9      	str	r1, [r7, #8]
 8000490:	603b      	str	r3, [r7, #0]
 8000492:	4613      	mov	r3, r2
 8000494:	71fb      	strb	r3, [r7, #7]
	uint32_t indx;

	led->off();
 8000496:	68b8      	ldr	r0, [r7, #8]
 8000498:	f000 f882 	bl	80005a0 <_ZN11Ws2812Color3offEv>
	switch (color) {
 800049c:	6a3b      	ldr	r3, [r7, #32]
 800049e:	2b02      	cmp	r3, #2
 80004a0:	d017      	beq.n	80004d2 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x4c>
 80004a2:	6a3b      	ldr	r3, [r7, #32]
 80004a4:	2b02      	cmp	r3, #2
 80004a6:	dc19      	bgt.n	80004dc <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x56>
 80004a8:	6a3b      	ldr	r3, [r7, #32]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d003      	beq.n	80004b6 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x30>
 80004ae:	6a3b      	ldr	r3, [r7, #32]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d005      	beq.n	80004c0 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x3a>
		break;
	case Color::GREEN:
		led->set_green_bright(255);
		break;
	default:
		break;
 80004b4:	e012      	b.n	80004dc <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x56>
		led->set_red_bright(255);
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	68b8      	ldr	r0, [r7, #8]
 80004ba:	f000 f884 	bl	80005c6 <_ZN11Ws2812Color14set_red_brightEh>
		break;
 80004be:	e00e      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		led->set_green_bright(255);
 80004c0:	21ff      	movs	r1, #255	@ 0xff
 80004c2:	68b8      	ldr	r0, [r7, #8]
 80004c4:	f000 f88e 	bl	80005e4 <_ZN11Ws2812Color16set_green_brightEh>
		led->set_red_bright(255);
 80004c8:	21ff      	movs	r1, #255	@ 0xff
 80004ca:	68b8      	ldr	r0, [r7, #8]
 80004cc:	f000 f87b 	bl	80005c6 <_ZN11Ws2812Color14set_red_brightEh>
		break;
 80004d0:	e005      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		led->set_green_bright(255);
 80004d2:	21ff      	movs	r1, #255	@ 0xff
 80004d4:	68b8      	ldr	r0, [r7, #8]
 80004d6:	f000 f885 	bl	80005e4 <_ZN11Ws2812Color16set_green_brightEh>
		break;
 80004da:	e000      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		break;
 80004dc:	bf00      	nop
	}

	memset(pwmData, 0, sizeof(pwmData));
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	330a      	adds	r3, #10
 80004e2:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80004e6:	2100      	movs	r1, #0
 80004e8:	4618      	mov	r0, r3
 80004ea:	f00b fc4c 	bl	800bd86 <memset>
	indx = createPwmSequence(led, led_number, pwmData);
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	330a      	adds	r3, #10
 80004f2:	79fa      	ldrb	r2, [r7, #7]
 80004f4:	68b9      	ldr	r1, [r7, #8]
 80004f6:	68f8      	ldr	r0, [r7, #12]
 80004f8:	f7ff ff6e 	bl	80003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>
 80004fc:	6178      	str	r0, [r7, #20]
	HAL_TIM_PWM_Start_DMA(timer_handler, timer_channel, (uint32_t*) (pwmData),
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	6818      	ldr	r0, [r3, #0]
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	6859      	ldr	r1, [r3, #4]
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	f103 020a 	add.w	r2, r3, #10
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	b29b      	uxth	r3, r3
 8000510:	330a      	adds	r3, #10
 8000512:	b29b      	uxth	r3, r3
 8000514:	f009 fd38 	bl	8009f88 <HAL_TIM_PWM_Start_DMA>
			indx + 10);

	HAL_Delay(delay);
 8000518:	6838      	ldr	r0, [r7, #0]
 800051a:	f003 ffb5 	bl	8004488 <HAL_Delay>
}
 800051e:	bf00      	nop
 8000520:	3718      	adds	r7, #24
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <_ZN11Ws2812ColorC1Ev>:
 *  Created on: Aug 7, 2024
 *      Author: ALAN
 */
#include "Ws2812Color.hpp"

Ws2812Color::Ws2812Color() {
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	4a0a      	ldr	r2, [pc, #40]	@ (800055c <_ZN11Ws2812ColorC1Ev+0x34>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	601a      	str	r2, [r3, #0]
	blue = 0;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2200      	movs	r2, #0
 800053a:	719a      	strb	r2, [r3, #6]
	red = 0;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2200      	movs	r2, #0
 8000540:	711a      	strb	r2, [r3, #4]
	green = 0;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2200      	movs	r2, #0
 8000546:	715a      	strb	r2, [r3, #5]
	bright = 0;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2200      	movs	r2, #0
 800054c:	71da      	strb	r2, [r3, #7]
}
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	0800ca70 	.word	0x0800ca70

08000560 <_ZN11Ws2812ColorD1Ev>:

Ws2812Color::~Ws2812Color() {
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	4a04      	ldr	r2, [pc, #16]	@ (800057c <_ZN11Ws2812ColorD1Ev+0x1c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
}
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	0800ca70 	.word	0x0800ca70

08000580 <_ZN11Ws2812ColorD0Ev>:
Ws2812Color::~Ws2812Color() {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
}
 8000588:	6878      	ldr	r0, [r7, #4]
 800058a:	f7ff ffe9 	bl	8000560 <_ZN11Ws2812ColorD1Ev>
 800058e:	2108      	movs	r1, #8
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f00b fa01 	bl	800b998 <_ZdlPvj>
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <_ZN11Ws2812Color3offEv>:

void Ws2812Color::off()  // 0-45
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	blue = 0;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2200      	movs	r2, #0
 80005ac:	719a      	strb	r2, [r3, #6]
	red = 0;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2200      	movs	r2, #0
 80005b2:	711a      	strb	r2, [r3, #4]
	green = 0;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2200      	movs	r2, #0
 80005b8:	715a      	strb	r2, [r3, #5]
}
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <_ZN11Ws2812Color14set_red_brightEh>:
void  Ws2812Color::orange_on(){
	set_red_bright(236);
	green_on();
}

void Ws2812Color::set_red_bright(uint8_t _bright){
 80005c6:	b480      	push	{r7}
 80005c8:	b083      	sub	sp, #12
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	6078      	str	r0, [r7, #4]
 80005ce:	460b      	mov	r3, r1
 80005d0:	70fb      	strb	r3, [r7, #3]
	red = _bright;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	78fa      	ldrb	r2, [r7, #3]
 80005d6:	711a      	strb	r2, [r3, #4]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <_ZN11Ws2812Color16set_green_brightEh>:

void Ws2812Color::set_blue_bright(uint8_t _bright){
	blue = _bright;
}

void Ws2812Color::set_green_bright(uint8_t _bright){
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	70fb      	strb	r3, [r7, #3]
	green = _bright;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	78fa      	ldrb	r2, [r7, #3]
 80005f4:	715a      	strb	r2, [r3, #5]
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <_ZN11Ws2812Color13get_rgb_colorEv>:


uint32_t Ws2812Color::get_rgb_color(){
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
	return ((green << 16) | (red << 8) | (blue));
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	795b      	ldrb	r3, [r3, #5]
 800060e:	041a      	lsls	r2, r3, #16
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	791b      	ldrb	r3, [r3, #4]
 8000614:	021b      	lsls	r3, r3, #8
 8000616:	4313      	orrs	r3, r2
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	7992      	ldrb	r2, [r2, #6]
 800061c:	4313      	orrs	r3, r2
}
 800061e:	4618      	mov	r0, r3
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr

0800062a <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>:





Bq25155::Bq25155(Gpio rst, Gpio lp, Gpio ce,I2C_HandleTypeDef* _i2c){
 800062a:	b082      	sub	sp, #8
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	1d38      	adds	r0, r7, #4
 8000636:	e880 0006 	stmia.w	r0, {r1, r2}
 800063a:	61fb      	str	r3, [r7, #28]
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	3308      	adds	r3, #8
 8000640:	2200      	movs	r2, #0
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f7ff fe17 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	3310      	adds	r3, #16
 800064e:	2200      	movs	r2, #0
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fe10 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3318      	adds	r3, #24
 800065c:	2200      	movs	r2, #0
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff fe09 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	3320      	adds	r3, #32
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff fe30 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	reset = rst;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3308      	adds	r3, #8
 8000674:	1d3a      	adds	r2, r7, #4
 8000676:	6810      	ldr	r0, [r2, #0]
 8000678:	6018      	str	r0, [r3, #0]
 800067a:	8892      	ldrh	r2, [r2, #4]
 800067c:	809a      	strh	r2, [r3, #4]
	low_power = lp;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	3310      	adds	r3, #16
 8000682:	f107 021c 	add.w	r2, r7, #28
 8000686:	6810      	ldr	r0, [r2, #0]
 8000688:	6018      	str	r0, [r3, #0]
 800068a:	8892      	ldrh	r2, [r2, #4]
 800068c:	809a      	strh	r2, [r3, #4]
	charge_en = ce;
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	3318      	adds	r3, #24
 8000692:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000696:	6810      	ldr	r0, [r2, #0]
 8000698:	6018      	str	r0, [r3, #0]
 800069a:	8892      	ldrh	r2, [r2, #4]
 800069c:	809a      	strh	r2, [r3, #4]
	i2c = _i2c;
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	4618      	mov	r0, r3
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006b0:	b002      	add	sp, #8
 80006b2:	4770      	bx	lr

080006b4 <_ZN7Bq251556mr_setEv>:
void Bq25155::mr_set(){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	_gpio.on(reset);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f103 0020 	add.w	r0, r3, #32
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3308      	adds	r3, #8
 80006c6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80006ca:	f7ff fe4d 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <_ZN7Bq251558mr_resetEv>:
void Bq25155::mr_reset(){
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b082      	sub	sp, #8
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
	_gpio.off(reset);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f103 0020 	add.w	r0, r3, #32
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3308      	adds	r3, #8
 80006e8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80006ec:	f7ff fe4d 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <_ZN7Bq2515519manual_read_adc_batEv>:
void Bq25155::manual_read_adc_bat(){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af02      	add	r7, sp, #8
 80006fe:	6078      	str	r0, [r7, #4]
	this->mr_reset();
 8000700:	6878      	ldr	r0, [r7, #4]
 8000702:	f7ff ffe8 	bl	80006d6 <_ZN7Bq251558mr_resetEv>

	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //manual read
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2300      	movs	r3, #0
 800070e:	2240      	movs	r2, #64	@ 0x40
 8000710:	216b      	movs	r1, #107	@ 0x6b
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f000 f877 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c); // enable adc_bat
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2308      	movs	r3, #8
 8000720:	2258      	movs	r2, #88	@ 0x58
 8000722:	216b      	movs	r1, #107	@ 0x6b
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f000 f86e 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x20, i2c); //read adc
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	2320      	movs	r3, #32
 8000732:	2240      	movs	r2, #64	@ 0x40
 8000734:	216b      	movs	r1, #107	@ 0x6b
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f000 f865 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>

	this->mr_set();
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ffb9 	bl	80006b4 <_ZN7Bq251556mr_setEv>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <_ZN7Bq2515514register_STAT0Ev>:
		return 1;
	}
}


uint8_t Bq25155::register_STAT0(){
 800074a:	b580      	push	{r7, lr}
 800074c:	b088      	sub	sp, #32
 800074e:	af04      	add	r7, sp, #16
 8000750:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 8000752:	6878      	ldr	r0, [r7, #4]
 8000754:	f7ff ffbf 	bl	80006d6 <_ZN7Bq251558mr_resetEv>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), BQ25155_STAT0, 1, &data[0], 1, 1000);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000762:	9202      	str	r2, [sp, #8]
 8000764:	2201      	movs	r2, #1
 8000766:	9201      	str	r2, [sp, #4]
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	2301      	movs	r3, #1
 800076c:	2200      	movs	r2, #0
 800076e:	21d6      	movs	r1, #214	@ 0xd6
 8000770:	f005 fb00 	bl	8005d74 <HAL_I2C_Mem_Read>
 8000774:	4603      	mov	r3, r0
 8000776:	73fb      	strb	r3, [r7, #15]
	this->mr_set();
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff ff9b 	bl	80006b4 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 800077e:	7bfb      	ldrb	r3, [r7, #15]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d102      	bne.n	800078a <_ZN7Bq2515514register_STAT0Ev+0x40>
		return (data[0]);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	e000      	b.n	800078c <_ZN7Bq2515514register_STAT0Ev+0x42>
	}
	else{
		  return 1;
 800078a:	2301      	movs	r3, #1
	  }
}
 800078c:	4618      	mov	r0, r3
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <_ZN7Bq2515516register_adc_batEv>:

uint16_t Bq25155::register_adc_bat(){
 8000794:	b580      	push	{r7, lr}
 8000796:	b088      	sub	sp, #32
 8000798:	af04      	add	r7, sp, #16
 800079a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff9a 	bl	80006d6 <_ZN7Bq251558mr_resetEv>
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 80007a2:	2342      	movs	r3, #66	@ 0x42
 80007a4:	73bb      	strb	r3, [r7, #14]
 80007a6:	e017      	b.n	80007d8 <_ZN7Bq2515516register_adc_batEv+0x44>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), i, 1, &data[i-BQ25155_ADCDATA_VBAT_M], 1, 1000);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80007ac:	7bbb      	ldrb	r3, [r7, #14]
 80007ae:	b299      	uxth	r1, r3
 80007b0:	7bbb      	ldrb	r3, [r7, #14]
 80007b2:	3b42      	subs	r3, #66	@ 0x42
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	4413      	add	r3, r2
 80007b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007bc:	9202      	str	r2, [sp, #8]
 80007be:	2201      	movs	r2, #1
 80007c0:	9201      	str	r2, [sp, #4]
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2301      	movs	r3, #1
 80007c6:	460a      	mov	r2, r1
 80007c8:	21d6      	movs	r1, #214	@ 0xd6
 80007ca:	f005 fad3 	bl	8005d74 <HAL_I2C_Mem_Read>
 80007ce:	4603      	mov	r3, r0
 80007d0:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 80007d2:	7bbb      	ldrb	r3, [r7, #14]
 80007d4:	3301      	adds	r3, #1
 80007d6:	73bb      	strb	r3, [r7, #14]
 80007d8:	7bbb      	ldrb	r3, [r7, #14]
 80007da:	2b43      	cmp	r3, #67	@ 0x43
 80007dc:	d9e4      	bls.n	80007a8 <_ZN7Bq2515516register_adc_batEv+0x14>
	}
	this->mr_set();
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	f7ff ff68 	bl	80006b4 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d108      	bne.n	80007fc <_ZN7Bq2515516register_adc_batEv+0x68>
		return (data[0]<<8) + data[1];
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	021b      	lsls	r3, r3, #8
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	7852      	ldrb	r2, [r2, #1]
 80007f6:	4413      	add	r3, r2
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	e000      	b.n	80007fe <_ZN7Bq2515516register_adc_batEv+0x6a>
	}
	else{
		  return 1;
 80007fc:	2301      	movs	r3, #1
	  }
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>:



HAL_StatusTypeDef Bq25155::I2C_write(uint8_t deviceAddress, uint8_t registerAddress, uint8_t registerData, I2C_HandleTypeDef* i2c){
 8000806:	b580      	push	{r7, lr}
 8000808:	b086      	sub	sp, #24
 800080a:	af02      	add	r7, sp, #8
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	4608      	mov	r0, r1
 8000810:	4611      	mov	r1, r2
 8000812:	461a      	mov	r2, r3
 8000814:	4603      	mov	r3, r0
 8000816:	70fb      	strb	r3, [r7, #3]
 8000818:	460b      	mov	r3, r1
 800081a:	70bb      	strb	r3, [r7, #2]
 800081c:	4613      	mov	r3, r2
 800081e:	707b      	strb	r3, [r7, #1]
	  uint8_t buffer[2] = {registerAddress, registerData};
 8000820:	78bb      	ldrb	r3, [r7, #2]
 8000822:	733b      	strb	r3, [r7, #12]
 8000824:	787b      	ldrb	r3, [r7, #1]
 8000826:	737b      	strb	r3, [r7, #13]
	  return HAL_I2C_Master_Transmit(i2c, (uint16_t)(deviceAddress<<1), buffer , 2, 1000);
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	b29b      	uxth	r3, r3
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	b299      	uxth	r1, r3
 8000830:	f107 020c 	add.w	r2, r7, #12
 8000834:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	2302      	movs	r3, #2
 800083c:	69b8      	ldr	r0, [r7, #24]
 800083e:	f005 f9a5 	bl	8005b8c <HAL_I2C_Master_Transmit>
 8000842:	4603      	mov	r3, r0
}
 8000844:	4618      	mov	r0, r3
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <_ZN7Bq2515519register_init_all_2Ev>:
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x39, i2c);
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x29, i2c);
}
*/

void Bq25155::register_init_all_2(){
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af02      	add	r7, sp, #8
 8000852:	6078      	str	r0, [r7, #4]
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK0, 0x00, i2c);	//Modificado 0x20
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	2300      	movs	r3, #0
 800085c:	2207      	movs	r2, #7
 800085e:	216b      	movs	r1, #107	@ 0x6b
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff ffd0 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK1, 0x00, i2c);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800086a:	9300      	str	r3, [sp, #0]
 800086c:	2300      	movs	r3, #0
 800086e:	2208      	movs	r2, #8
 8000870:	216b      	movs	r1, #107	@ 0x6b
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f7ff ffc7 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK2, 0x71, i2c);	//Modificado 0x80
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2371      	movs	r3, #113	@ 0x71
 8000880:	2209      	movs	r2, #9
 8000882:	216b      	movs	r1, #107	@ 0x6b
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f7ff ffbe 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK3, 0x00, i2c);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	2300      	movs	r3, #0
 8000892:	220a      	movs	r2, #10
 8000894:	216b      	movs	r1, #107	@ 0x6b
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f7ff ffb5 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_VBAT_CTRL, 0x3C, i2c);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	233c      	movs	r3, #60	@ 0x3c
 80008a4:	2212      	movs	r2, #18
 80008a6:	216b      	movs	r1, #107	@ 0x6b
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ffac 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICHG_CTRL, 0xFF, i2c);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008b2:	9300      	str	r3, [sp, #0]
 80008b4:	23ff      	movs	r3, #255	@ 0xff
 80008b6:	2213      	movs	r2, #19
 80008b8:	216b      	movs	r1, #107	@ 0x6b
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f7ff ffa3 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_PCHRGCTRL, 0x9E, i2c);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	239e      	movs	r3, #158	@ 0x9e
 80008c8:	2214      	movs	r2, #20
 80008ca:	216b      	movs	r1, #107	@ 0x6b
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f7ff ff9a 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TERMCTRL, 0x14, i2c);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008d6:	9300      	str	r3, [sp, #0]
 80008d8:	2314      	movs	r3, #20
 80008da:	2215      	movs	r2, #21
 80008dc:	216b      	movs	r1, #107	@ 0x6b
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff ff91 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_BUVLO, 0x06, i2c);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008e8:	9300      	str	r3, [sp, #0]
 80008ea:	2306      	movs	r3, #6
 80008ec:	2216      	movs	r2, #22
 80008ee:	216b      	movs	r1, #107	@ 0x6b
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f7ff ff88 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL0, 0x42, i2c); //se dehabilita TS function y se deshabilita charging on HOT/COLD Only
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	2342      	movs	r3, #66	@ 0x42
 80008fe:	2217      	movs	r2, #23
 8000900:	216b      	movs	r1, #107	@ 0x6b
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff ff7f 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL1, 0xC8, i2c);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	23c8      	movs	r3, #200	@ 0xc8
 8000910:	2218      	movs	r2, #24
 8000912:	216b      	movs	r1, #107	@ 0x6b
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff76 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ILIMCTRL, 0x06, i2c);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	2306      	movs	r3, #6
 8000922:	2219      	movs	r2, #25
 8000924:	216b      	movs	r1, #107	@ 0x6b
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff6d 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_LDOCTRL, 0xB0, i2c);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	23b0      	movs	r3, #176	@ 0xb0
 8000934:	221d      	movs	r2, #29
 8000936:	216b      	movs	r1, #107	@ 0x6b
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f7ff ff64 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MRCTRL, 0x2A, i2c);	//Revisar
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000942:	9300      	str	r3, [sp, #0]
 8000944:	232a      	movs	r3, #42	@ 0x2a
 8000946:	2230      	movs	r2, #48	@ 0x30
 8000948:	216b      	movs	r1, #107	@ 0x6b
 800094a:	6878      	ldr	r0, [r7, #4]
 800094c:	f7ff ff5b 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL0, 0x10, i2c);	//No se habilita mask all interrupts
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	2310      	movs	r3, #16
 8000958:	2235      	movs	r2, #53	@ 0x35
 800095a:	216b      	movs	r1, #107	@ 0x6b
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff ff52 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL1, 0x00, i2c);	//Revisar PIN NTC 0x40
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2300      	movs	r3, #0
 800096a:	2236      	movs	r2, #54	@ 0x36
 800096c:	216b      	movs	r1, #107	@ 0x6b
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ff49 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL2, 0x40, i2c);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	2340      	movs	r3, #64	@ 0x40
 800097c:	2237      	movs	r2, #55	@ 0x37
 800097e:	216b      	movs	r1, #107	@ 0x6b
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff ff40 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //Se deja en lectura manual de ADC y el comparador 1 se dehabilita
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	2300      	movs	r3, #0
 800098e:	2240      	movs	r2, #64	@ 0x40
 8000990:	216b      	movs	r1, #107	@ 0x6b
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ff37 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL1, 0x00, i2c);	//Se deshabilita comparador 3 (compara con TS)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800099c:	9300      	str	r3, [sp, #0]
 800099e:	2300      	movs	r3, #0
 80009a0:	2241      	movs	r2, #65	@ 0x41
 80009a2:	216b      	movs	r1, #107	@ 0x6b
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff2e 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_M, 0x23, i2c);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2323      	movs	r3, #35	@ 0x23
 80009b2:	2252      	movs	r2, #82	@ 0x52
 80009b4:	216b      	movs	r1, #107	@ 0x6b
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff ff25 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_L, 0x20, i2c);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009c0:	9300      	str	r3, [sp, #0]
 80009c2:	2320      	movs	r3, #32
 80009c4:	2253      	movs	r2, #83	@ 0x53
 80009c6:	216b      	movs	r1, #107	@ 0x6b
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff ff1c 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_M, 0x38, i2c);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009d2:	9300      	str	r3, [sp, #0]
 80009d4:	2338      	movs	r3, #56	@ 0x38
 80009d6:	2254      	movs	r2, #84	@ 0x54
 80009d8:	216b      	movs	r1, #107	@ 0x6b
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff ff13 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_L, 0x90, i2c);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009e4:	9300      	str	r3, [sp, #0]
 80009e6:	2390      	movs	r3, #144	@ 0x90
 80009e8:	2255      	movs	r2, #85	@ 0x55
 80009ea:	216b      	movs	r1, #107	@ 0x6b
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f7ff ff0a 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_M, 0x00, i2c);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f6:	9300      	str	r3, [sp, #0]
 80009f8:	2300      	movs	r3, #0
 80009fa:	2256      	movs	r2, #86	@ 0x56
 80009fc:	216b      	movs	r1, #107	@ 0x6b
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff ff01 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_L, 0x00, i2c);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	2257      	movs	r2, #87	@ 0x57
 8000a0e:	216b      	movs	r1, #107	@ 0x6b
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f7ff fef8 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c);	//Con todo deshabilitado se puede medir la bateria
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	2258      	movs	r2, #88	@ 0x58
 8000a20:	216b      	movs	r1, #107	@ 0x6b
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f7ff feef 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_FASTCHGCTRL, 0x34, i2c);	//Los parametros de TS, son para cuando se usa la funcionalidad de TS
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2334      	movs	r3, #52	@ 0x34
 8000a30:	2261      	movs	r2, #97	@ 0x61
 8000a32:	216b      	movs	r1, #107	@ 0x6b
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff fee6 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COLD, 0x7C, i2c);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	237c      	movs	r3, #124	@ 0x7c
 8000a42:	2262      	movs	r2, #98	@ 0x62
 8000a44:	216b      	movs	r1, #107	@ 0x6b
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f7ff fedd 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COOL, 0x6D, i2c);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	236d      	movs	r3, #109	@ 0x6d
 8000a54:	2263      	movs	r2, #99	@ 0x63
 8000a56:	216b      	movs	r1, #107	@ 0x6b
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff fed4 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x38, i2c);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a62:	9300      	str	r3, [sp, #0]
 8000a64:	2338      	movs	r3, #56	@ 0x38
 8000a66:	2264      	movs	r2, #100	@ 0x64
 8000a68:	216b      	movs	r1, #107	@ 0x6b
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff fecb 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x27, i2c);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a74:	9300      	str	r3, [sp, #0]
 8000a76:	2327      	movs	r3, #39	@ 0x27
 8000a78:	2265      	movs	r2, #101	@ 0x65
 8000a7a:	216b      	movs	r1, #107	@ 0x6b
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f7ff fec2 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <process_first_tag_information>:
		"TX_ERROR", "SLEEP", "WAKE_UP", "WAIT_FOR_FIRST_DETECTION",
		"WAIT_FOR_TIMESTAMP_QUERY",	"TAG_TX_SUCCESS",
		"TAG_WRONG_ID_MATCH" };


TAG_STATUS_t process_first_tag_information(TAG_t *tag) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08e      	sub	sp, #56	@ 0x38
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	tag->command = TAG_ID_QUERY;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2213      	movs	r2, #19
 8000a9e:	741a      	strb	r2, [r3, #16]

	start_tag_reception_inmediate(0, 0);
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f000 f9f4 	bl	8000e90 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000aa8:	f000 fa0a 	bl	8000ec0 <wait_rx_data>
 8000aac:	4603      	mov	r3, r0
 8000aae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (status_reg != TAG_RX_CRC_VALID)
 8000ab2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	d002      	beq.n	8000ac0 <process_first_tag_information+0x34>
		return (status_reg);
 8000aba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000abe:	e0a7      	b.n	8000c10 <process_first_tag_information+0x184>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	204c      	movs	r0, #76	@ 0x4c
 8000ac4:	f002 fa33 	bl	8002f2e <dwt_read32bitoffsetreg>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ace:	633b      	str	r3, [r7, #48]	@ 0x30
	if (rx_buffer_size == 0)
 8000ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <process_first_tag_information+0x4e>
		return (TAG_RX_DATA_ZERO);
 8000ad6:	2305      	movs	r3, #5
 8000ad8:	e09a      	b.n	8000c10 <process_first_tag_information+0x184>

	uint8_t rx_buffer[3]; // TODO Revisar RX Buffer primera recepcion
	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000adc:	b299      	uxth	r1, r3
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fe61 	bl	80037ac <dwt_readrxdata>

	uint8_t received_command = rx_buffer[0];
 8000aea:	7f3b      	ldrb	r3, [r7, #28]
 8000aec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	tag->sniffer_state = rx_buffer[1];
 8000af0:	7f7a      	ldrb	r2, [r7, #29]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f883 2020 	strb.w	r2, [r3, #32]
	tag->sleep_time = rx_buffer[2];
 8000af8:	7fba      	ldrb	r2, [r7, #30]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	if (tag->command != received_command)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	7c1b      	ldrb	r3, [r3, #16]
 8000b04:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d001      	beq.n	8000b10 <process_first_tag_information+0x84>
		return (TAG_RX_COMMAND_ERROR);
 8000b0c:	2306      	movs	r3, #6
 8000b0e:	e07f      	b.n	8000c10 <process_first_tag_information+0x184>

	tag->poll_rx_timestamp = get_rx_timestamp_u64();
 8000b10:	f003 fb24 	bl	800415c <get_rx_timestamp_u64>
 8000b14:	4602      	mov	r2, r0
 8000b16:	460b      	mov	r3, r1
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	619a      	str	r2, [r3, #24]
	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	699a      	ldr	r2, [r3, #24]
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000b20:	4b3d      	ldr	r3, [pc, #244]	@ (8000c18 <process_first_tag_information+0x18c>)
 8000b22:	4413      	add	r3, r2
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000b24:	0a1b      	lsrs	r3, r3, #8
 8000b26:	62bb      	str	r3, [r7, #40]	@ 0x28
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
	dwt_setdelayedtrxtime(resp_tx_time);
 8000b28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b2a:	f003 f813 	bl	8003b54 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b30:	021b      	lsls	r3, r3, #8
 8000b32:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000b36:	f023 0301 	bic.w	r3, r3, #1
			+ TX_ANT_DLY_LP;
 8000b3a:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8000b3e:	3332      	adds	r3, #50	@ 0x32
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	6153      	str	r3, [r2, #20]

	/** Calculate the size needed for the response message buffer */
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000b44:	230f      	movs	r3, #15
 8000b46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	f107 0310 	add.w	r3, r7, #16
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	605a      	str	r2, [r3, #4]
 8000b58:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	623b      	str	r3, [r7, #32]
	tx_buffer[index++] = tag->command;
 8000b60:	6a3b      	ldr	r3, [r7, #32]
 8000b62:	1c5a      	adds	r2, r3, #1
 8000b64:	623a      	str	r2, [r7, #32]
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	7c12      	ldrb	r2, [r2, #16]
 8000b6a:	3338      	adds	r3, #56	@ 0x38
 8000b6c:	443b      	add	r3, r7
 8000b6e:	f803 2c2c 	strb.w	r2, [r3, #-44]
	*(uint32_t*) (tx_buffer + index) = tag->id;
 8000b72:	6a3b      	ldr	r3, [r7, #32]
 8000b74:	f107 020c 	add.w	r2, r7, #12
 8000b78:	4413      	add	r3, r2
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	6812      	ldr	r2, [r2, #0]
 8000b7e:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b80:	6a3b      	ldr	r3, [r7, #32]
 8000b82:	3304      	adds	r3, #4
 8000b84:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->poll_rx_timestamp;
 8000b86:	6a3b      	ldr	r3, [r7, #32]
 8000b88:	f107 020c 	add.w	r2, r7, #12
 8000b8c:	4413      	add	r3, r2
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	6992      	ldr	r2, [r2, #24]
 8000b92:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b94:	6a3b      	ldr	r3, [r7, #32]
 8000b96:	3304      	adds	r3, #4
 8000b98:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->resp_tx_timestamp;
 8000b9a:	6a3b      	ldr	r3, [r7, #32]
 8000b9c:	f107 020c 	add.w	r2, r7, #12
 8000ba0:	4413      	add	r3, r2
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	6952      	ldr	r2, [r2, #20]
 8000ba6:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000ba8:	6a3b      	ldr	r3, [r7, #32]
 8000baa:	3304      	adds	r3, #4
 8000bac:	623b      	str	r3, [r7, #32]
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000bae:	6a3b      	ldr	r3, [r7, #32]
 8000bb0:	f107 020c 	add.w	r2, r7, #12
 8000bb4:	4413      	add	r3, r2
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	8a52      	ldrh	r2, [r2, #18]
 8000bba:	801a      	strh	r2, [r3, #0]


	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */ //MODIFICAR TAMAO DE BUFFER
 8000bbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	f107 010c 	add.w	r1, r7, #12
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f002 fd69 	bl	80036a0 <dwt_writetxdata>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd4:	d101      	bne.n	8000bda <process_first_tag_information+0x14e>
		return (TAG_TX_ERROR);
 8000bd6:	2307      	movs	r3, #7
 8000bd8:	e01a      	b.n	8000c10 <process_first_tag_information+0x184>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000bda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	3302      	adds	r3, #2
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	2201      	movs	r2, #1
 8000be6:	2100      	movs	r1, #0
 8000be8:	4618      	mov	r0, r3
 8000bea:	f002 fd97 	bl	800371c <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR){
 8000bee:	2001      	movs	r0, #1
 8000bf0:	f002 ffbe 	bl	8003b70 <dwt_starttx>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bfa:	d101      	bne.n	8000c00 <process_first_tag_information+0x174>
		return (TAG_TX_ERROR);
 8000bfc:	2307      	movs	r3, #7
 8000bfe:	e007      	b.n	8000c10 <process_first_tag_information+0x184>
	}
	//return (TAG_WAIT_FOR_FIRST_DETECTION);
	if (tag->sniffer_state == MASTER_ONE_DETECTION){
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d101      	bne.n	8000c0e <process_first_tag_information+0x182>
		return (TAG_WAIT_SEND_TX);
 8000c0a:	230e      	movs	r3, #14
 8000c0c:	e000      	b.n	8000c10 <process_first_tag_information+0x184>
	}
	return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000c0e:	230b      	movs	r3, #11
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3738      	adds	r7, #56	@ 0x38
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	036d8168 	.word	0x036d8168

08000c1c <process_second>:

TAG_STATUS_t process_second(TAG_t *tag) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b088      	sub	sp, #32
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	77fb      	strb	r3, [r7, #31]
	tag->command = TAG_SET_SLEEP_MODE;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2212      	movs	r2, #18
 8000c2c:	741a      	strb	r2, [r3, #16]

	start_tag_reception_inmediate(0, 0);
 8000c2e:	2100      	movs	r1, #0
 8000c30:	2000      	movs	r0, #0
 8000c32:	f000 f92d 	bl	8000e90 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000c36:	f000 f943 	bl	8000ec0 <wait_rx_data>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	77fb      	strb	r3, [r7, #31]
	if (status_reg != TAG_RX_CRC_VALID)
 8000c3e:	7ffb      	ldrb	r3, [r7, #31]
 8000c40:	2b03      	cmp	r3, #3
 8000c42:	d001      	beq.n	8000c48 <process_second+0x2c>
		return (status_reg);
 8000c44:	7ffb      	ldrb	r3, [r7, #31]
 8000c46:	e02d      	b.n	8000ca4 <process_second+0x88>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000c48:	2100      	movs	r1, #0
 8000c4a:	204c      	movs	r0, #76	@ 0x4c
 8000c4c:	f002 f96f 	bl	8002f2e <dwt_read32bitoffsetreg>
 8000c50:	4603      	mov	r3, r0
 8000c52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c56:	61bb      	str	r3, [r7, #24]

	if (rx_buffer_size == 0)
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d101      	bne.n	8000c62 <process_second+0x46>
		return (TAG_RX_DATA_ZERO);
 8000c5e:	2305      	movs	r3, #5
 8000c60:	e020      	b.n	8000ca4 <process_second+0x88>

	if ((rx_buffer_size < 5))
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	2b04      	cmp	r3, #4
 8000c66:	d801      	bhi.n	8000c6c <process_second+0x50>
		return (TAG_WAIT_FOR_FIRST_DETECTION);
 8000c68:	230a      	movs	r3, #10
 8000c6a:	e01b      	b.n	8000ca4 <process_second+0x88>


	uint8_t rx_buffer[5];
	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	b299      	uxth	r1, r3
 8000c70:	f107 0308 	add.w	r3, r7, #8
 8000c74:	2200      	movs	r2, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f002 fd98 	bl	80037ac <dwt_readrxdata>

	uint8_t received_command = rx_buffer[0];
 8000c7c:	7a3b      	ldrb	r3, [r7, #8]
 8000c7e:	75fb      	strb	r3, [r7, #23]
	uint32_t received_id = *(uint32_t*) (rx_buffer + 1);
 8000c80:	f8d7 3009 	ldr.w	r3, [r7, #9]
 8000c84:	613b      	str	r3, [r7, #16]

	if (tag->command != received_command)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	7c1b      	ldrb	r3, [r3, #16]
 8000c8a:	7dfa      	ldrb	r2, [r7, #23]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d001      	beq.n	8000c94 <process_second+0x78>
		return (TAG_RX_COMMAND_ERROR);
 8000c90:	2306      	movs	r3, #6
 8000c92:	e007      	b.n	8000ca4 <process_second+0x88>

	if (tag->id != received_id)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	693a      	ldr	r2, [r7, #16]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d001      	beq.n	8000ca2 <process_second+0x86>
		return (TAG_WRONG_ID_MATCH);
 8000c9e:	230d      	movs	r3, #13
 8000ca0:	e000      	b.n	8000ca4 <process_second+0x88>

	return (TAG_SLEEP);
 8000ca2:	2308      	movs	r3, #8
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3720      	adds	r7, #32
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}

08000cac <process_queried_tag_information>:

TAG_STATUS_t process_queried_tag_information(TAG_t *tag) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b088      	sub	sp, #32
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	77fb      	strb	r3, [r7, #31]


	start_tag_reception_inmediate(0, 0);
 8000cb8:	2100      	movs	r1, #0
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f000 f8e8 	bl	8000e90 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000cc0:	f000 f8fe 	bl	8000ec0 <wait_rx_data>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	77fb      	strb	r3, [r7, #31]
	if (status_reg != TAG_RX_CRC_VALID)
 8000cc8:	7ffb      	ldrb	r3, [r7, #31]
 8000cca:	2b03      	cmp	r3, #3
 8000ccc:	d001      	beq.n	8000cd2 <process_queried_tag_information+0x26>
		return (status_reg);
 8000cce:	7ffb      	ldrb	r3, [r7, #31]
 8000cd0:	e039      	b.n	8000d46 <process_queried_tag_information+0x9a>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	204c      	movs	r0, #76	@ 0x4c
 8000cd6:	f002 f92a 	bl	8002f2e <dwt_read32bitoffsetreg>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ce0:	61bb      	str	r3, [r7, #24]
	uint8_t rx_buffer[5];
	if (rx_buffer_size == 0)
 8000ce2:	69bb      	ldr	r3, [r7, #24]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d101      	bne.n	8000cec <process_queried_tag_information+0x40>
		return (TAG_RX_DATA_ZERO);
 8000ce8:	2305      	movs	r3, #5
 8000cea:	e02c      	b.n	8000d46 <process_queried_tag_information+0x9a>
	if ((rx_buffer_size < 5)) //Revisar && (tag->command != TAG_SET_SLEEP_MODE)
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	d801      	bhi.n	8000cf6 <process_queried_tag_information+0x4a>
		return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000cf2:	230b      	movs	r3, #11
 8000cf4:	e027      	b.n	8000d46 <process_queried_tag_information+0x9a>

	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	b299      	uxth	r1, r3
 8000cfa:	f107 030c 	add.w	r3, r7, #12
 8000cfe:	2200      	movs	r2, #0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f002 fd53 	bl	80037ac <dwt_readrxdata>

	tag->command = rx_buffer[0];
 8000d06:	7b3a      	ldrb	r2, [r7, #12]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	741a      	strb	r2, [r3, #16]
	uint32_t received_id = *(uint32_t*) (rx_buffer + 1);
 8000d0c:	f8d7 300d 	ldr.w	r3, [r7, #13]
 8000d10:	617b      	str	r3, [r7, #20]
	if (tag->id != received_id)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	697a      	ldr	r2, [r7, #20]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d001      	beq.n	8000d20 <process_queried_tag_information+0x74>
		return (TAG_RX_COMMAND_ERROR);
 8000d1c:	2306      	movs	r3, #6
 8000d1e:	e012      	b.n	8000d46 <process_queried_tag_information+0x9a>
	if (tag->command == TAG_TIMESTAMP_QUERY)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	7c1b      	ldrb	r3, [r3, #16]
 8000d24:	2b11      	cmp	r3, #17
 8000d26:	d104      	bne.n	8000d32 <process_queried_tag_information+0x86>
		return (process_response(tag));
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f000 f811 	bl	8000d50 <process_response>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	e009      	b.n	8000d46 <process_queried_tag_information+0x9a>
	else if(tag->command == TAG_SET_SLEEP_MODE)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	7c1b      	ldrb	r3, [r3, #16]
 8000d36:	2b12      	cmp	r3, #18
 8000d38:	d104      	bne.n	8000d44 <process_queried_tag_information+0x98>
		return (process_response(tag));
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 f808 	bl	8000d50 <process_response>
 8000d40:	4603      	mov	r3, r0
 8000d42:	e000      	b.n	8000d46 <process_queried_tag_information+0x9a>

	return(TAG_RX_COMMAND_ERROR);
 8000d44:	2306      	movs	r3, #6

}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3720      	adds	r7, #32
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <process_response>:

TAG_STATUS_t process_response(TAG_t *tag) {
 8000d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d54:	b092      	sub	sp, #72	@ 0x48
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6178      	str	r0, [r7, #20]
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000d5a:	230f      	movs	r3, #15
 8000d5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000d60:	2300      	movs	r3, #0
 8000d62:	61bb      	str	r3, [r7, #24]
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	643b      	str	r3, [r7, #64]	@ 0x40
	uint64_t poll_rx_timestamp = get_rx_timestamp_u64();
 8000d76:	f003 f9f1 	bl	800415c <get_rx_timestamp_u64>
 8000d7a:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38

	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000d7e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8000d82:	4942      	ldr	r1, [pc, #264]	@ (8000e8c <process_response+0x13c>)
 8000d84:	eb12 0801 	adds.w	r8, r2, r1
 8000d88:	f143 0900 	adc.w	r9, r3, #0
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
 8000d8c:	f04f 0200 	mov.w	r2, #0
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8000d98:	ea42 6209 	orr.w	r2, r2, r9, lsl #24
 8000d9c:	ea4f 2319 	mov.w	r3, r9, lsr #8
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
 8000da0:	4613      	mov	r3, r2
 8000da2:	637b      	str	r3, [r7, #52]	@ 0x34
	dwt_setdelayedtrxtime(resp_tx_time);
 8000da4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000da6:	f002 fed5 	bl	8003b54 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dac:	2200      	movs	r2, #0
 8000dae:	60bb      	str	r3, [r7, #8]
 8000db0:	60fa      	str	r2, [r7, #12]
 8000db2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000db6:	460b      	mov	r3, r1
 8000db8:	ea4f 6b13 	mov.w	fp, r3, lsr #24
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	ea4f 2a03 	mov.w	sl, r3, lsl #8
 8000dc2:	f42a 74ff 	bic.w	r4, sl, #510	@ 0x1fe
 8000dc6:	f024 0401 	bic.w	r4, r4, #1
 8000dca:	f00b 05ff 	and.w	r5, fp, #255	@ 0xff
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000dce:	f643 73f2 	movw	r3, #16370	@ 0x3ff2
 8000dd2:	18e3      	adds	r3, r4, r3
 8000dd4:	603b      	str	r3, [r7, #0]
 8000dd6:	f145 0300 	adc.w	r3, r5, #0
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000de0:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
			+ TX_ANT_DLY_LP;
	/** Calculate the size needed for the response message buffer */
	index = 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	643b      	str	r3, [r7, #64]	@ 0x40
	tx_buffer[index++] = tag->command;
 8000de8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000dea:	1c5a      	adds	r2, r3, #1
 8000dec:	643a      	str	r2, [r7, #64]	@ 0x40
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	7c12      	ldrb	r2, [r2, #16]
 8000df2:	3338      	adds	r3, #56	@ 0x38
 8000df4:	f107 0110 	add.w	r1, r7, #16
 8000df8:	440b      	add	r3, r1
 8000dfa:	f803 2c30 	strb.w	r2, [r3, #-48]
	*(uint32_t*) (tx_buffer + index) = poll_rx_timestamp;
 8000dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e00:	f107 0218 	add.w	r2, r7, #24
 8000e04:	4413      	add	r3, r2
 8000e06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000e08:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e0c:	3304      	adds	r3, #4
 8000e0e:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint32_t*) (tx_buffer + index) = resp_tx_timestamp;
 8000e10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e12:	f107 0218 	add.w	r2, r7, #24
 8000e16:	4413      	add	r3, r2
 8000e18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e1a:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000e1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e1e:	3304      	adds	r3, #4
 8000e20:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000e22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e24:	f107 0218 	add.w	r2, r7, #24
 8000e28:	4413      	add	r3, r2
 8000e2a:	697a      	ldr	r2, [r7, #20]
 8000e2c:	8a52      	ldrh	r2, [r2, #18]
 8000e2e:	801a      	strh	r2, [r3, #0]

	tag->poll_rx_timestamp = poll_rx_timestamp;
 8000e30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	619a      	str	r2, [r3, #24]
	tag->resp_tx_timestamp = resp_tx_timestamp;
 8000e36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	615a      	str	r2, [r3, #20]

	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */
 8000e3c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	f107 0118 	add.w	r1, r7, #24
 8000e46:	2200      	movs	r2, #0
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f002 fc29 	bl	80036a0 <dwt_writetxdata>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e54:	d101      	bne.n	8000e5a <process_response+0x10a>
		return (TAG_TX_ERROR);
 8000e56:	2307      	movs	r3, #7
 8000e58:	e013      	b.n	8000e82 <process_response+0x132>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000e5a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	3302      	adds	r3, #2
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	2201      	movs	r2, #1
 8000e66:	2100      	movs	r1, #0
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f002 fc57 	bl	800371c <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR)
 8000e6e:	2001      	movs	r0, #1
 8000e70:	f002 fe7e 	bl	8003b70 <dwt_starttx>
 8000e74:	4603      	mov	r3, r0
 8000e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e7a:	d101      	bne.n	8000e80 <process_response+0x130>
		return (TAG_TX_ERROR);
 8000e7c:	2307      	movs	r3, #7
 8000e7e:	e000      	b.n	8000e82 <process_response+0x132>

	return (TAG_TX_SUCCESS);
 8000e80:	230c      	movs	r3, #12
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3748      	adds	r7, #72	@ 0x48
 8000e86:	46bd      	mov	sp, r7
 8000e88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000e8c:	036d8168 	.word	0x036d8168

08000e90 <start_tag_reception_inmediate>:
		frame_seq_nb++;
	}
	return (status_reg);
}

void start_tag_reception_inmediate(uint8_t preamble_timeout, uint8_t rx_timeout) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	460a      	mov	r2, r1
 8000e9a:	71fb      	strb	r3, [r7, #7]
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	71bb      	strb	r3, [r7, #6]

	/* Loop forever responding to ranging requests. */
	dwt_setpreambledetecttimeout(preamble_timeout);
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f002 ffd3 	bl	8003e50 <dwt_setpreambledetecttimeout>
	/* Clear reception timeout to start next ranging process. */
	dwt_setrxtimeout(rx_timeout);
 8000eaa:	79bb      	ldrb	r3, [r7, #6]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f002 ffaf 	bl	8003e10 <dwt_setrxtimeout>
	/* Activate reception immediately. */
	dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f002 ff30 	bl	8003d18 <dwt_rxenable>
	/* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <wait_rx_data>:

#define RX_DATA_TIMEOUT_MS 50 // Timeout in millisecondspas de 1000 a 100 para probar

TAG_STATUS_t wait_rx_data() {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
	uint32_t status_reg;
	uint32_t start_time = HAL_GetTick(); // Get the current time in milliseconds
 8000ec6:	f003 fad3 	bl	8004470 <HAL_GetTick>
 8000eca:	6078      	str	r0, [r7, #4]
	uint8_t timeout_reached = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	72fb      	strb	r3, [r7, #11]

	while (!timeout_reached) {
 8000ed0:	e012      	b.n	8000ef8 <wait_rx_data+0x38>
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	2044      	movs	r0, #68	@ 0x44
 8000ed6:	f002 f82a 	bl	8002f2e <dwt_read32bitoffsetreg>
 8000eda:	60f8      	str	r0, [r7, #12]
				& (SYS_STATUS_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_TO
 8000edc:	68fa      	ldr	r2, [r7, #12]
 8000ede:	4b23      	ldr	r3, [pc, #140]	@ (8000f6c <wait_rx_data+0xac>)
 8000ee0:	4013      	ands	r3, r2
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d10c      	bne.n	8000f00 <wait_rx_data+0x40>
						| SYS_STATUS_ALL_RX_ERR))) {
			break; // Exit the loop if one of the conditions is met
		}

		// Check for timeout
		if ((HAL_GetTick() - start_time) >= RX_DATA_TIMEOUT_MS) {
 8000ee6:	f003 fac3 	bl	8004470 <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	2b31      	cmp	r3, #49	@ 0x31
 8000ef2:	d901      	bls.n	8000ef8 <wait_rx_data+0x38>
			timeout_reached = 1;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	72fb      	strb	r3, [r7, #11]
	while (!timeout_reached) {
 8000ef8:	7afb      	ldrb	r3, [r7, #11]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0e9      	beq.n	8000ed2 <wait_rx_data+0x12>
 8000efe:	e000      	b.n	8000f02 <wait_rx_data+0x42>
			break; // Exit the loop if one of the conditions is met
 8000f00:	bf00      	nop
		}
	}

	if (timeout_reached) {
 8000f02:	7afb      	ldrb	r3, [r7, #11]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <wait_rx_data+0x4c>
		// Handle timeout
		return TAG_RX_TIMEOUT;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	e02b      	b.n	8000f64 <wait_rx_data+0xa4>
	}

	// Check for receive errors
	if ((status_reg & SYS_STATUS_ALL_RX_ERR)) {
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <wait_rx_data+0xb0>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d006      	beq.n	8000f24 <wait_rx_data+0x64>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 8000f16:	4a16      	ldr	r2, [pc, #88]	@ (8000f70 <wait_rx_data+0xb0>)
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2044      	movs	r0, #68	@ 0x44
 8000f1c:	f002 f859 	bl	8002fd2 <dwt_write32bitoffsetreg>
		return TAG_RX_ERROR;
 8000f20:	2304      	movs	r3, #4
 8000f22:	e01f      	b.n	8000f64 <wait_rx_data+0xa4>
	}

	// Check for receive timeouts
	if ((status_reg & SYS_STATUS_ALL_RX_TO)) {
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f403 1308 	and.w	r3, r3, #2228224	@ 0x220000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d007      	beq.n	8000f3e <wait_rx_data+0x7e>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO);
 8000f2e:	f44f 1208 	mov.w	r2, #2228224	@ 0x220000
 8000f32:	2100      	movs	r1, #0
 8000f34:	2044      	movs	r0, #68	@ 0x44
 8000f36:	f002 f84c 	bl	8002fd2 <dwt_write32bitoffsetreg>
		return TAG_RX_TIMEOUT;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	e012      	b.n	8000f64 <wait_rx_data+0xa4>
	}

	if ((status_reg & SYS_STATUS_RXFCG_BIT_MASK)) {
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d006      	beq.n	8000f56 <wait_rx_data+0x96>
		// Clear RX error/timeout events in the DW IC status register
		dwt_write32bitreg(SYS_STATUS_ID,
 8000f48:	4a0a      	ldr	r2, [pc, #40]	@ (8000f74 <wait_rx_data+0xb4>)
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2044      	movs	r0, #68	@ 0x44
 8000f4e:	f002 f840 	bl	8002fd2 <dwt_write32bitoffsetreg>
				SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
		return TAG_RX_CRC_VALID;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e006      	b.n	8000f64 <wait_rx_data+0xa4>
	}

	// Clear good RX frame event in the DW IC status register
	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 8000f56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	2044      	movs	r0, #68	@ 0x44
 8000f5e:	f002 f838 	bl	8002fd2 <dwt_write32bitoffsetreg>


	return TAG_NO_RXCG_DETECTED;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	2427d000 	.word	0x2427d000
 8000f70:	24059000 	.word	0x24059000
 8000f74:	24279000 	.word	0x24279000

08000f78 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f78:	b590      	push	{r4, r7, lr}
 8000f7a:	f2ad 6dd4 	subw	sp, sp, #1748	@ 0x6d4
 8000f7e:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	HAL_DeInit();
 8000f80:	f003 f9a4 	bl	80042cc <HAL_DeInit>
	HAL_RCC_DeInit();
 8000f84:	f005 ff9c 	bl	8006ec0 <HAL_RCC_DeInit>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f88:	f003 f970 	bl	800426c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f8c:	f000 fb8a 	bl	80016a4 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f90:	f000 fdf6 	bl	8001b80 <_ZL12MX_GPIO_Initv>
	MX_FLASH_Init();
 8000f94:	f000 fbf6 	bl	8001784 <_ZL13MX_FLASH_Initv>
	MX_GPDMA1_Init();
 8000f98:	f000 fc10 	bl	80017bc <_ZL14MX_GPDMA1_Initv>
	MX_I2C1_Init();
 8000f9c:	f000 fc2e 	bl	80017fc <_ZL12MX_I2C1_Initv>
	MX_SPI2_Init();
 8000fa0:	f000 fce6 	bl	8001970 <_ZL12MX_SPI2_Initv>
	MX_LPTIM1_Init();
 8000fa4:	f000 fc78 	bl	8001898 <_ZL14MX_LPTIM1_Initv>
	MX_LPTIM3_Init();
 8000fa8:	f000 fcac 	bl	8001904 <_ZL14MX_LPTIM3_Initv>
	MX_TIM3_Init();
 8000fac:	f000 fd58 	bl	8001a60 <_ZL12MX_TIM3_Initv>
	/* USER CODE BEGIN 2 */

	pins.on(NLP);
 8000fb0:	4bb5      	ldr	r3, [pc, #724]	@ (8001288 <main+0x310>)
 8000fb2:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000fb6:	48b5      	ldr	r0, [pc, #724]	@ (800128c <main+0x314>)
 8000fb8:	f7ff f9d6 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
	pins.off(NCE);
 8000fbc:	4bb4      	ldr	r3, [pc, #720]	@ (8001290 <main+0x318>)
 8000fbe:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000fc2:	48b2      	ldr	r0, [pc, #712]	@ (800128c <main+0x314>)
 8000fc4:	f7ff f9e1 	bl	800038a <_ZN11GpioHandler3offE4Gpio>

	__HAL_RCC_LPTIM1_CLKAM_ENABLE();
 8000fc8:	4bb2      	ldr	r3, [pc, #712]	@ (8001294 <main+0x31c>)
 8000fca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fce:	4ab1      	ldr	r2, [pc, #708]	@ (8001294 <main+0x31c>)
 8000fd0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fd4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
	__HAL_RCC_LPTIM3_CLKAM_ENABLE();
 8000fd8:	4bae      	ldr	r3, [pc, #696]	@ (8001294 <main+0x31c>)
 8000fda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000fde:	4aad      	ldr	r2, [pc, #692]	@ (8001294 <main+0x31c>)
 8000fe0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fe4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f005 fe9b 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN2);
 8000fee:	2002      	movs	r0, #2
 8000ff0:	f005 fe98 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN3);
 8000ff4:	2004      	movs	r0, #4
 8000ff6:	f005 fe95 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN4);
 8000ffa:	2008      	movs	r0, #8
 8000ffc:	f005 fe92 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN5);
 8001000:	2010      	movs	r0, #16
 8001002:	f005 fe8f 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN6);
 8001006:	2020      	movs	r0, #32
 8001008:	f005 fe8c 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN7);
 800100c:	2040      	movs	r0, #64	@ 0x40
 800100e:	f005 fe89 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN8);
 8001012:	2080      	movs	r0, #128	@ 0x80
 8001014:	f005 fe86 	bl	8006d24 <HAL_PWR_DisableWakeUpPin>

	HAL_PWR_DisablePVD();
 8001018:	f005 fe74 	bl	8006d04 <HAL_PWR_DisablePVD>

	//battery_charger.register_init_all();
	battery_charger.register_init_all_2();
 800101c:	489e      	ldr	r0, [pc, #632]	@ (8001298 <main+0x320>)
 800101e:	f7ff fc15 	bl	800084c <_ZN7Bq2515519register_init_all_2Ev>

	//HAL_GPIO_WritePin(GPIOA, DW3000_RST_Pin, GPIO_PIN_SET);
	/*Local device data, can be an array to support multiple DW3000 testing applications/platforms */

	dwt_local_data_t dwt_local_data;
	pdw3000local = &dwt_local_data;
 8001022:	4a9e      	ldr	r2, [pc, #632]	@ (800129c <main+0x324>)
 8001024:	f207 637c 	addw	r3, r7, #1660	@ 0x67c
 8001028:	6013      	str	r3, [r2, #0]
	/* Default communication configuration. We use default non-STS DW mode. */
	dwt_config_t defatult_dwt_config = { 5, /* Channel number. */
 800102a:	4b9d      	ldr	r3, [pc, #628]	@ (80012a0 <main+0x328>)
 800102c:	f207 646c 	addw	r4, r7, #1644	@ 0x66c
 8001030:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001032:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	static dwt_txconfig_t defatult_dwt_txconfig = { 0x34, /* PG delay. */
	0xfdfdfdfd, /* TX power. */
	0x0 /*PG count*/
	};

	hw.spi = &hspi2;
 8001036:	4b9b      	ldr	r3, [pc, #620]	@ (80012a4 <main+0x32c>)
 8001038:	4a9b      	ldr	r2, [pc, #620]	@ (80012a8 <main+0x330>)
 800103a:	601a      	str	r2, [r3, #0]
	hw.nrstPin = DW3000_RST_RCV_Pin;
 800103c:	4b99      	ldr	r3, [pc, #612]	@ (80012a4 <main+0x32c>)
 800103e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001042:	821a      	strh	r2, [r3, #16]
	hw.nrstPort = DW3000_RST_RCV_GPIO_Port;
 8001044:	4b97      	ldr	r3, [pc, #604]	@ (80012a4 <main+0x32c>)
 8001046:	4a99      	ldr	r2, [pc, #612]	@ (80012ac <main+0x334>)
 8001048:	60da      	str	r2, [r3, #12]
	hw.nssPin = SPI2_CS_Pin;
 800104a:	4b96      	ldr	r3, [pc, #600]	@ (80012a4 <main+0x32c>)
 800104c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001050:	811a      	strh	r2, [r3, #8]
	hw.nssPort = SPI2_CS_GPIO_Port;
 8001052:	4b94      	ldr	r3, [pc, #592]	@ (80012a4 <main+0x32c>)
 8001054:	4a96      	ldr	r2, [pc, #600]	@ (80012b0 <main+0x338>)
 8001056:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8001058:	4b92      	ldr	r3, [pc, #584]	@ (80012a4 <main+0x32c>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	4a91      	ldr	r2, [pc, #580]	@ (80012a4 <main+0x32c>)
 800105e:	8a11      	ldrh	r1, [r2, #16]
 8001060:	2200      	movs	r2, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f004 fcb8 	bl	80059d8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001068:	2001      	movs	r0, #1
 800106a:	f003 fa0d 	bl	8004488 <HAL_Delay>
	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 800106e:	4b8d      	ldr	r3, [pc, #564]	@ (80012a4 <main+0x32c>)
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	4a8c      	ldr	r2, [pc, #560]	@ (80012a4 <main+0x32c>)
 8001074:	8a11      	ldrh	r1, [r2, #16]
 8001076:	2201      	movs	r2, #1
 8001078:	4618      	mov	r0, r3
 800107a:	f004 fcad 	bl	80059d8 <HAL_GPIO_WritePin>
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,
 800107e:	4b8d      	ldr	r3, [pc, #564]	@ (80012b4 <main+0x33c>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8001086:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 800108a:	2100      	movs	r1, #0
 800108c:	9100      	str	r1, [sp, #0]
 800108e:	498a      	ldr	r1, [pc, #552]	@ (80012b8 <main+0x340>)
 8001090:	f001 fb2a 	bl	80026e8 <tag_init>
 8001094:	4603      	mov	r3, r0
			running_device, RATE_6M8) == 1)
 8001096:	2b01      	cmp	r3, #1
 8001098:	bf0c      	ite	eq
 800109a:	2301      	moveq	r3, #1
 800109c:	2300      	movne	r3, #0
 800109e:	b2db      	uxtb	r3, r3
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <main+0x130>
		Error_Handler();
 80010a4:	f000 fe76 	bl	8001d94 <Error_Handler>

	/* Frames used in the ranging process. See NOTE 2 below. */

	/* Hold copy of status register state here for reference so that it can be examined at a debug breakpoint. */
	tag = (TAG_t*) malloc(sizeof(TAG_t));
 80010a8:	2028      	movs	r0, #40	@ 0x28
 80010aa:	f00a fc97 	bl	800b9dc <malloc>
 80010ae:	4603      	mov	r3, r0
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b82      	ldr	r3, [pc, #520]	@ (80012bc <main+0x344>)
 80010b4:	601a      	str	r2, [r3, #0]
	if (tag == NULL)
 80010b6:	4b81      	ldr	r3, [pc, #516]	@ (80012bc <main+0x344>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <main+0x14a>
		Error_Handler();
 80010be:	f000 fe69 	bl	8001d94 <Error_Handler>

	Gpio f(LED_C_GPIO_Port, LED_C_Pin);
 80010c2:	f207 6364 	addw	r3, r7, #1636	@ 0x664
 80010c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ca:	4978      	ldr	r1, [pc, #480]	@ (80012ac <main+0x334>)
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff f8d3 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
	GpioHandler g = GpioHandler();
 80010d2:	f207 635c 	addw	r3, r7, #1628	@ 0x65c
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff f8fa 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	PcbLed pcb_led = PcbLed(&htim3, TIM_CHANNEL_2);
 80010dc:	f107 0310 	add.w	r3, r7, #16
 80010e0:	2204      	movs	r2, #4
 80010e2:	4977      	ldr	r1, [pc, #476]	@ (80012c0 <main+0x348>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff f961 	bl	80003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>
	Ws2812Color led[1] = { Ws2812Color() };
 80010ea:	f107 0308 	add.w	r3, r7, #8
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa1a 	bl	8000528 <_ZN11Ws2812ColorC1Ev>
	Gpio VddLed(LED_BAT_GPIO_Port, LED_BAT_Pin);
 80010f4:	463b      	mov	r3, r7
 80010f6:	2204      	movs	r2, #4
 80010f8:	496d      	ldr	r1, [pc, #436]	@ (80012b0 <main+0x338>)
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff f8bc 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>

	tag->readings = 0;
 8001100:	4b6e      	ldr	r3, [pc, #440]	@ (80012bc <main+0x344>)
 8001102:	6819      	ldr	r1, [r3, #0]
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	f04f 0300 	mov.w	r3, #0
 800110c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	tag->id = 0;
 8001110:	4b6a      	ldr	r3, [pc, #424]	@ (80012bc <main+0x344>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
	tag->resp_tx_time = 0;
 8001118:	4b68      	ldr	r3, [pc, #416]	@ (80012bc <main+0x344>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2200      	movs	r2, #0
 800111e:	61da      	str	r2, [r3, #28]
	tag->resp_tx_timestamp = 0;
 8001120:	4b66      	ldr	r3, [pc, #408]	@ (80012bc <main+0x344>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2200      	movs	r2, #0
 8001126:	615a      	str	r2, [r3, #20]
	tag->poll_rx_timestamp = 0;
 8001128:	4b64      	ldr	r3, [pc, #400]	@ (80012bc <main+0x344>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
	tag->Voltaje_Bat = 0;
 8001130:	4b62      	ldr	r3, [pc, #392]	@ (80012bc <main+0x344>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2200      	movs	r2, #0
 8001136:	825a      	strh	r2, [r3, #18]
	tag->sniffer_state = MASTER_ONE_DETECTION;
 8001138:	4b60      	ldr	r3, [pc, #384]	@ (80012bc <main+0x344>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2020 	strb.w	r2, [r3, #32]
	tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8001142:	4b60      	ldr	r3, [pc, #384]	@ (80012c4 <main+0x34c>)
 8001144:	220a      	movs	r2, #10
 8001146:	701a      	strb	r2, [r3, #0]
	tag->id = _dwt_otpread(PARTID_ADDRESS);
 8001148:	4b5c      	ldr	r3, [pc, #368]	@ (80012bc <main+0x344>)
 800114a:	681c      	ldr	r4, [r3, #0]
 800114c:	2006      	movs	r0, #6
 800114e:	f002 fbcd 	bl	80038ec <_dwt_otpread>
 8001152:	4603      	mov	r3, r0
 8001154:	6023      	str	r3, [r4, #0]
	dwt_configuresleep(DWT_RUNSAR, DWT_WAKE_WUP);
 8001156:	2110      	movs	r1, #16
 8001158:	2002      	movs	r0, #2
 800115a:	f002 fc09 	bl	8003970 <dwt_configuresleep>
	dwt_configuresleepcnt(4095);
 800115e:	f640 70ff 	movw	r0, #4095	@ 0xfff
 8001162:	f002 fbeb 	bl	800393c <dwt_configuresleepcnt>
	tag->sleep_time = 15;
 8001166:	4b55      	ldr	r3, [pc, #340]	@ (80012bc <main+0x344>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	220f      	movs	r2, #15
 800116c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21


	uint8_t STAT0_Reg = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3
	uint8_t charge_done = 0x20;
 8001176:	2320      	movs	r3, #32
 8001178:	f887 36c2 	strb.w	r3, [r7, #1730]	@ 0x6c2
	uint8_t charge_const = 0x40;
 800117c:	2340      	movs	r3, #64	@ 0x40
 800117e:	f887 36c1 	strb.w	r3, [r7, #1729]	@ 0x6c1

	uint32_t query_timeout = 1000;
 8001182:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001186:	f8c7 36bc 	str.w	r3, [r7, #1724]	@ 0x6bc
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (Power_Good == false) {
 800118a:	4b4f      	ldr	r3, [pc, #316]	@ (80012c8 <main+0x350>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d14e      	bne.n	8001230 <main+0x2b8>
			battery_charger.register_init_all_2();
 8001192:	4841      	ldr	r0, [pc, #260]	@ (8001298 <main+0x320>)
 8001194:	f7ff fb5a 	bl	800084c <_ZN7Bq2515519register_init_all_2Ev>
			HAL_Delay(1);
 8001198:	2001      	movs	r0, #1
 800119a:	f003 f975 	bl	8004488 <HAL_Delay>
			pins.off(NCE);
 800119e:	4b3c      	ldr	r3, [pc, #240]	@ (8001290 <main+0x318>)
 80011a0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80011a4:	4839      	ldr	r0, [pc, #228]	@ (800128c <main+0x314>)
 80011a6:	f7ff f8f0 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
			pins.on(VddLed);
 80011aa:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 80011ae:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 80011b2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80011b6:	4835      	ldr	r0, [pc, #212]	@ (800128c <main+0x314>)
 80011b8:	f7ff f8d6 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
			STAT0_Reg = battery_charger.register_STAT0();
 80011bc:	4836      	ldr	r0, [pc, #216]	@ (8001298 <main+0x320>)
 80011be:	f7ff fac4 	bl	800074a <_ZN7Bq2515514register_STAT0Ev>
 80011c2:	4603      	mov	r3, r0
 80011c4:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3

			if (charge_const & STAT0_Reg)
 80011c8:	f897 26c1 	ldrb.w	r2, [r7, #1729]	@ 0x6c1
 80011cc:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 80011d0:	4013      	ands	r3, r2
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d00b      	beq.n	80011f0 <main+0x278>
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::YELLOW);
 80011d8:	f107 0108 	add.w	r1, r7, #8
 80011dc:	f107 0010 	add.w	r0, r7, #16
 80011e0:	2301      	movs	r3, #1
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e8:	2201      	movs	r2, #1
 80011ea:	f7ff f94c 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 80011ee:	e7cc      	b.n	800118a <main+0x212>
			else if (charge_done & STAT0_Reg)
 80011f0:	f897 26c2 	ldrb.w	r2, [r7, #1730]	@ 0x6c2
 80011f4:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 80011f8:	4013      	ands	r3, r2
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00b      	beq.n	8001218 <main+0x2a0>
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::GREEN);
 8001200:	f107 0108 	add.w	r1, r7, #8
 8001204:	f107 0010 	add.w	r0, r7, #16
 8001208:	2302      	movs	r3, #2
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001210:	2201      	movs	r2, #1
 8001212:	f7ff f938 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001216:	e7b8      	b.n	800118a <main+0x212>
			else
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::RED);
 8001218:	f107 0108 	add.w	r1, r7, #8
 800121c:	f107 0010 	add.w	r0, r7, #16
 8001220:	2300      	movs	r3, #0
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001228:	2201      	movs	r2, #1
 800122a:	f7ff f92c 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 800122e:	e7ac      	b.n	800118a <main+0x212>

		}

		else {
			pins.off(VddLed);
 8001230:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 8001234:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001238:	e893 0006 	ldmia.w	r3, {r1, r2}
 800123c:	4813      	ldr	r0, [pc, #76]	@ (800128c <main+0x314>)
 800123e:	f7ff f8a4 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
			battery_charger.manual_read_adc_bat(); //manual_read_adc_bat();
 8001242:	4815      	ldr	r0, [pc, #84]	@ (8001298 <main+0x320>)
 8001244:	f7ff fa58 	bl	80006f8 <_ZN7Bq2515519manual_read_adc_batEv>
			HAL_Delay(1);
 8001248:	2001      	movs	r0, #1
 800124a:	f003 f91d 	bl	8004488 <HAL_Delay>
			tag->Voltaje_Bat = battery_charger.register_adc_bat();
 800124e:	4b1b      	ldr	r3, [pc, #108]	@ (80012bc <main+0x344>)
 8001250:	681c      	ldr	r4, [r3, #0]
 8001252:	4811      	ldr	r0, [pc, #68]	@ (8001298 <main+0x320>)
 8001254:	f7ff fa9e 	bl	8000794 <_ZN7Bq2515516register_adc_batEv>
 8001258:	4603      	mov	r3, r0
 800125a:	8263      	strh	r3, [r4, #18]

			switch (tag_status) {
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <main+0x34c>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	3b0a      	subs	r3, #10
 8001262:	2b05      	cmp	r3, #5
 8001264:	f200 815f 	bhi.w	8001526 <main+0x5ae>
 8001268:	a201      	add	r2, pc, #4	@ (adr r2, 8001270 <main+0x2f8>)
 800126a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126e:	bf00      	nop
 8001270:	080012cd 	.word	0x080012cd
 8001274:	08001335 	.word	0x08001335
 8001278:	08001527 	.word	0x08001527
 800127c:	08001527 	.word	0x08001527
 8001280:	0800130b 	.word	0x0800130b
 8001284:	08001409 	.word	0x08001409
 8001288:	20000408 	.word	0x20000408
 800128c:	20000420 	.word	0x20000420
 8001290:	20000400 	.word	0x20000400
 8001294:	46020c00 	.word	0x46020c00
 8001298:	20000428 	.word	0x20000428
 800129c:	200000ac 	.word	0x200000ac
 80012a0:	0800c92c 	.word	0x0800c92c
 80012a4:	20000098 	.word	0x20000098
 80012a8:	20000208 	.word	0x20000208
 80012ac:	42021000 	.word	0x42021000
 80012b0:	42020c00 	.word	0x42020c00
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000004 	.word	0x20000004
 80012bc:	20000094 	.word	0x20000094
 80012c0:	20000338 	.word	0x20000338
 80012c4:	200001b0 	.word	0x200001b0
 80012c8:	20000001 	.word	0x20000001
			case TAG_WAIT_FOR_FIRST_DETECTION:
				tag_status = process_first_tag_information(tag);
 80012cc:	4ba7      	ldr	r3, [pc, #668]	@ (800156c <main+0x5f4>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fbdb 	bl	8000a8c <process_first_tag_information>
 80012d6:	4603      	mov	r3, r0
 80012d8:	461a      	mov	r2, r3
 80012da:	4ba5      	ldr	r3, [pc, #660]	@ (8001570 <main+0x5f8>)
 80012dc:	701a      	strb	r2, [r3, #0]
//				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
//				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data, running_device, RATE_6M8) == 1){
//					Error_Handler();
//				}
//			}
				if (tag_status == TAG_WAIT_FOR_TIMESTAMPT_QUERY)
 80012de:	4ba4      	ldr	r3, [pc, #656]	@ (8001570 <main+0x5f8>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b0b      	cmp	r3, #11
 80012e4:	d103      	bne.n	80012ee <main+0x376>
					query_ticks = HAL_GetTick();
 80012e6:	f003 f8c3 	bl	8004470 <HAL_GetTick>
 80012ea:	f8c7 06c4 	str.w	r0, [r7, #1732]	@ 0x6c4

				if ((tag_status != TAG_WAIT_FOR_TIMESTAMPT_QUERY)
 80012ee:	4ba0      	ldr	r3, [pc, #640]	@ (8001570 <main+0x5f8>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b0b      	cmp	r3, #11
 80012f4:	f000 81c0 	beq.w	8001678 <main+0x700>
						&& (tag_status != TAG_WAIT_SEND_TX)) {
 80012f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001570 <main+0x5f8>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b0e      	cmp	r3, #14
 80012fe:	f000 81bb 	beq.w	8001678 <main+0x700>
					tag_status = TAG_SLEEP;
 8001302:	4b9b      	ldr	r3, [pc, #620]	@ (8001570 <main+0x5f8>)
 8001304:	2208      	movs	r2, #8
 8001306:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001308:	e1b6      	b.n	8001678 <main+0x700>

			case TAG_WAIT_SEND_TX:
				HAL_Delay(1); // TODO implementar lectura de flag por transmision del mdulo (si es sque existe)
 800130a:	2001      	movs	r0, #1
 800130c:	f003 f8bc 	bl	8004488 <HAL_Delay>
				tag_status = process_second(tag);
 8001310:	4b96      	ldr	r3, [pc, #600]	@ (800156c <main+0x5f4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fc81 	bl	8000c1c <process_second>
 800131a:	4603      	mov	r3, r0
 800131c:	461a      	mov	r2, r3
 800131e:	4b94      	ldr	r3, [pc, #592]	@ (8001570 <main+0x5f8>)
 8001320:	701a      	strb	r2, [r3, #0]
				if (tag_status == TAG_SLEEP)
 8001322:	4b93      	ldr	r3, [pc, #588]	@ (8001570 <main+0x5f8>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b08      	cmp	r3, #8
 8001328:	f040 81a8 	bne.w	800167c <main+0x704>
					tag_status = TAG_SLEEP_RECIVED;
 800132c:	4b90      	ldr	r3, [pc, #576]	@ (8001570 <main+0x5f8>)
 800132e:	220f      	movs	r2, #15
 8001330:	701a      	strb	r2, [r3, #0]
				break;
 8001332:	e1a3      	b.n	800167c <main+0x704>

			case TAG_WAIT_FOR_TIMESTAMPT_QUERY:

				tag_status = process_queried_tag_information(tag);
 8001334:	4b8d      	ldr	r3, [pc, #564]	@ (800156c <main+0x5f4>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fcb7 	bl	8000cac <process_queried_tag_information>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b8b      	ldr	r3, [pc, #556]	@ (8001570 <main+0x5f8>)
 8001344:	701a      	strb	r2, [r3, #0]

				if (tag_status == TAG_TX_SUCCESS) {
 8001346:	4b8a      	ldr	r3, [pc, #552]	@ (8001570 <main+0x5f8>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b0c      	cmp	r3, #12
 800134c:	d111      	bne.n	8001372 <main+0x3fa>
					if (tag->command == TAG_TIMESTAMP_QUERY)
 800134e:	4b87      	ldr	r3, [pc, #540]	@ (800156c <main+0x5f4>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	7c1b      	ldrb	r3, [r3, #16]
 8001354:	2b11      	cmp	r3, #17
 8001356:	d103      	bne.n	8001360 <main+0x3e8>
						tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 8001358:	4b85      	ldr	r3, [pc, #532]	@ (8001570 <main+0x5f8>)
 800135a:	220b      	movs	r2, #11
 800135c:	701a      	strb	r2, [r3, #0]
 800135e:	e03f      	b.n	80013e0 <main+0x468>
					else if (tag->command == TAG_SET_SLEEP_MODE) {
 8001360:	4b82      	ldr	r3, [pc, #520]	@ (800156c <main+0x5f4>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	7c1b      	ldrb	r3, [r3, #16]
 8001366:	2b12      	cmp	r3, #18
 8001368:	d13a      	bne.n	80013e0 <main+0x468>
						tag_status = TAG_SLEEP_RECIVED;
 800136a:	4b81      	ldr	r3, [pc, #516]	@ (8001570 <main+0x5f8>)
 800136c:	220f      	movs	r2, #15
 800136e:	701a      	strb	r2, [r3, #0]
 8001370:	e036      	b.n	80013e0 <main+0x468>
					}
				} else if (tag_status == TAG_RX_COMMAND_ERROR) {
 8001372:	4b7f      	ldr	r3, [pc, #508]	@ (8001570 <main+0x5f8>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b06      	cmp	r3, #6
 8001378:	d12b      	bne.n	80013d2 <main+0x45a>
					HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);
 800137a:	4b7e      	ldr	r3, [pc, #504]	@ (8001574 <main+0x5fc>)
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	4a7d      	ldr	r2, [pc, #500]	@ (8001574 <main+0x5fc>)
 8001380:	8a11      	ldrh	r1, [r2, #16]
 8001382:	2200      	movs	r2, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f004 fb27 	bl	80059d8 <HAL_GPIO_WritePin>
					HAL_Delay(1);
 800138a:	2001      	movs	r0, #1
 800138c:	f003 f87c 	bl	8004488 <HAL_Delay>
					HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8001390:	4b78      	ldr	r3, [pc, #480]	@ (8001574 <main+0x5fc>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	4a77      	ldr	r2, [pc, #476]	@ (8001574 <main+0x5fc>)
 8001396:	8a11      	ldrh	r1, [r2, #16]
 8001398:	2201      	movs	r2, #1
 800139a:	4618      	mov	r0, r3
 800139c:	f004 fb1c 	bl	80059d8 <HAL_GPIO_WritePin>
					if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 80013a0:	4b75      	ldr	r3, [pc, #468]	@ (8001578 <main+0x600>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 80013a8:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 80013ac:	2100      	movs	r1, #0
 80013ae:	9100      	str	r1, [sp, #0]
 80013b0:	4972      	ldr	r1, [pc, #456]	@ (800157c <main+0x604>)
 80013b2:	f001 f999 	bl	80026e8 <tag_init>
 80013b6:	4603      	mov	r3, r0
							&dwt_local_data, running_device, RATE_6M8) == 1)
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	bf0c      	ite	eq
 80013bc:	2301      	moveq	r3, #1
 80013be:	2300      	movne	r3, #0
 80013c0:	b2db      	uxtb	r3, r3
					if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <main+0x452>
						Error_Handler();
 80013c6:	f000 fce5 	bl	8001d94 <Error_Handler>
					tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 80013ca:	4b69      	ldr	r3, [pc, #420]	@ (8001570 <main+0x5f8>)
 80013cc:	220a      	movs	r2, #10
 80013ce:	701a      	strb	r2, [r3, #0]
 80013d0:	e006      	b.n	80013e0 <main+0x468>
				}

				else if (tag_status != TAG_SLEEP)
 80013d2:	4b67      	ldr	r3, [pc, #412]	@ (8001570 <main+0x5f8>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d002      	beq.n	80013e0 <main+0x468>
					tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 80013da:	4b65      	ldr	r3, [pc, #404]	@ (8001570 <main+0x5f8>)
 80013dc:	220b      	movs	r2, #11
 80013de:	701a      	strb	r2, [r3, #0]

				if (HAL_GetTick() - query_ticks > query_timeout)
 80013e0:	f003 f846 	bl	8004470 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	f8d7 36c4 	ldr.w	r3, [r7, #1732]	@ 0x6c4
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	f8d7 26bc 	ldr.w	r2, [r7, #1724]	@ 0x6bc
 80013f0:	429a      	cmp	r2, r3
 80013f2:	bf34      	ite	cc
 80013f4:	2301      	movcc	r3, #1
 80013f6:	2300      	movcs	r3, #0
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	f000 8140 	beq.w	8001680 <main+0x708>
					tag_status = TAG_SLEEP;
 8001400:	4b5b      	ldr	r3, [pc, #364]	@ (8001570 <main+0x5f8>)
 8001402:	2208      	movs	r2, #8
 8001404:	701a      	strb	r2, [r3, #0]
				break;
 8001406:	e13b      	b.n	8001680 <main+0x708>

			case TAG_SLEEP_RECIVED:
				Counter_INT_Led3 = 15;
 8001408:	4b5d      	ldr	r3, [pc, #372]	@ (8001580 <main+0x608>)
 800140a:	220f      	movs	r2, #15
 800140c:	701a      	strb	r2, [r3, #0]
				pins.on(VddLed);
 800140e:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 8001412:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001416:	e893 0006 	ldmia.w	r3, {r1, r2}
 800141a:	485a      	ldr	r0, [pc, #360]	@ (8001584 <main+0x60c>)
 800141c:	f7fe ffa4 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>

				if (tag->Voltaje_Bat <= 0xA222)
 8001420:	4b52      	ldr	r3, [pc, #328]	@ (800156c <main+0x5f4>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	8a5b      	ldrh	r3, [r3, #18]
 8001426:	f24a 2222 	movw	r2, #41506	@ 0xa222
 800142a:	4293      	cmp	r3, r2
 800142c:	d80a      	bhi.n	8001444 <main+0x4cc>
					pcb_led.set_and_send_led_color(led, 1, 15, Color::RED);
 800142e:	f107 0108 	add.w	r1, r7, #8
 8001432:	f107 0010 	add.w	r0, r7, #16
 8001436:	2300      	movs	r3, #0
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	230f      	movs	r3, #15
 800143c:	2201      	movs	r2, #1
 800143e:	f7ff f822 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001442:	e022      	b.n	800148a <main+0x512>
				else if ((0xA222 < tag->Voltaje_Bat)
 8001444:	4b49      	ldr	r3, [pc, #292]	@ (800156c <main+0x5f4>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	8a5b      	ldrh	r3, [r3, #18]
 800144a:	f24a 2222 	movw	r2, #41506	@ 0xa222
 800144e:	4293      	cmp	r3, r2
 8001450:	d911      	bls.n	8001476 <main+0x4fe>
						&& (tag->Voltaje_Bat <= 0xAAAA))
 8001452:	4b46      	ldr	r3, [pc, #280]	@ (800156c <main+0x5f4>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	8a5b      	ldrh	r3, [r3, #18]
 8001458:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800145c:	4293      	cmp	r3, r2
 800145e:	d80a      	bhi.n	8001476 <main+0x4fe>
					pcb_led.set_and_send_led_color(led, 1, 15, Color::YELLOW);
 8001460:	f107 0108 	add.w	r1, r7, #8
 8001464:	f107 0010 	add.w	r0, r7, #16
 8001468:	2301      	movs	r3, #1
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	230f      	movs	r3, #15
 800146e:	2201      	movs	r2, #1
 8001470:	f7ff f809 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001474:	e009      	b.n	800148a <main+0x512>
				else
					pcb_led.set_and_send_led_color(led, 1, 15, Color::GREEN);
 8001476:	f107 0108 	add.w	r1, r7, #8
 800147a:	f107 0010 	add.w	r0, r7, #16
 800147e:	2302      	movs	r3, #2
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	230f      	movs	r3, #15
 8001484:	2201      	movs	r2, #1
 8001486:	f7fe fffe 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>

				pins.off(VddLed);
 800148a:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 800148e:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001492:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001496:	483b      	ldr	r0, [pc, #236]	@ (8001584 <main+0x60c>)
 8001498:	f7fe ff77 	bl	800038a <_ZN11GpioHandler3offE4Gpio>

				tag->readings = 0;
 800149c:	4b33      	ldr	r3, [pc, #204]	@ (800156c <main+0x5f4>)
 800149e:	6819      	ldr	r1, [r3, #0]
 80014a0:	f04f 0200 	mov.w	r2, #0
 80014a4:	f04f 0300 	mov.w	r3, #0
 80014a8:	e9c1 2302 	strd	r2, r3, [r1, #8]

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 80014ac:	4b31      	ldr	r3, [pc, #196]	@ (8001574 <main+0x5fc>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	4a30      	ldr	r2, [pc, #192]	@ (8001574 <main+0x5fc>)
 80014b2:	8a11      	ldrh	r1, [r2, #16]
 80014b4:	2200      	movs	r2, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f004 fa8e 	bl	80059d8 <HAL_GPIO_WritePin>

				HAL_LPTIM_TimeOut_Start_IT(&hlptim1, (LSI_CLOCK / CLK_DIVIDER) * 15);
 80014bc:	f640 61a6 	movw	r1, #3750	@ 0xea6
 80014c0:	4831      	ldr	r0, [pc, #196]	@ (8001588 <main+0x610>)
 80014c2:	f005 f977 	bl	80067b4 <HAL_LPTIM_TimeOut_Start_IT>

				// Entra en modo STOP
				HAL_SuspendTick();
 80014c6:	f003 f803 	bl	80044d0 <HAL_SuspendTick>
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,
 80014ca:	2101      	movs	r1, #1
 80014cc:	2000      	movs	r0, #0
 80014ce:	f005 fc3d 	bl	8006d4c <HAL_PWR_EnterSTOPMode>
				PWR_SLEEPENTRY_WFI);
				HAL_ResumeTick();
 80014d2:	f003 f80d 	bl	80044f0 <HAL_ResumeTick>

				SystemClock_Config();
 80014d6:	f000 f8e5 	bl	80016a4 <_Z18SystemClock_Configv>

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 80014da:	4b26      	ldr	r3, [pc, #152]	@ (8001574 <main+0x5fc>)
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	4a25      	ldr	r2, [pc, #148]	@ (8001574 <main+0x5fc>)
 80014e0:	8a11      	ldrh	r1, [r2, #16]
 80014e2:	2201      	movs	r2, #1
 80014e4:	4618      	mov	r0, r3
 80014e6:	f004 fa77 	bl	80059d8 <HAL_GPIO_WritePin>
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 80014ea:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <main+0x600>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 80014f2:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 80014f6:	2100      	movs	r1, #0
 80014f8:	9100      	str	r1, [sp, #0]
 80014fa:	4920      	ldr	r1, [pc, #128]	@ (800157c <main+0x604>)
 80014fc:	f001 f8f4 	bl	80026e8 <tag_init>
 8001500:	4603      	mov	r3, r0
						&dwt_local_data, running_device, RATE_6M8) == 1)
 8001502:	2b01      	cmp	r3, #1
 8001504:	bf0c      	ite	eq
 8001506:	2301      	moveq	r3, #1
 8001508:	2300      	movne	r3, #0
 800150a:	b2db      	uxtb	r3, r3
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <main+0x59c>
					Error_Handler();
 8001510:	f000 fc40 	bl	8001d94 <Error_Handler>
				tag->sniffer_state = MASTER_ONE_DETECTION;
 8001514:	4b15      	ldr	r3, [pc, #84]	@ (800156c <main+0x5f4>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2020 	strb.w	r2, [r3, #32]
				tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 800151e:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <main+0x5f8>)
 8001520:	220a      	movs	r2, #10
 8001522:	701a      	strb	r2, [r3, #0]
				break;
 8001524:	e0ad      	b.n	8001682 <main+0x70a>

			default:
				if ((Counter_INT_Led3) > 14) {
 8001526:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <main+0x608>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b0e      	cmp	r3, #14
 800152c:	d95a      	bls.n	80015e4 <main+0x66c>
					Counter_INT_Led3 = 0;
 800152e:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <main+0x608>)
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]

					pins.on(VddLed);
 8001534:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 8001538:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 800153c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001540:	4810      	ldr	r0, [pc, #64]	@ (8001584 <main+0x60c>)
 8001542:	f7fe ff11 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
					if (tag->Voltaje_Bat <= 0xA222)
 8001546:	4b09      	ldr	r3, [pc, #36]	@ (800156c <main+0x5f4>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	8a5b      	ldrh	r3, [r3, #18]
 800154c:	f24a 2222 	movw	r2, #41506	@ 0xa222
 8001550:	4293      	cmp	r3, r2
 8001552:	d81b      	bhi.n	800158c <main+0x614>
						pcb_led.set_and_send_led_color(led, 1, 15, Color::RED);
 8001554:	f107 0108 	add.w	r1, r7, #8
 8001558:	f107 0010 	add.w	r0, r7, #16
 800155c:	2300      	movs	r3, #0
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	230f      	movs	r3, #15
 8001562:	2201      	movs	r2, #1
 8001564:	f7fe ff8f 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001568:	e033      	b.n	80015d2 <main+0x65a>
 800156a:	bf00      	nop
 800156c:	20000094 	.word	0x20000094
 8001570:	200001b0 	.word	0x200001b0
 8001574:	20000098 	.word	0x20000098
 8001578:	20000000 	.word	0x20000000
 800157c:	20000004 	.word	0x20000004
 8001580:	200003fc 	.word	0x200003fc
 8001584:	20000420 	.word	0x20000420
 8001588:	20000298 	.word	0x20000298
					else if ((0xA222 < tag->Voltaje_Bat)
 800158c:	4b3d      	ldr	r3, [pc, #244]	@ (8001684 <main+0x70c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	8a5b      	ldrh	r3, [r3, #18]
 8001592:	f24a 2222 	movw	r2, #41506	@ 0xa222
 8001596:	4293      	cmp	r3, r2
 8001598:	d911      	bls.n	80015be <main+0x646>
							&& (tag->Voltaje_Bat <= 0xAAAA))
 800159a:	4b3a      	ldr	r3, [pc, #232]	@ (8001684 <main+0x70c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	8a5b      	ldrh	r3, [r3, #18]
 80015a0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d80a      	bhi.n	80015be <main+0x646>
						pcb_led.set_and_send_led_color(led, 1, 15,
 80015a8:	f107 0108 	add.w	r1, r7, #8
 80015ac:	f107 0010 	add.w	r0, r7, #16
 80015b0:	2301      	movs	r3, #1
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	230f      	movs	r3, #15
 80015b6:	2201      	movs	r2, #1
 80015b8:	f7fe ff65 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 80015bc:	e009      	b.n	80015d2 <main+0x65a>
								Color::YELLOW);
					else
						pcb_led.set_and_send_led_color(led, 1, 15,
 80015be:	f107 0108 	add.w	r1, r7, #8
 80015c2:	f107 0010 	add.w	r0, r7, #16
 80015c6:	2302      	movs	r3, #2
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	230f      	movs	r3, #15
 80015cc:	2201      	movs	r2, #1
 80015ce:	f7fe ff5a 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
								Color::GREEN);

					pins.off(VddLed);
 80015d2:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 80015d6:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 80015da:	e893 0006 	ldmia.w	r3, {r1, r2}
 80015de:	482a      	ldr	r0, [pc, #168]	@ (8001688 <main+0x710>)
 80015e0:	f7fe fed3 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
				}

				tag->readings = 0;
 80015e4:	4b27      	ldr	r3, [pc, #156]	@ (8001684 <main+0x70c>)
 80015e6:	6819      	ldr	r1, [r3, #0]
 80015e8:	f04f 0200 	mov.w	r2, #0
 80015ec:	f04f 0300 	mov.w	r3, #0
 80015f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
				Counter_INT_Led3++;
 80015f4:	4b25      	ldr	r3, [pc, #148]	@ (800168c <main+0x714>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	3301      	adds	r3, #1
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	4b23      	ldr	r3, [pc, #140]	@ (800168c <main+0x714>)
 80015fe:	701a      	strb	r2, [r3, #0]

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8001600:	4b23      	ldr	r3, [pc, #140]	@ (8001690 <main+0x718>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	4a22      	ldr	r2, [pc, #136]	@ (8001690 <main+0x718>)
 8001606:	8a11      	ldrh	r1, [r2, #16]
 8001608:	2200      	movs	r2, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f004 f9e4 	bl	80059d8 <HAL_GPIO_WritePin>

				HAL_LPTIM_TimeOut_Start_IT(&hlptim1, (LSI_CLOCK / CLK_DIVIDER) * 1);
 8001610:	21fa      	movs	r1, #250	@ 0xfa
 8001612:	4820      	ldr	r0, [pc, #128]	@ (8001694 <main+0x71c>)
 8001614:	f005 f8ce 	bl	80067b4 <HAL_LPTIM_TimeOut_Start_IT>

				// Entra en modo STOP
				HAL_SuspendTick();
 8001618:	f002 ff5a 	bl	80044d0 <HAL_SuspendTick>
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,
 800161c:	2101      	movs	r1, #1
 800161e:	2000      	movs	r0, #0
 8001620:	f005 fb94 	bl	8006d4c <HAL_PWR_EnterSTOPMode>
				PWR_SLEEPENTRY_WFI);
				HAL_ResumeTick();
 8001624:	f002 ff64 	bl	80044f0 <HAL_ResumeTick>

				SystemClock_Config();
 8001628:	f000 f83c 	bl	80016a4 <_Z18SystemClock_Configv>

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <main+0x718>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	4a17      	ldr	r2, [pc, #92]	@ (8001690 <main+0x718>)
 8001632:	8a11      	ldrh	r1, [r2, #16]
 8001634:	2201      	movs	r2, #1
 8001636:	4618      	mov	r0, r3
 8001638:	f004 f9ce 	bl	80059d8 <HAL_GPIO_WritePin>
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800163c:	4b16      	ldr	r3, [pc, #88]	@ (8001698 <main+0x720>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8001644:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001648:	2100      	movs	r1, #0
 800164a:	9100      	str	r1, [sp, #0]
 800164c:	4913      	ldr	r1, [pc, #76]	@ (800169c <main+0x724>)
 800164e:	f001 f84b 	bl	80026e8 <tag_init>
 8001652:	4603      	mov	r3, r0
						&dwt_local_data, running_device, RATE_6M8) == 1)
 8001654:	2b01      	cmp	r3, #1
 8001656:	bf0c      	ite	eq
 8001658:	2301      	moveq	r3, #1
 800165a:	2300      	movne	r3, #0
 800165c:	b2db      	uxtb	r3, r3
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <main+0x6ee>
					Error_Handler();
 8001662:	f000 fb97 	bl	8001d94 <Error_Handler>
				tag->sniffer_state = MASTER_ONE_DETECTION;
 8001666:	4b07      	ldr	r3, [pc, #28]	@ (8001684 <main+0x70c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2200      	movs	r2, #0
 800166c:	f883 2020 	strb.w	r2, [r3, #32]
				tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8001670:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <main+0x728>)
 8001672:	220a      	movs	r2, #10
 8001674:	701a      	strb	r2, [r3, #0]
				break;
 8001676:	e004      	b.n	8001682 <main+0x70a>
				break;
 8001678:	bf00      	nop
 800167a:	e586      	b.n	800118a <main+0x212>
				break;
 800167c:	bf00      	nop
 800167e:	e584      	b.n	800118a <main+0x212>
				break;
 8001680:	bf00      	nop
		if (Power_Good == false) {
 8001682:	e582      	b.n	800118a <main+0x212>
 8001684:	20000094 	.word	0x20000094
 8001688:	20000420 	.word	0x20000420
 800168c:	200003fc 	.word	0x200003fc
 8001690:	20000098 	.word	0x20000098
 8001694:	20000298 	.word	0x20000298
 8001698:	20000000 	.word	0x20000000
 800169c:	20000004 	.word	0x20000004
 80016a0:	200001b0 	.word	0x200001b0

080016a4 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b09e      	sub	sp, #120	@ 0x78
 80016a8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80016aa:	f107 0318 	add.w	r3, r7, #24
 80016ae:	2260      	movs	r2, #96	@ 0x60
 80016b0:	2100      	movs	r1, #0
 80016b2:	4618      	mov	r0, r3
 80016b4:	f00a fb67 	bl	800bd86 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80016b8:	463b      	mov	r3, r7
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
 80016c4:	611a      	str	r2, [r3, #16]
 80016c6:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80016c8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80016cc:	f005 fb6c 	bl	8006da8 <HAL_PWREx_ControlVoltageScaling>
 80016d0:	4603      	mov	r3, r0
			!= HAL_OK) {
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	bf14      	ite	ne
 80016d6:	2301      	movne	r3, #1
 80016d8:	2300      	moveq	r3, #0
 80016da:	b2db      	uxtb	r3, r3
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <_Z18SystemClock_Configv+0x40>
		Error_Handler();
 80016e0:	f000 fb58 	bl	8001d94 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 80016e4:	2318      	movs	r3, #24
 80016e6:	61bb      	str	r3, [r7, #24]
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80016e8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80016ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016ee:	2301      	movs	r3, #1
 80016f0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80016f2:	2310      	movs	r3, #16
 80016f4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80016fa:	2300      	movs	r3, #0
 80016fc:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fe:	2302      	movs	r3, #2
 8001700:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001702:	2301      	movs	r3, #1
 8001704:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8001706:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800170a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLM = 3;
 800170c:	2303      	movs	r3, #3
 800170e:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLN = 8;
 8001710:	2308      	movs	r3, #8
 8001712:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001714:	2302      	movs	r3, #2
 8001716:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001718:	2302      	movs	r3, #2
 800171a:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLR = 1;
 800171c:	2301      	movs	r3, #1
 800171e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001720:	230c      	movs	r3, #12
 8001722:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	677b      	str	r3, [r7, #116]	@ 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001728:	f107 0318 	add.w	r3, r7, #24
 800172c:	4618      	mov	r0, r3
 800172e:	f005 fcbf 	bl	80070b0 <HAL_RCC_OscConfig>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	bf14      	ite	ne
 8001738:	2301      	movne	r3, #1
 800173a:	2300      	moveq	r3, #0
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <_Z18SystemClock_Configv+0xa2>
		Error_Handler();
 8001742:	f000 fb27 	bl	8001d94 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001746:	231f      	movs	r3, #31
 8001748:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800174a:	2303      	movs	r3, #3
 800174c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 800174e:	2309      	movs	r3, #9
 8001750:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001752:	2340      	movs	r3, #64	@ 0x40
 8001754:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800175e:	463b      	mov	r3, r7
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f006 fb80 	bl	8007e68 <HAL_RCC_ClockConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	bf14      	ite	ne
 800176e:	2301      	movne	r3, #1
 8001770:	2300      	moveq	r3, #0
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <_Z18SystemClock_Configv+0xd8>
		Error_Handler();
 8001778:	f000 fb0c 	bl	8001d94 <Error_Handler>
	}
}
 800177c:	bf00      	nop
 800177e:	3778      	adds	r7, #120	@ 0x78
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <_ZL13MX_FLASH_Initv>:
/**
 * @brief FLASH Initialization Function
 * @param None
 * @retval None
 */
static void MX_FLASH_Init(void) {
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	/* USER CODE END FLASH_Init 0 */

	/* USER CODE BEGIN FLASH_Init 1 */

	/* USER CODE END FLASH_Init 1 */
	if (HAL_FLASH_Unlock() != HAL_OK) {
 8001788:	f003 ff12 	bl	80055b0 <HAL_FLASH_Unlock>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	bf14      	ite	ne
 8001792:	2301      	movne	r3, #1
 8001794:	2300      	moveq	r3, #0
 8001796:	b2db      	uxtb	r3, r3
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <_ZL13MX_FLASH_Initv+0x1c>
		Error_Handler();
 800179c:	f000 fafa 	bl	8001d94 <Error_Handler>
	}
	if (HAL_FLASH_Lock() != HAL_OK) {
 80017a0:	f003 ff28 	bl	80055f4 <HAL_FLASH_Lock>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	bf14      	ite	ne
 80017aa:	2301      	movne	r3, #1
 80017ac:	2300      	moveq	r3, #0
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <_ZL13MX_FLASH_Initv+0x34>
		Error_Handler();
 80017b4:	f000 faee 	bl	8001d94 <Error_Handler>
	}
	/* USER CODE BEGIN FLASH_Init 2 */

	/* USER CODE END FLASH_Init 2 */

}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <_ZL14MX_GPDMA1_Initv>:
/**
 * @brief GPDMA1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPDMA1_Init(void) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN GPDMA1_Init 0 */

	/* USER CODE END GPDMA1_Init 0 */

	/* Peripheral clock enable */
	__HAL_RCC_GPDMA1_CLK_ENABLE();
 80017c2:	4b0d      	ldr	r3, [pc, #52]	@ (80017f8 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80017c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017c8:	4a0b      	ldr	r2, [pc, #44]	@ (80017f8 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80017d2:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80017d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	687b      	ldr	r3, [r7, #4]

	/* GPDMA1 interrupt Init */
	HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 0, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2100      	movs	r1, #0
 80017e4:	201f      	movs	r0, #31
 80017e6:	f002 ff4b 	bl	8004680 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 80017ea:	201f      	movs	r0, #31
 80017ec:	f002 ff62 	bl	80046b4 <HAL_NVIC_EnableIRQ>
	/* USER CODE END GPDMA1_Init 1 */
	/* USER CODE BEGIN GPDMA1_Init 2 */

	/* USER CODE END GPDMA1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	46020c00 	.word	0x46020c00

080017fc <_ZL12MX_I2C1_Initv>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001800:	4b22      	ldr	r3, [pc, #136]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001802:	4a23      	ldr	r2, [pc, #140]	@ (8001890 <_ZL12MX_I2C1_Initv+0x94>)
 8001804:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00303D5B;
 8001806:	4b21      	ldr	r3, [pc, #132]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001808:	4a22      	ldr	r2, [pc, #136]	@ (8001894 <_ZL12MX_I2C1_Initv+0x98>)
 800180a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800180c:	4b1f      	ldr	r3, [pc, #124]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001812:	4b1e      	ldr	r3, [pc, #120]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001814:	2201      	movs	r2, #1
 8001816:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001818:	4b1c      	ldr	r3, [pc, #112]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 800181a:	2200      	movs	r2, #0
 800181c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800181e:	4b1b      	ldr	r3, [pc, #108]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001820:	2200      	movs	r2, #0
 8001822:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001824:	4b19      	ldr	r3, [pc, #100]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001826:	2200      	movs	r2, #0
 8001828:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800182a:	4b18      	ldr	r3, [pc, #96]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 800182c:	2200      	movs	r2, #0
 800182e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001830:	4b16      	ldr	r3, [pc, #88]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001832:	2200      	movs	r2, #0
 8001834:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001836:	4815      	ldr	r0, [pc, #84]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001838:	f004 f90c 	bl	8005a54 <HAL_I2C_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	bf14      	ite	ne
 8001842:	2301      	movne	r3, #1
 8001844:	2300      	moveq	r3, #0
 8001846:	b2db      	uxtb	r3, r3
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <_ZL12MX_I2C1_Initv+0x54>
		Error_Handler();
 800184c:	f000 faa2 	bl	8001d94 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001850:	2100      	movs	r1, #0
 8001852:	480e      	ldr	r0, [pc, #56]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001854:	f004 fe16 	bl	8006484 <HAL_I2CEx_ConfigAnalogFilter>
 8001858:	4603      	mov	r3, r0
			!= HAL_OK) {
 800185a:	2b00      	cmp	r3, #0
 800185c:	bf14      	ite	ne
 800185e:	2301      	movne	r3, #1
 8001860:	2300      	moveq	r3, #0
 8001862:	b2db      	uxtb	r3, r3
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <_ZL12MX_I2C1_Initv+0x70>
		Error_Handler();
 8001868:	f000 fa94 	bl	8001d94 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800186c:	2100      	movs	r1, #0
 800186e:	4807      	ldr	r0, [pc, #28]	@ (800188c <_ZL12MX_I2C1_Initv+0x90>)
 8001870:	f004 fe53 	bl	800651a <HAL_I2CEx_ConfigDigitalFilter>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	bf14      	ite	ne
 800187a:	2301      	movne	r3, #1
 800187c:	2300      	moveq	r3, #0
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <_ZL12MX_I2C1_Initv+0x8c>
		Error_Handler();
 8001884:	f000 fa86 	bl	8001d94 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200001b4 	.word	0x200001b4
 8001890:	40005400 	.word	0x40005400
 8001894:	00303d5b 	.word	0x00303d5b

08001898 <_ZL14MX_LPTIM1_Initv>:
/**
 * @brief LPTIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPTIM1_Init(void) {
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
	/* USER CODE END LPTIM1_Init 0 */

	/* USER CODE BEGIN LPTIM1_Init 1 */

	/* USER CODE END LPTIM1_Init 1 */
	hlptim1.Instance = LPTIM1;
 800189c:	4b17      	ldr	r3, [pc, #92]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 800189e:	4a18      	ldr	r2, [pc, #96]	@ (8001900 <_ZL14MX_LPTIM1_Initv+0x68>)
 80018a0:	601a      	str	r2, [r3, #0]
	hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80018a2:	4b16      	ldr	r3, [pc, #88]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	605a      	str	r2, [r3, #4]
	hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 80018a8:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018aa:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 80018ae:	609a      	str	r2, [r3, #8]
	hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80018b0:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018b6:	615a      	str	r2, [r3, #20]
	hlptim1.Init.Period = 30000;
 80018b8:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018ba:	f247 5230 	movw	r2, #30000	@ 0x7530
 80018be:	621a      	str	r2, [r3, #32]
	hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80018c0:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	625a      	str	r2, [r3, #36]	@ 0x24
	hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80018c6:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	629a      	str	r2, [r3, #40]	@ 0x28
	hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80018cc:	4b0b      	ldr	r3, [pc, #44]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80018d2:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	631a      	str	r2, [r3, #48]	@ 0x30
	hlptim1.Init.RepetitionCounter = 0;
 80018d8:	4b08      	ldr	r3, [pc, #32]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018da:	2200      	movs	r2, #0
 80018dc:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_LPTIM_Init(&hlptim1) != HAL_OK) {
 80018de:	4807      	ldr	r0, [pc, #28]	@ (80018fc <_ZL14MX_LPTIM1_Initv+0x64>)
 80018e0:	f004 fe68 	bl	80065b4 <HAL_LPTIM_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	bf14      	ite	ne
 80018ea:	2301      	movne	r3, #1
 80018ec:	2300      	moveq	r3, #0
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <_ZL14MX_LPTIM1_Initv+0x60>
		Error_Handler();
 80018f4:	f000 fa4e 	bl	8001d94 <Error_Handler>
	}
	/* USER CODE BEGIN LPTIM1_Init 2 */

	/* USER CODE END LPTIM1_Init 2 */

}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000298 	.word	0x20000298
 8001900:	46004400 	.word	0x46004400

08001904 <_ZL14MX_LPTIM3_Initv>:
/**
 * @brief LPTIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPTIM3_Init(void) {
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	/* USER CODE END LPTIM3_Init 0 */

	/* USER CODE BEGIN LPTIM3_Init 1 */

	/* USER CODE END LPTIM3_Init 1 */
	hlptim3.Instance = LPTIM3;
 8001908:	4b17      	ldr	r3, [pc, #92]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 800190a:	4a18      	ldr	r2, [pc, #96]	@ (800196c <_ZL14MX_LPTIM3_Initv+0x68>)
 800190c:	601a      	str	r2, [r3, #0]
	hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800190e:	4b16      	ldr	r3, [pc, #88]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001910:	2200      	movs	r2, #0
 8001912:	605a      	str	r2, [r3, #4]
	hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8001914:	4b14      	ldr	r3, [pc, #80]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001916:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 800191a:	609a      	str	r2, [r3, #8]
	hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800191c:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 800191e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001922:	615a      	str	r2, [r3, #20]
	hlptim3.Init.Period = 30000;
 8001924:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001926:	f247 5230 	movw	r2, #30000	@ 0x7530
 800192a:	621a      	str	r2, [r3, #32]
	hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800192c:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 800192e:	2200      	movs	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	@ 0x24
	hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001932:	4b0d      	ldr	r3, [pc, #52]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001934:	2200      	movs	r2, #0
 8001936:	629a      	str	r2, [r3, #40]	@ 0x28
	hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001938:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 800193a:	2200      	movs	r2, #0
 800193c:	62da      	str	r2, [r3, #44]	@ 0x2c
	hlptim3.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800193e:	4b0a      	ldr	r3, [pc, #40]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001940:	2200      	movs	r2, #0
 8001942:	631a      	str	r2, [r3, #48]	@ 0x30
	hlptim3.Init.RepetitionCounter = 0;
 8001944:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001946:	2200      	movs	r2, #0
 8001948:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_LPTIM_Init(&hlptim3) != HAL_OK) {
 800194a:	4807      	ldr	r0, [pc, #28]	@ (8001968 <_ZL14MX_LPTIM3_Initv+0x64>)
 800194c:	f004 fe32 	bl	80065b4 <HAL_LPTIM_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	bf14      	ite	ne
 8001956:	2301      	movne	r3, #1
 8001958:	2300      	moveq	r3, #0
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <_ZL14MX_LPTIM3_Initv+0x60>
		Error_Handler();
 8001960:	f000 fa18 	bl	8001d94 <Error_Handler>
	}
	/* USER CODE BEGIN LPTIM3_Init 2 */

	/* USER CODE END LPTIM3_Init 2 */

}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	200002e8 	.word	0x200002e8
 800196c:	46004800 	.word	0x46004800

08001970 <_ZL12MX_SPI2_Initv>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 0 */

	/* USER CODE END SPI2_Init 0 */

	SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001980:	4b35      	ldr	r3, [pc, #212]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001982:	4a36      	ldr	r2, [pc, #216]	@ (8001a5c <_ZL12MX_SPI2_Initv+0xec>)
 8001984:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001986:	4b34      	ldr	r3, [pc, #208]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001988:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800198c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800198e:	4b32      	ldr	r3, [pc, #200]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001994:	4b30      	ldr	r3, [pc, #192]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001996:	2207      	movs	r2, #7
 8001998:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800199a:	4b2f      	ldr	r3, [pc, #188]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80019a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019a8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80019ac:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019b4:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ba:	4b27      	ldr	r3, [pc, #156]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019bc:	2200      	movs	r2, #0
 80019be:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019c0:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x7;
 80019c6:	4b24      	ldr	r3, [pc, #144]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019c8:	2207      	movs	r2, #7
 80019ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019cc:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019d2:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80019d4:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80019da:	4b1f      	ldr	r3, [pc, #124]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019dc:	2200      	movs	r2, #0
 80019de:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80019e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80019e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80019ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80019f2:	4b19      	ldr	r3, [pc, #100]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80019f8:	4b17      	ldr	r3, [pc, #92]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80019fe:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001a04:	4b14      	ldr	r3, [pc, #80]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001a0a:	4813      	ldr	r0, [pc, #76]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001a0c:	f007 fc12 	bl	8009234 <HAL_SPI_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	bf14      	ite	ne
 8001a16:	2301      	movne	r3, #1
 8001a18:	2300      	moveq	r3, #0
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <_ZL12MX_SPI2_Initv+0xb4>
		Error_Handler();
 8001a20:	f000 f9b8 	bl	8001d94 <Error_Handler>
	}
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	607b      	str	r3, [r7, #4]
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection =
 8001a28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001a2c:	60bb      	str	r3, [r7, #8]
	SPI_GRP1_GPDMA_CH0_TCF_TRG;
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity =
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
	SPI_TRIG_POLARITY_RISING;
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2,
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	4619      	mov	r1, r3
 8001a36:	4808      	ldr	r0, [pc, #32]	@ (8001a58 <_ZL12MX_SPI2_Initv+0xe8>)
 8001a38:	f008 f9ad 	bl	8009d96 <HAL_SPIEx_SetConfigAutonomousMode>
 8001a3c:	4603      	mov	r3, r0
			&HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK) {
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	bf14      	ite	ne
 8001a42:	2301      	movne	r3, #1
 8001a44:	2300      	moveq	r3, #0
 8001a46:	b2db      	uxtb	r3, r3
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2,
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <_ZL12MX_SPI2_Initv+0xe0>
		Error_Handler();
 8001a4c:	f000 f9a2 	bl	8001d94 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001a50:	bf00      	nop
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000208 	.word	0x20000208
 8001a5c:	40003800 	.word	0x40003800

08001a60 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08e      	sub	sp, #56	@ 0x38
 8001a64:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001a66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a74:	f107 031c 	add.w	r3, r7, #28
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001a80:	463b      	mov	r3, r7
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	611a      	str	r2, [r3, #16]
 8001a8e:	615a      	str	r2, [r3, #20]
 8001a90:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001a92:	4b39      	ldr	r3, [pc, #228]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001a94:	4a39      	ldr	r2, [pc, #228]	@ (8001b7c <_ZL12MX_TIM3_Initv+0x11c>)
 8001a96:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001a98:	4b37      	ldr	r3, [pc, #220]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9e:	4b36      	ldr	r3, [pc, #216]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 39;
 8001aa4:	4b34      	ldr	r3, [pc, #208]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001aa6:	2227      	movs	r2, #39	@ 0x27
 8001aa8:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aaa:	4b33      	ldr	r3, [pc, #204]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ab0:	4b31      	ldr	r3, [pc, #196]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001ab2:	2280      	movs	r2, #128	@ 0x80
 8001ab4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001ab6:	4830      	ldr	r0, [pc, #192]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001ab8:	f008 f9ae 	bl	8009e18 <HAL_TIM_Base_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	bf14      	ite	ne
 8001ac2:	2301      	movne	r3, #1
 8001ac4:	2300      	moveq	r3, #0
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <_ZL12MX_TIM3_Initv+0x70>
		Error_Handler();
 8001acc:	f000 f962 	bl	8001d94 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ad0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001ad6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ada:	4619      	mov	r1, r3
 8001adc:	4826      	ldr	r0, [pc, #152]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001ade:	f008 fef9 	bl	800a8d4 <HAL_TIM_ConfigClockSource>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	bf14      	ite	ne
 8001ae8:	2301      	movne	r3, #1
 8001aea:	2300      	moveq	r3, #0
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <_ZL12MX_TIM3_Initv+0x96>
		Error_Handler();
 8001af2:	f000 f94f 	bl	8001d94 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001af6:	4820      	ldr	r0, [pc, #128]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001af8:	f008 f9e5 	bl	8009ec6 <HAL_TIM_PWM_Init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	bf14      	ite	ne
 8001b02:	2301      	movne	r3, #1
 8001b04:	2300      	moveq	r3, #0
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <_ZL12MX_TIM3_Initv+0xb0>
		Error_Handler();
 8001b0c:	f000 f942 	bl	8001d94 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b14:	2300      	movs	r3, #0
 8001b16:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4816      	ldr	r0, [pc, #88]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001b20:	f009 fe78 	bl	800b814 <HAL_TIMEx_MasterConfigSynchronization>
 8001b24:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	bf14      	ite	ne
 8001b2a:	2301      	movne	r3, #1
 8001b2c:	2300      	moveq	r3, #0
 8001b2e:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <_ZL12MX_TIM3_Initv+0xd8>
		Error_Handler();
 8001b34:	f000 f92e 	bl	8001d94 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b38:	2360      	movs	r3, #96	@ 0x60
 8001b3a:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001b48:	463b      	mov	r3, r7
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	480a      	ldr	r0, [pc, #40]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001b50:	f008 fdac 	bl	800a6ac <HAL_TIM_PWM_ConfigChannel>
 8001b54:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	bf14      	ite	ne
 8001b5a:	2301      	movne	r3, #1
 8001b5c:	2300      	moveq	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <_ZL12MX_TIM3_Initv+0x108>
		Error_Handler();
 8001b64:	f000 f916 	bl	8001d94 <Error_Handler>
	}

	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001b68:	4803      	ldr	r0, [pc, #12]	@ (8001b78 <_ZL12MX_TIM3_Initv+0x118>)
 8001b6a:	f000 fb71 	bl	8002250 <HAL_TIM_MspPostInit>

}
 8001b6e:	bf00      	nop
 8001b70:	3738      	adds	r7, #56	@ 0x38
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000338 	.word	0x20000338
 8001b7c:	40000400 	.word	0x40000400

08001b80 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001b86:	f107 0314 	add.w	r3, r7, #20
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	609a      	str	r2, [r3, #8]
 8001b92:	60da      	str	r2, [r3, #12]
 8001b94:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001b96:	4b5b      	ldr	r3, [pc, #364]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b9c:	4a59      	ldr	r2, [pc, #356]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001b9e:	f043 0310 	orr.w	r3, r3, #16
 8001ba2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ba6:	4b57      	ldr	r3, [pc, #348]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bac:	f003 0310 	and.w	r3, r3, #16
 8001bb0:	613b      	str	r3, [r7, #16]
 8001bb2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb4:	4b53      	ldr	r3, [pc, #332]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bba:	4a52      	ldr	r2, [pc, #328]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001bbc:	f043 0301 	orr.w	r3, r3, #1
 8001bc0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001bc4:	4b4f      	ldr	r3, [pc, #316]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001bc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd2:	4b4c      	ldr	r3, [pc, #304]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bd8:	4a4a      	ldr	r2, [pc, #296]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001bda:	f043 0302 	orr.w	r3, r3, #2
 8001bde:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001be2:	4b48      	ldr	r3, [pc, #288]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	60bb      	str	r3, [r7, #8]
 8001bee:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001bf0:	4b44      	ldr	r3, [pc, #272]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bf6:	4a43      	ldr	r2, [pc, #268]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001bf8:	f043 0308 	orr.w	r3, r3, #8
 8001bfc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c00:	4b40      	ldr	r3, [pc, #256]	@ (8001d04 <_ZL12MX_GPIO_Initv+0x184>)
 8001c02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
//  __HAL_RCC_GPIOC_CLK_ENABLE();

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, LED_Pin | DW3000_RST_RCV_Pin | LED_C_Pin,
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f240 6104 	movw	r1, #1540	@ 0x604
 8001c14:	483c      	ldr	r0, [pc, #240]	@ (8001d08 <_ZL12MX_GPIO_Initv+0x188>)
 8001c16:	f003 fedf 	bl	80059d8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, CE_Pin | LP_Pin, GPIO_PIN_RESET);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	21a0      	movs	r1, #160	@ 0xa0
 8001c1e:	483b      	ldr	r0, [pc, #236]	@ (8001d0c <_ZL12MX_GPIO_Initv+0x18c>)
 8001c20:	f003 feda 	bl	80059d8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(MR_GPIO_Port, MR_Pin, GPIO_PIN_SET);
 8001c24:	2201      	movs	r2, #1
 8001c26:	2101      	movs	r1, #1
 8001c28:	4839      	ldr	r0, [pc, #228]	@ (8001d10 <_ZL12MX_GPIO_Initv+0x190>)
 8001c2a:	f003 fed5 	bl	80059d8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c34:	4837      	ldr	r0, [pc, #220]	@ (8001d14 <_ZL12MX_GPIO_Initv+0x194>)
 8001c36:	f003 fecf 	bl	80059d8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BAT_GPIO_Port, LED_BAT_Pin, GPIO_PIN_RESET);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2104      	movs	r1, #4
 8001c3e:	4835      	ldr	r0, [pc, #212]	@ (8001d14 <_ZL12MX_GPIO_Initv+0x194>)
 8001c40:	f003 feca 	bl	80059d8 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED_Pin DW3000_RST_RCV_Pin LED_C_Pin */
	GPIO_InitStruct.Pin = LED_Pin | DW3000_RST_RCV_Pin | LED_C_Pin;
 8001c44:	f240 6304 	movw	r3, #1540	@ 0x604
 8001c48:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c52:	2300      	movs	r3, #0
 8001c54:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	482a      	ldr	r0, [pc, #168]	@ (8001d08 <_ZL12MX_GPIO_Initv+0x188>)
 8001c5e:	f003 fce3 	bl	8005628 <HAL_GPIO_Init>

	/*Configure GPIO pins : CE_Pin LP_Pin */
	GPIO_InitStruct.Pin = CE_Pin | LP_Pin;
 8001c62:	23a0      	movs	r3, #160	@ 0xa0
 8001c64:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c66:	2301      	movs	r3, #1
 8001c68:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	4619      	mov	r1, r3
 8001c78:	4824      	ldr	r0, [pc, #144]	@ (8001d0c <_ZL12MX_GPIO_Initv+0x18c>)
 8001c7a:	f003 fcd5 	bl	8005628 <HAL_GPIO_Init>

	/*Configure GPIO pin : PG_Pin */
	GPIO_InitStruct.Pin = PG_Pin;
 8001c7e:	2340      	movs	r3, #64	@ 0x40
 8001c80:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c82:	4b25      	ldr	r3, [pc, #148]	@ (8001d18 <_ZL12MX_GPIO_Initv+0x198>)
 8001c84:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(PG_GPIO_Port, &GPIO_InitStruct);
 8001c8a:	f107 0314 	add.w	r3, r7, #20
 8001c8e:	4619      	mov	r1, r3
 8001c90:	481e      	ldr	r0, [pc, #120]	@ (8001d0c <_ZL12MX_GPIO_Initv+0x18c>)
 8001c92:	f003 fcc9 	bl	8005628 <HAL_GPIO_Init>

	/*Configure GPIO pin : MR_Pin */
	GPIO_InitStruct.Pin = MR_Pin;
 8001c96:	2301      	movs	r3, #1
 8001c98:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(MR_GPIO_Port, &GPIO_InitStruct);
 8001ca6:	f107 0314 	add.w	r3, r7, #20
 8001caa:	4619      	mov	r1, r3
 8001cac:	4818      	ldr	r0, [pc, #96]	@ (8001d10 <_ZL12MX_GPIO_Initv+0x190>)
 8001cae:	f003 fcbb 	bl	8005628 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI2_CS_Pin */
	GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001cb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cb6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4812      	ldr	r0, [pc, #72]	@ (8001d14 <_ZL12MX_GPIO_Initv+0x194>)
 8001ccc:	f003 fcac 	bl	8005628 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_BAT_Pin */
	GPIO_InitStruct.Pin = LED_BAT_Pin;
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_BAT_GPIO_Port, &GPIO_InitStruct);
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	480b      	ldr	r0, [pc, #44]	@ (8001d14 <_ZL12MX_GPIO_Initv+0x194>)
 8001ce8:	f003 fc9e 	bl	8005628 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001cec:	2200      	movs	r2, #0
 8001cee:	2100      	movs	r1, #0
 8001cf0:	2011      	movs	r0, #17
 8001cf2:	f002 fcc5 	bl	8004680 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8001cf6:	2011      	movs	r0, #17
 8001cf8:	f002 fcdc 	bl	80046b4 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001cfc:	bf00      	nop
 8001cfe:	3728      	adds	r7, #40	@ 0x28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	46020c00 	.word	0x46020c00
 8001d08:	42021000 	.word	0x42021000
 8001d0c:	42020000 	.word	0x42020000
 8001d10:	42020400 	.word	0x42020400
 8001d14:	42020c00 	.word	0x42020c00
 8001d18:	10310000 	.word	0x10310000

08001d1c <HAL_LPTIM_CompareMatchCallback>:

/* USER CODE BEGIN 4 */

// Funcin de callback para manejar la interrupcin
void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001d24:	4803      	ldr	r0, [pc, #12]	@ (8001d34 <HAL_LPTIM_CompareMatchCallback+0x18>)
 8001d26:	f004 fd97 	bl	8006858 <HAL_LPTIM_Counter_Stop_IT>

}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000298 	.word	0x20000298

08001d38 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
 8001d40:	2104      	movs	r1, #4
 8001d42:	4803      	ldr	r0, [pc, #12]	@ (8001d50 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8001d44:	f008 fb98 	bl	800a478 <HAL_TIM_PWM_Stop_DMA>
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000338 	.word	0x20000338

08001d54 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	80fb      	strh	r3, [r7, #6]
	Power_Good = 0;
 8001d5e:	4b04      	ldr	r3, [pc, #16]	@ (8001d70 <HAL_GPIO_EXTI_Falling_Callback+0x1c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	20000001 	.word	0x20000001

08001d74 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	80fb      	strh	r3, [r7, #6]
	Power_Good = 1;
 8001d7e:	4b04      	ldr	r3, [pc, #16]	@ (8001d90 <HAL_GPIO_EXTI_Rising_Callback+0x1c>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	20000001 	.word	0x20000001

08001d94 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d98:	b672      	cpsid	i
}
 8001d9a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <Error_Handler+0x8>

08001da0 <_ZN7Bq25155D1Ev>:


#endif /* INC_BQ25150_H_ */
HAL_StatusTypeDef I2C_write(uint8_t, uint8_t, uint8_t, I2C_HandleTypeDef*);

class Bq25155{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3320      	adds	r3, #32
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fa9f 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4618      	mov	r0, r3
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8001dbc:	b590      	push	{r4, r7, lr}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af04      	add	r7, sp, #16
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d12c      	bne.n	8001e26 <_Z41__static_initialization_and_destruction_0ii+0x6a>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d127      	bne.n	8001e26 <_Z41__static_initialization_and_destruction_0ii+0x6a>
Gpio NCE(CE_GPIO_Port, CE_Pin);
 8001dd6:	2220      	movs	r2, #32
 8001dd8:	491c      	ldr	r1, [pc, #112]	@ (8001e4c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001dda:	481d      	ldr	r0, [pc, #116]	@ (8001e50 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001ddc:	f7fe fa4c 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio NLP(LP_GPIO_Port, LP_Pin);
 8001de0:	2280      	movs	r2, #128	@ 0x80
 8001de2:	491a      	ldr	r1, [pc, #104]	@ (8001e4c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001de4:	481b      	ldr	r0, [pc, #108]	@ (8001e54 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001de6:	f7fe fa47 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio MR(MR_GPIO_Port, MR_Pin);
 8001dea:	2201      	movs	r2, #1
 8001dec:	491a      	ldr	r1, [pc, #104]	@ (8001e58 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001dee:	481b      	ldr	r0, [pc, #108]	@ (8001e5c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001df0:	f7fe fa42 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio PG(PG_GPIO_Port, PG_Pin);
 8001df4:	2240      	movs	r2, #64	@ 0x40
 8001df6:	4915      	ldr	r1, [pc, #84]	@ (8001e4c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001df8:	4819      	ldr	r0, [pc, #100]	@ (8001e60 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8001dfa:	f7fe fa3d 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
GpioHandler pins;
 8001dfe:	4819      	ldr	r0, [pc, #100]	@ (8001e64 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001e00:	f7fe fa66 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
Bq25155 battery_charger(MR, NLP, NCE, &hi2c1);
 8001e04:	4b13      	ldr	r3, [pc, #76]	@ (8001e54 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001e06:	4c15      	ldr	r4, [pc, #84]	@ (8001e5c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001e08:	4a17      	ldr	r2, [pc, #92]	@ (8001e68 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8001e0a:	9203      	str	r2, [sp, #12]
 8001e0c:	4910      	ldr	r1, [pc, #64]	@ (8001e50 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001e0e:	aa01      	add	r2, sp, #4
 8001e10:	c903      	ldmia	r1, {r0, r1}
 8001e12:	e882 0003 	stmia.w	r2, {r0, r1}
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	9200      	str	r2, [sp, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001e20:	4812      	ldr	r0, [pc, #72]	@ (8001e6c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001e22:	f7fe fc02 	bl	800062a <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10a      	bne.n	8001e42 <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d105      	bne.n	8001e42 <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001e36:	480d      	ldr	r0, [pc, #52]	@ (8001e6c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001e38:	f7ff ffb2 	bl	8001da0 <_ZN7Bq25155D1Ev>
GpioHandler pins;
 8001e3c:	4809      	ldr	r0, [pc, #36]	@ (8001e64 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001e3e:	f7fe fa57 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd90      	pop	{r4, r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	42020000 	.word	0x42020000
 8001e50:	20000400 	.word	0x20000400
 8001e54:	20000408 	.word	0x20000408
 8001e58:	42020400 	.word	0x42020400
 8001e5c:	20000410 	.word	0x20000410
 8001e60:	20000418 	.word	0x20000418
 8001e64:	20000420 	.word	0x20000420
 8001e68:	200001b4 	.word	0x200001b4
 8001e6c:	20000428 	.word	0x20000428

08001e70 <_GLOBAL__sub_I_tag>:
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001e78:	2001      	movs	r0, #1
 8001e7a:	f7ff ff9f 	bl	8001dbc <_Z41__static_initialization_and_destruction_0ii>
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <_GLOBAL__sub_D_tag>:
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001e88:	2000      	movs	r0, #0
 8001e8a:	f7ff ff97 	bl	8001dbc <_Z41__static_initialization_and_destruction_0ii>
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e96:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec0 <HAL_MspInit+0x30>)
 8001e98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e9c:	4a08      	ldr	r2, [pc, #32]	@ (8001ec0 <HAL_MspInit+0x30>)
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_MspInit+0x30>)
 8001ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	46020c00 	.word	0x46020c00

08001ec4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b0b8      	sub	sp, #224	@ 0xe0
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	22b8      	movs	r2, #184	@ 0xb8
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f009 ff4e 	bl	800bd86 <memset>
  if(hi2c->Instance==I2C1)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a26      	ldr	r2, [pc, #152]	@ (8001f88 <HAL_I2C_MspInit+0xc4>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d144      	bne.n	8001f7e <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ef4:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f00:	2300      	movs	r3, #0
 8001f02:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f006 fb41 	bl	8008590 <HAL_RCCEx_PeriphCLKConfig>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001f14:	f7ff ff3e 	bl	8001d94 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f18:	4b1c      	ldr	r3, [pc, #112]	@ (8001f8c <HAL_I2C_MspInit+0xc8>)
 8001f1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8001f8c <HAL_I2C_MspInit+0xc8>)
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f28:	4b18      	ldr	r3, [pc, #96]	@ (8001f8c <HAL_I2C_MspInit+0xc8>)
 8001f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001f36:	2348      	movs	r3, #72	@ 0x48
 8001f38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f3c:	2312      	movs	r3, #18
 8001f3e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f4e:	2304      	movs	r3, #4
 8001f50:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f54:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001f58:	4619      	mov	r1, r3
 8001f5a:	480d      	ldr	r0, [pc, #52]	@ (8001f90 <HAL_I2C_MspInit+0xcc>)
 8001f5c:	f003 fb64 	bl	8005628 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f60:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <HAL_I2C_MspInit+0xc8>)
 8001f62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f66:	4a09      	ldr	r2, [pc, #36]	@ (8001f8c <HAL_I2C_MspInit+0xc8>)
 8001f68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f6c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f70:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <HAL_I2C_MspInit+0xc8>)
 8001f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f7a:	60bb      	str	r3, [r7, #8]
 8001f7c:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f7e:	bf00      	nop
 8001f80:	37e0      	adds	r7, #224	@ 0xe0
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40005400 	.word	0x40005400
 8001f8c:	46020c00 	.word	0x46020c00
 8001f90:	42020400 	.word	0x42020400

08001f94 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b0b2      	sub	sp, #200	@ 0xc8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f9c:	f107 0310 	add.w	r3, r7, #16
 8001fa0:	22b8      	movs	r2, #184	@ 0xb8
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f009 feee 	bl	800bd86 <memset>
  if(hlptim->Instance==LPTIM1)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a31      	ldr	r2, [pc, #196]	@ (8002074 <HAL_LPTIM_MspInit+0xe0>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d12b      	bne.n	800200c <HAL_LPTIM_MspInit+0x78>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001fb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8001fc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fc8:	f107 0310 	add.w	r3, r7, #16
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f006 fadf 	bl	8008590 <HAL_RCCEx_PeriphCLKConfig>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 8001fd8:	f7ff fedc 	bl	8001d94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001fdc:	4b26      	ldr	r3, [pc, #152]	@ (8002078 <HAL_LPTIM_MspInit+0xe4>)
 8001fde:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001fe2:	4a25      	ldr	r2, [pc, #148]	@ (8002078 <HAL_LPTIM_MspInit+0xe4>)
 8001fe4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fe8:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001fec:	4b22      	ldr	r3, [pc, #136]	@ (8002078 <HAL_LPTIM_MspInit+0xe4>)
 8001fee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001ff2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	2043      	movs	r0, #67	@ 0x43
 8002000:	f002 fb3e 	bl	8004680 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8002004:	2043      	movs	r0, #67	@ 0x43
 8002006:	f002 fb55 	bl	80046b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM3_MspInit 1 */

  /* USER CODE END LPTIM3_MspInit 1 */
  }

}
 800200a:	e02f      	b.n	800206c <HAL_LPTIM_MspInit+0xd8>
  else if(hlptim->Instance==LPTIM3)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a1a      	ldr	r2, [pc, #104]	@ (800207c <HAL_LPTIM_MspInit+0xe8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d12a      	bne.n	800206c <HAL_LPTIM_MspInit+0xd8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM34;
 8002016:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim34ClockSelection = RCC_LPTIM34CLKSOURCE_LSI;
 8002022:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002026:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800202a:	f107 0310 	add.w	r3, r7, #16
 800202e:	4618      	mov	r0, r3
 8002030:	f006 faae 	bl	8008590 <HAL_RCCEx_PeriphCLKConfig>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <HAL_LPTIM_MspInit+0xaa>
      Error_Handler();
 800203a:	f7ff feab 	bl	8001d94 <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 800203e:	4b0e      	ldr	r3, [pc, #56]	@ (8002078 <HAL_LPTIM_MspInit+0xe4>)
 8002040:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002044:	4a0c      	ldr	r2, [pc, #48]	@ (8002078 <HAL_LPTIM_MspInit+0xe4>)
 8002046:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800204a:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800204e:	4b0a      	ldr	r3, [pc, #40]	@ (8002078 <HAL_LPTIM_MspInit+0xe4>)
 8002050:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002054:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 800205c:	2200      	movs	r2, #0
 800205e:	2100      	movs	r1, #0
 8002060:	2062      	movs	r0, #98	@ 0x62
 8002062:	f002 fb0d 	bl	8004680 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 8002066:	2062      	movs	r0, #98	@ 0x62
 8002068:	f002 fb24 	bl	80046b4 <HAL_NVIC_EnableIRQ>
}
 800206c:	bf00      	nop
 800206e:	37c8      	adds	r7, #200	@ 0xc8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	46004400 	.word	0x46004400
 8002078:	46020c00 	.word	0x46020c00
 800207c:	46004800 	.word	0x46004800

08002080 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b0b8      	sub	sp, #224	@ 0xe0
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002098:	f107 0310 	add.w	r3, r7, #16
 800209c:	22b8      	movs	r2, #184	@ 0xb8
 800209e:	2100      	movs	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f009 fe70 	bl	800bd86 <memset>
  if(hspi->Instance==SPI2)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a32      	ldr	r2, [pc, #200]	@ (8002174 <HAL_SPI_MspInit+0xf4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d15c      	bne.n	800216a <HAL_SPI_MspInit+0xea>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80020b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PCLK1;
 80020bc:	2300      	movs	r3, #0
 80020be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020c2:	f107 0310 	add.w	r3, r7, #16
 80020c6:	4618      	mov	r0, r3
 80020c8:	f006 fa62 	bl	8008590 <HAL_RCCEx_PeriphCLKConfig>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80020d2:	f7ff fe5f 	bl	8001d94 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80020d6:	4b28      	ldr	r3, [pc, #160]	@ (8002178 <HAL_SPI_MspInit+0xf8>)
 80020d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020dc:	4a26      	ldr	r2, [pc, #152]	@ (8002178 <HAL_SPI_MspInit+0xf8>)
 80020de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020e2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80020e6:	4b24      	ldr	r3, [pc, #144]	@ (8002178 <HAL_SPI_MspInit+0xf8>)
 80020e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f4:	4b20      	ldr	r3, [pc, #128]	@ (8002178 <HAL_SPI_MspInit+0xf8>)
 80020f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002178 <HAL_SPI_MspInit+0xf8>)
 80020fc:	f043 0302 	orr.w	r3, r3, #2
 8002100:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002104:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <HAL_SPI_MspInit+0xf8>)
 8002106:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002112:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002116:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002126:	2302      	movs	r3, #2
 8002128:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800212c:	2305      	movs	r3, #5
 800212e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002132:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002136:	4619      	mov	r1, r3
 8002138:	4810      	ldr	r0, [pc, #64]	@ (800217c <HAL_SPI_MspInit+0xfc>)
 800213a:	f003 fa75 	bl	8005628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800213e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002142:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002152:	2300      	movs	r3, #0
 8002154:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002158:	2305      	movs	r3, #5
 800215a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002162:	4619      	mov	r1, r3
 8002164:	4805      	ldr	r0, [pc, #20]	@ (800217c <HAL_SPI_MspInit+0xfc>)
 8002166:	f003 fa5f 	bl	8005628 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800216a:	bf00      	nop
 800216c:	37e0      	adds	r7, #224	@ 0xe0
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40003800 	.word	0x40003800
 8002178:	46020c00 	.word	0x46020c00
 800217c:	42020400 	.word	0x42020400

08002180 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a2c      	ldr	r2, [pc, #176]	@ (8002240 <HAL_TIM_Base_MspInit+0xc0>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d151      	bne.n	8002236 <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002192:	4b2c      	ldr	r3, [pc, #176]	@ (8002244 <HAL_TIM_Base_MspInit+0xc4>)
 8002194:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002198:	4a2a      	ldr	r2, [pc, #168]	@ (8002244 <HAL_TIM_Base_MspInit+0xc4>)
 800219a:	f043 0302 	orr.w	r3, r3, #2
 800219e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80021a2:	4b28      	ldr	r3, [pc, #160]	@ (8002244 <HAL_TIM_Base_MspInit+0xc4>)
 80021a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* GPDMA1_REQUEST_TIM3_CH2 Init */
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 80021b0:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021b2:	4a26      	ldr	r2, [pc, #152]	@ (800224c <HAL_TIM_Base_MspInit+0xcc>)
 80021b4:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_TIM3_CH2;
 80021b6:	4b24      	ldr	r3, [pc, #144]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021b8:	223e      	movs	r2, #62	@ 0x3e
 80021ba:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel2.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80021bc:	4b22      	ldr	r3, [pc, #136]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021be:	2200      	movs	r2, #0
 80021c0:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021c2:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021c8:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_INCREMENTED;
 80021ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021cc:	2208      	movs	r2, #8
 80021ce:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_FIXED;
 80021d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel2.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 80021d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021d8:	2201      	movs	r2, #1
 80021da:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 80021dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80021e2:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 80021e4:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 80021ea:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021ec:	2201      	movs	r2, #1
 80021ee:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 80021f0:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel2.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 80021f6:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80021fc:	4b12      	ldr	r3, [pc, #72]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 80021fe:	2200      	movs	r2, #0
 8002200:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 8002202:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 8002204:	2200      	movs	r2, #0
 8002206:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 8002208:	480f      	ldr	r0, [pc, #60]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 800220a:	f002 fb15 	bl	8004838 <HAL_DMA_Init>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <HAL_TIM_Base_MspInit+0x98>
    {
      Error_Handler();
 8002214:	f7ff fdbe 	bl	8001d94 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], handle_GPDMA1_Channel2);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a0b      	ldr	r2, [pc, #44]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 800221c:	629a      	str	r2, [r3, #40]	@ 0x28
 800221e:	4a0a      	ldr	r2, [pc, #40]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002224:	2110      	movs	r1, #16
 8002226:	4808      	ldr	r0, [pc, #32]	@ (8002248 <HAL_TIM_Base_MspInit+0xc8>)
 8002228:	f002 fe1c 	bl	8004e64 <HAL_DMA_ConfigChannelAttributes>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_TIM_Base_MspInit+0xb6>
    {
      Error_Handler();
 8002232:	f7ff fdaf 	bl	8001d94 <Error_Handler>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40000400 	.word	0x40000400
 8002244:	46020c00 	.word	0x46020c00
 8002248:	20000384 	.word	0x20000384
 800224c:	40020150 	.word	0x40020150

08002250 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 030c 	add.w	r3, r7, #12
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a12      	ldr	r2, [pc, #72]	@ (80022b8 <HAL_TIM_MspPostInit+0x68>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d11e      	bne.n	80022b0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002272:	4b12      	ldr	r3, [pc, #72]	@ (80022bc <HAL_TIM_MspPostInit+0x6c>)
 8002274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002278:	4a10      	ldr	r2, [pc, #64]	@ (80022bc <HAL_TIM_MspPostInit+0x6c>)
 800227a:	f043 0302 	orr.w	r3, r3, #2
 800227e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002282:	4b0e      	ldr	r3, [pc, #56]	@ (80022bc <HAL_TIM_MspPostInit+0x6c>)
 8002284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002290:	2320      	movs	r3, #32
 8002292:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002294:	2302      	movs	r3, #2
 8002296:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229c:	2300      	movs	r3, #0
 800229e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022a0:	2302      	movs	r3, #2
 80022a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a4:	f107 030c 	add.w	r3, r7, #12
 80022a8:	4619      	mov	r1, r3
 80022aa:	4805      	ldr	r0, [pc, #20]	@ (80022c0 <HAL_TIM_MspPostInit+0x70>)
 80022ac:	f003 f9bc 	bl	8005628 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80022b0:	bf00      	nop
 80022b2:	3720      	adds	r7, #32
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40000400 	.word	0x40000400
 80022bc:	46020c00 	.word	0x46020c00
 80022c0:	42020400 	.word	0x42020400

080022c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022c8:	bf00      	nop
 80022ca:	e7fd      	b.n	80022c8 <NMI_Handler+0x4>

080022cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022d0:	bf00      	nop
 80022d2:	e7fd      	b.n	80022d0 <HardFault_Handler+0x4>

080022d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022d8:	bf00      	nop
 80022da:	e7fd      	b.n	80022d8 <MemManage_Handler+0x4>

080022dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022e0:	bf00      	nop
 80022e2:	e7fd      	b.n	80022e0 <BusFault_Handler+0x4>

080022e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022e8:	bf00      	nop
 80022ea:	e7fd      	b.n	80022e8 <UsageFault_Handler+0x4>

080022ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr

080022fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800231a:	f002 f895 	bl	8004448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}

08002322 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PG_Pin);
 8002326:	2040      	movs	r0, #64	@ 0x40
 8002328:	f003 fb6e 	bl	8005a08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 800232c:	bf00      	nop
 800232e:	bd80      	pop	{r7, pc}

08002330 <GPDMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 2 global interrupt.
  */
void GPDMA1_Channel2_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 8002334:	4802      	ldr	r0, [pc, #8]	@ (8002340 <GPDMA1_Channel2_IRQHandler+0x10>)
 8002336:	f002 fc34 	bl	8004ba2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 1 */

  /* USER CODE END GPDMA1_Channel2_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000384 	.word	0x20000384

08002344 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002348:	4802      	ldr	r0, [pc, #8]	@ (8002354 <LPTIM1_IRQHandler+0x10>)
 800234a:	f004 fae1 	bl	8006910 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000298 	.word	0x20000298

08002358 <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */

  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 800235c:	4802      	ldr	r0, [pc, #8]	@ (8002368 <LPTIM3_IRQHandler+0x10>)
 800235e:	f004 fad7 	bl	8006910 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */

  /* USER CODE END LPTIM3_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	200002e8 	.word	0x200002e8

0800236c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  return 1;
 8002370:	2301      	movs	r3, #1
}
 8002372:	4618      	mov	r0, r3
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <_kill>:

int _kill(int pid, int sig)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002386:	f009 fd5d 	bl	800be44 <__errno>
 800238a:	4603      	mov	r3, r0
 800238c:	2216      	movs	r2, #22
 800238e:	601a      	str	r2, [r3, #0]
  return -1;
 8002390:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <_exit>:

void _exit (int status)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023a4:	f04f 31ff 	mov.w	r1, #4294967295
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f7ff ffe7 	bl	800237c <_kill>
  while (1) {}    /* Make sure we hang here */
 80023ae:	bf00      	nop
 80023b0:	e7fd      	b.n	80023ae <_exit+0x12>

080023b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b086      	sub	sp, #24
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	60f8      	str	r0, [r7, #12]
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023be:	2300      	movs	r3, #0
 80023c0:	617b      	str	r3, [r7, #20]
 80023c2:	e00a      	b.n	80023da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023c4:	f3af 8000 	nop.w
 80023c8:	4601      	mov	r1, r0
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	60ba      	str	r2, [r7, #8]
 80023d0:	b2ca      	uxtb	r2, r1
 80023d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	3301      	adds	r3, #1
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	697a      	ldr	r2, [r7, #20]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	429a      	cmp	r2, r3
 80023e0:	dbf0      	blt.n	80023c4 <_read+0x12>
  }

  return len;
 80023e2:	687b      	ldr	r3, [r7, #4]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	e009      	b.n	8002412 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	1c5a      	adds	r2, r3, #1
 8002402:	60ba      	str	r2, [r7, #8]
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	3301      	adds	r3, #1
 8002410:	617b      	str	r3, [r7, #20]
 8002412:	697a      	ldr	r2, [r7, #20]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	429a      	cmp	r2, r3
 8002418:	dbf1      	blt.n	80023fe <_write+0x12>
  }
  return len;
 800241a:	687b      	ldr	r3, [r7, #4]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <_close>:

int _close(int file)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800242c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002430:	4618      	mov	r0, r3
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800244c:	605a      	str	r2, [r3, #4]
  return 0;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <_isatty>:

int _isatty(int file)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002464:	2301      	movs	r3, #1
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002472:	b480      	push	{r7}
 8002474:	b085      	sub	sp, #20
 8002476:	af00      	add	r7, sp, #0
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002494:	4a14      	ldr	r2, [pc, #80]	@ (80024e8 <_sbrk+0x5c>)
 8002496:	4b15      	ldr	r3, [pc, #84]	@ (80024ec <_sbrk+0x60>)
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a0:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <_sbrk+0x64>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a8:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <_sbrk+0x64>)
 80024aa:	4a12      	ldr	r2, [pc, #72]	@ (80024f4 <_sbrk+0x68>)
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ae:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <_sbrk+0x64>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d207      	bcs.n	80024cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024bc:	f009 fcc2 	bl	800be44 <__errno>
 80024c0:	4603      	mov	r3, r0
 80024c2:	220c      	movs	r2, #12
 80024c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e009      	b.n	80024e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024cc:	4b08      	ldr	r3, [pc, #32]	@ (80024f0 <_sbrk+0x64>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024d2:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <_sbrk+0x64>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	4a05      	ldr	r2, [pc, #20]	@ (80024f0 <_sbrk+0x64>)
 80024dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20040000 	.word	0x20040000
 80024ec:	00000400 	.word	0x00000400
 80024f0:	20000454 	.word	0x20000454
 80024f4:	200005a8 	.word	0x200005a8

080024f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024fc:	4b18      	ldr	r3, [pc, #96]	@ (8002560 <SystemInit+0x68>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002502:	4a17      	ldr	r2, [pc, #92]	@ (8002560 <SystemInit+0x68>)
 8002504:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002508:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 800250c:	4b15      	ldr	r3, [pc, #84]	@ (8002564 <SystemInit+0x6c>)
 800250e:	2201      	movs	r2, #1
 8002510:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002512:	4b14      	ldr	r3, [pc, #80]	@ (8002564 <SystemInit+0x6c>)
 8002514:	2200      	movs	r2, #0
 8002516:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002518:	4b12      	ldr	r3, [pc, #72]	@ (8002564 <SystemInit+0x6c>)
 800251a:	2200      	movs	r2, #0
 800251c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800251e:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <SystemInit+0x6c>)
 8002520:	2200      	movs	r2, #0
 8002522:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002524:	4b0f      	ldr	r3, [pc, #60]	@ (8002564 <SystemInit+0x6c>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a0e      	ldr	r2, [pc, #56]	@ (8002564 <SystemInit+0x6c>)
 800252a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800252e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002532:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002534:	4b0b      	ldr	r3, [pc, #44]	@ (8002564 <SystemInit+0x6c>)
 8002536:	2200      	movs	r2, #0
 8002538:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800253a:	4b0a      	ldr	r3, [pc, #40]	@ (8002564 <SystemInit+0x6c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a09      	ldr	r2, [pc, #36]	@ (8002564 <SystemInit+0x6c>)
 8002540:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002544:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002546:	4b07      	ldr	r3, [pc, #28]	@ (8002564 <SystemInit+0x6c>)
 8002548:	2200      	movs	r2, #0
 800254a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800254c:	4b04      	ldr	r3, [pc, #16]	@ (8002560 <SystemInit+0x68>)
 800254e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002552:	609a      	str	r2, [r3, #8]
  #endif
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	e000ed00 	.word	0xe000ed00
 8002564:	46020c00 	.word	0x46020c00

08002568 <dwt_local_data_init>:
#include <stdio.h>
#include <math.h>
#include <uwb3000Fxx.h>
#include "deca_regs.h"

int dwt_local_data_init(dwt_local_data_t *dwt_local_data) {
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	//uint16_t otp_addr;
	//uint32_t devid; // @suppress("Line comments")
	uint32_t ldo_tune_lo;
	uint32_t ldo_tune_hi;

	dwt_local_data->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	73da      	strb	r2, [r3, #15]
	dwt_local_data->sleep_mode = DWT_RUNSAR; // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2202      	movs	r2, #2
 800257a:	821a      	strh	r2, [r3, #16]
	dwt_local_data->spicrc = 0;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	751a      	strb	r2, [r3, #20]
	dwt_local_data->stsconfig = 0; //STS off
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	755a      	strb	r2, [r3, #21]
	dwt_local_data->vBatP = 0;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = 0;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	72da      	strb	r2, [r3, #11]

	dwt_local_data->cbTxDone = NULL;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	629a      	str	r2, [r3, #40]	@ 0x28
	dwt_local_data->cbRxOk = NULL;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	62da      	str	r2, [r3, #44]	@ 0x2c
	dwt_local_data->cbRxTo = NULL;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	631a      	str	r2, [r3, #48]	@ 0x30
	dwt_local_data->cbRxErr = NULL;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	635a      	str	r2, [r3, #52]	@ 0x34
	dwt_local_data->cbSPIRdy = NULL;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	dwt_local_data->cbSPIErr = NULL;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	639a      	str	r2, [r3, #56]	@ 0x38

	// Read and validate device ID return -1 if not recognised
	if (dwt_check_dev_id() != DWT_SUCCESS) {
 80025b8:	f001 fa02 	bl	80039c0 <dwt_check_dev_id>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <dwt_local_data_init+0x60>
		return DWT_ERROR;
 80025c2:	f04f 33ff 	mov.w	r3, #4294967295
 80025c6:	e082      	b.n	80026ce <dwt_local_data_init+0x166>
	}

	ldo_tune_lo = dwt_otp_read(LDOTUNELO_ADDRESS);
 80025c8:	2004      	movs	r0, #4
 80025ca:	f000 fb45 	bl	8002c58 <dwt_otp_read>
 80025ce:	60f8      	str	r0, [r7, #12]
	ldo_tune_hi = dwt_otp_read(LDOTUNEHI_ADDRESS);
 80025d0:	2005      	movs	r0, #5
 80025d2:	f000 fb41 	bl	8002c58 <dwt_otp_read>
 80025d6:	60b8      	str	r0, [r7, #8]

	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 80025d8:	200a      	movs	r0, #10
 80025da:	f000 fb3d 	bl	8002c58 <dwt_otp_read>
 80025de:	4603      	mov	r3, r0
 80025e0:	0c1b      	lsrs	r3, r3, #16
			& BIAS_CTRL_BIAS_MASK;
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	f003 031f 	and.w	r3, r3, #31
 80025e8:	b2da      	uxtb	r2, r3
	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	721a      	strb	r2, [r3, #8]

	if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d016      	beq.n	8002622 <dwt_local_data_init+0xba>
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d013      	beq.n	8002622 <dwt_local_data_init+0xba>
			&& (dwt_local_data->bias_tune != 0)) {
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	7a1b      	ldrb	r3, [r3, #8]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00f      	beq.n	8002622 <dwt_local_data_init+0xba>
		dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 8002602:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002606:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800260a:	2100      	movs	r1, #0
 800260c:	4832      	ldr	r0, [pc, #200]	@ (80026d8 <dwt_local_data_init+0x170>)
 800260e:	f000 fd67 	bl	80030e0 <dwt_modify16bitoffsetreg>
		dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	7a1b      	ldrb	r3, [r3, #8]
 8002616:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800261a:	2100      	movs	r1, #0
 800261c:	482f      	ldr	r0, [pc, #188]	@ (80026dc <dwt_local_data_init+0x174>)
 800261e:	f000 fd5f 	bl	80030e0 <dwt_modify16bitoffsetreg>
				(uint16_t)~BIAS_CTRL_BIAS_MASK, dwt_local_data->bias_tune);
	}

	// Read DGC_CFG from OTP
	if (dwt_otp_read(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 8002622:	2020      	movs	r0, #32
 8002624:	f000 fb18 	bl	8002c58 <dwt_otp_read>
 8002628:	4603      	mov	r3, r0
 800262a:	4a2d      	ldr	r2, [pc, #180]	@ (80026e0 <dwt_local_data_init+0x178>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d103      	bne.n	8002638 <dwt_local_data_init+0xd0>
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	725a      	strb	r2, [r3, #9]
 8002636:	e002      	b.n	800263e <dwt_local_data_init+0xd6>
	} else {
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	725a      	strb	r2, [r3, #9]
	}

	// Load Part and Lot ID from OTP
	dwt_local_data->partID = dwt_otp_read(PARTID_ADDRESS);
 800263e:	2006      	movs	r0, #6
 8002640:	f000 fb0a 	bl	8002c58 <dwt_otp_read>
 8002644:	4602      	mov	r2, r0
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	601a      	str	r2, [r3, #0]
	dwt_local_data->lotID = dwt_otp_read(LOTID_ADDRESS);
 800264a:	2007      	movs	r0, #7
 800264c:	f000 fb04 	bl	8002c58 <dwt_otp_read>
 8002650:	4602      	mov	r2, r0
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	605a      	str	r2, [r3, #4]
	dwt_local_data->vBatP = (uint8_t) dwt_otp_read(VBAT_ADDRESS);
 8002656:	2008      	movs	r0, #8
 8002658:	f000 fafe 	bl	8002c58 <dwt_otp_read>
 800265c:	4603      	mov	r3, r0
 800265e:	b2da      	uxtb	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = (uint8_t) dwt_otp_read(VTEMP_ADDRESS);
 8002664:	2009      	movs	r0, #9
 8002666:	f000 faf7 	bl	8002c58 <dwt_otp_read>
 800266a:	4603      	mov	r3, r0
 800266c:	b2da      	uxtb	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	72da      	strb	r2, [r3, #11]
	if (dwt_local_data->tempP == 0) { //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	7adb      	ldrb	r3, [r3, #11]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d102      	bne.n	8002680 <dwt_local_data_init+0x118>

		dwt_local_data->tempP = 0x85; //@temp of 20 deg
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2285      	movs	r2, #133	@ 0x85
 800267e:	72da      	strb	r2, [r3, #11]
	}

	if (dwt_local_data->vBatP == 0) { //if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	7a9b      	ldrb	r3, [r3, #10]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d102      	bne.n	800268e <dwt_local_data_init+0x126>

		dwt_local_data->vBatP = 0x74;  //@Vref of 3.0V
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2274      	movs	r2, #116	@ 0x74
 800268c:	729a      	strb	r2, [r3, #10]
	}
	dwt_local_data->otprev = (uint8_t) dwt_otp_read(OTPREV_ADDRESS);
 800268e:	201f      	movs	r0, #31
 8002690:	f000 fae2 	bl	8002c58 <dwt_otp_read>
 8002694:	4603      	mov	r3, r0
 8002696:	b2da      	uxtb	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	735a      	strb	r2, [r3, #13]
	dwt_local_data->init_xtrim = dwt_otp_read(XTRIM_ADDRESS) & 0x7f;
 800269c:	201e      	movs	r0, #30
 800269e:	f000 fadb 	bl	8002c58 <dwt_otp_read>
 80026a2:	4603      	mov	r3, r0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	739a      	strb	r2, [r3, #14]
	if (dwt_local_data->init_xtrim == 0) {
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	7b9b      	ldrb	r3, [r3, #14]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d102      	bne.n	80026be <dwt_local_data_init+0x156>
		dwt_local_data->init_xtrim = 0x2E; //set default value
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	222e      	movs	r2, #46	@ 0x2e
 80026bc:	739a      	strb	r2, [r3, #14]
	}
	dwt_write8bitoffsetreg(XTAL_ID, 0, dwt_local_data->init_xtrim);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	7b9b      	ldrb	r3, [r3, #14]
 80026c2:	461a      	mov	r2, r3
 80026c4:	2100      	movs	r1, #0
 80026c6:	4807      	ldr	r0, [pc, #28]	@ (80026e4 <dwt_local_data_init+0x17c>)
 80026c8:	f000 fcc4 	bl	8003054 <dwt_write8bitoffsetreg>

	return DWT_SUCCESS;
 80026cc:	2300      	movs	r3, #0

} // end dwt_initialise()
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	000b0008 	.word	0x000b0008
 80026dc:	0011001f 	.word	0x0011001f
 80026e0:	10000240 	.word	0x10000240
 80026e4:	00090014 	.word	0x00090014

080026e8 <tag_init>:

uint8_t tag_init(dwt_config_t *dwt_config, dwt_txconfig_t *dwt_txconfig,
		dwt_local_data_t *dwt_local_data, uint8_t device, uint8_t rate) {
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
 80026f4:	70fb      	strb	r3, [r7, #3]
	uint32_t check_idle_rc_ticks;
	uint16_t check_idle_rc_timeout = 300;
 80026f6:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80026fa:	82fb      	strh	r3, [r7, #22]

	HAL_Delay(2); // Time needed for DW3000 to start up (transition from INIT_RC to IDLE_RC
 80026fc:	2002      	movs	r0, #2
 80026fe:	f001 fec3 	bl	8004488 <HAL_Delay>
	check_idle_rc_ticks = HAL_GetTick();
 8002702:	f001 feb5 	bl	8004470 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 8002708:	e009      	b.n	800271e <tag_init+0x36>
		if (HAL_GetTick() - check_idle_rc_ticks > check_idle_rc_timeout)
 800270a:	f001 feb1 	bl	8004470 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad2      	subs	r2, r2, r3
 8002714:	8afb      	ldrh	r3, [r7, #22]
 8002716:	429a      	cmp	r2, r3
 8002718:	d901      	bls.n	800271e <tag_init+0x36>
			return (1);
 800271a:	2301      	movs	r3, #1
 800271c:	e05d      	b.n	80027da <tag_init+0xf2>
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 800271e:	f001 f987 	bl	8003a30 <dwt_checkidlerc>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d0f0      	beq.n	800270a <tag_init+0x22>

	if (dwt_local_data_init(dwt_local_data) == DWT_ERROR) {
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff ff1d 	bl	8002568 <dwt_local_data_init>
 800272e:	4603      	mov	r3, r0
 8002730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002734:	d105      	bne.n	8002742 <tag_init+0x5a>
		HAL_Delay(1000);
 8002736:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800273a:	f001 fea5 	bl	8004488 <HAL_Delay>
		return (1);
 800273e:	2301      	movs	r3, #1
 8002740:	e04b      	b.n	80027da <tag_init+0xf2>
	}

	dwt_txconfig->power = GAIN_30DB;
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	f04f 32ff 	mov.w	r2, #4294967295
 8002748:	605a      	str	r2, [r3, #4]

	if (dwt_config2(dwt_config, dwt_local_data)) /* if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device */
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 f849 	bl	80027e4 <dwt_config2>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d005      	beq.n	8002764 <tag_init+0x7c>
	{
		HAL_Delay(1000);
 8002758:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800275c:	f001 fe94 	bl	8004488 <HAL_Delay>
		return (1);
 8002760:	2301      	movs	r3, #1
 8002762:	e03a      	b.n	80027da <tag_init+0xf2>
	}
	dwt_configuretxrf(dwt_txconfig);
 8002764:	68b8      	ldr	r0, [r7, #8]
 8002766:	f000 fdf3 	bl	8003350 <dwt_configuretxrf>
	/* Set the antenna delay. Modify the parameters to adjust the distance error */
	if (device == DEV_UWB3000F27) {
 800276a:	78fb      	ldrb	r3, [r7, #3]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d108      	bne.n	8002782 <tag_init+0x9a>
		dwt_settxantennadelay(TX_ANT_DLY_HP);
 8002770:	f244 001a 	movw	r0, #16410	@ 0x401a
 8002774:	f000 ff82 	bl	800367c <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_HP);
 8002778:	f244 001a 	movw	r0, #16410	@ 0x401a
 800277c:	f000 ff6e 	bl	800365c <dwt_setrxantennadelay>
 8002780:	e007      	b.n	8002792 <tag_init+0xaa>
	} else {
		dwt_settxantennadelay(TX_ANT_DLY_LP);
 8002782:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 8002786:	f000 ff79 	bl	800367c <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_LP);
 800278a:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 800278e:	f000 ff65 	bl	800365c <dwt_setrxantennadelay>
	}

	if (rate == RATE_6M8) {
 8002792:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d10b      	bne.n	80027b2 <tag_init+0xca>
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_6M8);
 800279a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800279e:	f001 f929 	bl	80039f4 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_6M8);
 80027a2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80027a6:	f001 fb33 	bl	8003e10 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_6M8);
 80027aa:	2005      	movs	r0, #5
 80027ac:	f001 fb50 	bl	8003e50 <dwt_setpreambledetecttimeout>
 80027b0:	e009      	b.n	80027c6 <tag_init+0xde>
	} else {
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_850K);
 80027b2:	203c      	movs	r0, #60	@ 0x3c
 80027b4:	f001 f91e 	bl	80039f4 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_850K);
 80027b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80027bc:	f001 fb28 	bl	8003e10 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_850K);
 80027c0:	2000      	movs	r0, #0
 80027c2:	f001 fb45 	bl	8003e50 <dwt_setpreambledetecttimeout>
	}

	/* If the UWB3000F27 module is used, DWT_LNA_ENABLE and DWT_PA_ENABLE must be enabled; otherwise, the power amplifier circuit cannot be started */
	dwt_setlnapamode(DWT_LNA_ENABLE | DWT_PA_ENABLE | DWT_TXRX_EN);
 80027c6:	2007      	movs	r0, #7
 80027c8:	f000 fd82 	bl	80032d0 <dwt_setlnapamode>
	dwt_setfinegraintxseq(0);
 80027cc:	2000      	movs	r0, #0
 80027ce:	f000 fd63 	bl	8003298 <dwt_setfinegraintxseq>

	dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 80027d2:	2003      	movs	r0, #3
 80027d4:	f001 f944 	bl	8003a60 <dwt_setleds>

	return 0;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3718      	adds	r7, #24
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
	...

080027e4 <dwt_config2>:
 * return DWT_SUCCESS or DWT_ERROR
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_config2(dwt_config_t *config, dwt_local_data_t *dwt_local_data) {
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b08d      	sub	sp, #52	@ 0x34
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]

	uint8_t channel = config->chan, cnt, flag;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint32_t temp;
	uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	791b      	ldrb	r3, [r3, #4]
 80027fa:	2b18      	cmp	r3, #24
 80027fc:	d803      	bhi.n	8002806 <dwt_config2+0x22>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	78db      	ldrb	r3, [r3, #3]
 8002802:	2b18      	cmp	r3, #24
 8002804:	d901      	bls.n	800280a <dwt_config2+0x26>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <dwt_config2+0x28>
 800280a:	2300      	movs	r3, #0
 800280c:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ?
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	79db      	ldrb	r3, [r3, #7]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d101      	bne.n	800281c <dwt_config2+0x38>
 8002818:	2310      	movs	r3, #16
 800281a:	e000      	b.n	800281e <dwt_config2+0x3a>
 800281c:	2300      	movs	r3, #0
 800281e:	77fb      	strb	r3, [r7, #31]
	SYS_CFG_PHR_MODE_BIT_MASK :
															0;
	uint16_t sts_len;
	int error = DWT_SUCCESS;
 8002820:	2300      	movs	r3, #0
 8002822:	61bb      	str	r3, [r7, #24]
	uint16_t sts_length_factors[STS_LEN_SUPPORTED] = { 1024, 1448, 2048, 2896,
 8002824:	4b86      	ldr	r3, [pc, #536]	@ (8002a40 <dwt_config2+0x25c>)
 8002826:	f107 0408 	add.w	r4, r7, #8
 800282a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800282c:	c407      	stmia	r4!, {r0, r1, r2}
 800282e:	8023      	strh	r3, [r4, #0]
			4096, 5793, 8192 };

	int preamble_len;

	switch (config->txPreambLength) {
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	785b      	ldrb	r3, [r3, #1]
 8002834:	3b01      	subs	r3, #1
 8002836:	2b06      	cmp	r3, #6
 8002838:	d81c      	bhi.n	8002874 <dwt_config2+0x90>
 800283a:	a201      	add	r2, pc, #4	@ (adr r2, 8002840 <dwt_config2+0x5c>)
 800283c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002840:	08002863 	.word	0x08002863
 8002844:	08002875 	.word	0x08002875
 8002848:	08002875 	.word	0x08002875
 800284c:	0800285d 	.word	0x0800285d
 8002850:	0800286f 	.word	0x0800286f
 8002854:	08002875 	.word	0x08002875
 8002858:	08002869 	.word	0x08002869
	case DWT_PLEN_32:
		preamble_len = 32;
 800285c:	2320      	movs	r3, #32
 800285e:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8002860:	e00c      	b.n	800287c <dwt_config2+0x98>
	case DWT_PLEN_64:
		preamble_len = 64;
 8002862:	2340      	movs	r3, #64	@ 0x40
 8002864:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8002866:	e009      	b.n	800287c <dwt_config2+0x98>
	case DWT_PLEN_72:
		preamble_len = 72;
 8002868:	2348      	movs	r3, #72	@ 0x48
 800286a:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800286c:	e006      	b.n	800287c <dwt_config2+0x98>
	case DWT_PLEN_128:
		preamble_len = 128;
 800286e:	2380      	movs	r3, #128	@ 0x80
 8002870:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8002872:	e003      	b.n	800287c <dwt_config2+0x98>
	default:
		preamble_len = 256;
 8002874:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800287a:	bf00      	nop
	}

	dwt_local_data->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3)); //clear the sleep mode ALT_OPS bit
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	8a1b      	ldrh	r3, [r3, #16]
 8002880:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8002884:	b29a      	uxth	r2, r3
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	821a      	strh	r2, [r3, #16]
	dwt_local_data->longFrames = config->phrMode;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	79da      	ldrb	r2, [r3, #7]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	731a      	strb	r2, [r3, #12]
	sts_len = (uint16_t) GET_STS_REG_SET_VALUE((uint16_t )(config->stsLength));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	7b5b      	ldrb	r3, [r3, #13]
 8002896:	3302      	adds	r3, #2
 8002898:	2201      	movs	r2, #1
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	82fb      	strh	r3, [r7, #22]
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 80028a0:	8afb      	ldrh	r3, [r7, #22]
 80028a2:	00db      	lsls	r3, r3, #3
			* STSQUAL_THRESH_64);
 80028a4:	ee07 3a90 	vmov	s15, r3
 80028a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ac:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8002a44 <dwt_config2+0x260>
 80028b0:	ee67 7a87 	vmul.f32	s15, s15, s14
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 80028b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028b8:	ee17 3a90 	vmov	r3, s15
 80028bc:	b21a      	sxth	r2, r3
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	825a      	strh	r2, [r3, #18]
	dwt_local_data->stsconfig = config->stsMode;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	7b1a      	ldrb	r2, [r3, #12]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	755a      	strb	r2, [r3, #21]
	//then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
			~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK
					| SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK
					| SYS_CFG_CP_SDC_BIT_MASK),
			((uint32_t) config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	7b9b      	ldrb	r3, [r3, #14]
 80028ce:	041a      	lsls	r2, r3, #16
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	7b1b      	ldrb	r3, [r3, #12]
							<< SYS_CFG_CP_SPC_BIT_OFFSET
 80028d4:	031b      	lsls	r3, r3, #12
 80028d6:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 80028da:	431a      	orrs	r2, r3
					| (SYS_CFG_PHR_6M8_BIT_MASK
							& ((uint32_t) config->phrRate
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	7a1b      	ldrb	r3, [r3, #8]
									<< SYS_CFG_PHR_6M8_BIT_OFFSET)) | mode);
 80028e0:	015b      	lsls	r3, r3, #5
							& ((uint32_t) config->phrRate
 80028e2:	f003 0320 	and.w	r3, r3, #32
					| (SYS_CFG_PHR_6M8_BIT_MASK
 80028e6:	431a      	orrs	r2, r3
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
 80028e8:	7ffb      	ldrb	r3, [r7, #31]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	4a56      	ldr	r2, [pc, #344]	@ (8002a48 <dwt_config2+0x264>)
 80028ee:	2100      	movs	r1, #0
 80028f0:	2010      	movs	r0, #16
 80028f2:	f000 fbc1 	bl	8003078 <dwt_modify32bitoffsetreg>

	if (scp) {
 80028f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d025      	beq.n	800294a <dwt_config2+0x166>
		//configure OPS tables for SCP mode
		dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1; //configure correct OPS table is kicked on wakeup
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	8a1b      	ldrh	r3, [r3, #16]
 8002902:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002906:	b29a      	uxth	r2, r3
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	821a      	strh	r2, [r3, #16]
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 800290c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002910:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002914:	2100      	movs	r1, #0
 8002916:	484d      	ldr	r0, [pc, #308]	@ (8002a4c <dwt_config2+0x268>)
 8002918:	f000 fbae 	bl	8003078 <dwt_modify32bitoffsetreg>
		DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);

		dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP); //Set this if Ipatov analysis is used in SCP mode
 800291c:	f240 3206 	movw	r2, #774	@ 0x306
 8002920:	2100      	movs	r1, #0
 8002922:	484b      	ldr	r0, [pc, #300]	@ (8002a50 <dwt_config2+0x26c>)
 8002924:	f000 fb55 	bl	8002fd2 <dwt_write32bitoffsetreg>
		dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 8002928:	2200      	movs	r2, #0
 800292a:	2100      	movs	r1, #0
 800292c:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 8002930:	f000 fb4f 	bl	8002fd2 <dwt_write32bitoffsetreg>

		dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 8002934:	4a47      	ldr	r2, [pc, #284]	@ (8002a54 <dwt_config2+0x270>)
 8002936:	2100      	movs	r1, #0
 8002938:	4847      	ldr	r0, [pc, #284]	@ (8002a58 <dwt_config2+0x274>)
 800293a:	f000 fb4a 	bl	8002fd2 <dwt_write32bitoffsetreg>
		dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 800293e:	227d      	movs	r2, #125	@ 0x7d
 8002940:	2100      	movs	r1, #0
 8002942:	4846      	ldr	r0, [pc, #280]	@ (8002a5c <dwt_config2+0x278>)
 8002944:	f000 fb86 	bl	8003054 <dwt_write8bitoffsetreg>
 8002948:	e051      	b.n	80029ee <dwt_config2+0x20a>
	} else //
	{
		uint16_t sts_mnth;
		if (config->stsMode != DWT_STS_MODE_OFF) {
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	7b1b      	ldrb	r3, [r3, #12]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d032      	beq.n	80029b8 <dwt_config2+0x1d4>

			//configure CIA STS lower bound
			if ((config->pdoaMode == DWT_PDOA_M1)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	7b9b      	ldrb	r3, [r3, #14]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d003      	beq.n	8002962 <dwt_config2+0x17e>
					|| (config->pdoaMode == DWT_PDOA_M0)) {
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	7b9b      	ldrb	r3, [r3, #14]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10e      	bne.n	8002980 <dwt_config2+0x19c>
				//In PDOA mode 1, number of accumulated symbols is the whole length of the STS
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	3330      	adds	r3, #48	@ 0x30
 800296a:	443b      	add	r3, r7
 800296c:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8002970:	2203      	movs	r2, #3
 8002972:	2110      	movs	r1, #16
 8002974:	4618      	mov	r0, r3
 8002976:	f000 fd21 	bl	80033bc <get_sts_mnth>
 800297a:	4603      	mov	r3, r0
 800297c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800297e:	e00d      	b.n	800299c <dwt_config2+0x1b8>
						CIA_MANUALLOWERBOUND_TH_64, 3);
			} else {
				//In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	3330      	adds	r3, #48	@ 0x30
 8002988:	443b      	add	r3, r7
 800298a:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 800298e:	2204      	movs	r2, #4
 8002990:	2110      	movs	r1, #16
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fd12 	bl	80033bc <get_sts_mnth>
 8002998:	4603      	mov	r3, r0
 800299a:	847b      	strh	r3, [r7, #34]	@ 0x22
						CIA_MANUALLOWERBOUND_TH_64, 4);
			}

			preamble_len += (sts_len) * 8;
 800299c:	8afb      	ldrh	r3, [r7, #22]
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029a2:	4413      	add	r3, r2
 80029a4:	627b      	str	r3, [r7, #36]	@ 0x24

			dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2,
 80029a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80029a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029ac:	f64f 7280 	movw	r2, #65408	@ 0xff80
 80029b0:	2102      	movs	r1, #2
 80029b2:	4829      	ldr	r0, [pc, #164]	@ (8002a58 <dwt_config2+0x274>)
 80029b4:	f000 fb94 	bl	80030e0 <dwt_modify16bitoffsetreg>
					sts_mnth & 0x7F);

		}

		//configure OPS tables for non-SCP mode
		if (preamble_len >= 256) {
 80029b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ba:	2bff      	cmp	r3, #255	@ 0xff
 80029bc:	dd0f      	ble.n	80029de <dwt_config2+0x1fa>
			dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	8a1b      	ldrh	r3, [r3, #16]
 80029c2:	f043 0320 	orr.w	r3, r3, #32
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	821a      	strh	r2, [r3, #16]
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 80029cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029d0:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 80029d4:	2100      	movs	r1, #0
 80029d6:	481d      	ldr	r0, [pc, #116]	@ (8002a4c <dwt_config2+0x268>)
 80029d8:	f000 fb4e 	bl	8003078 <dwt_modify32bitoffsetreg>
 80029dc:	e007      	b.n	80029ee <dwt_config2+0x20a>
			DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
		} else {
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 80029de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80029e2:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 80029e6:	2100      	movs	r1, #0
 80029e8:	4818      	ldr	r0, [pc, #96]	@ (8002a4c <dwt_config2+0x268>)
 80029ea:	f000 fb45 	bl	8003078 <dwt_modify32bitoffsetreg>
		}

	}

	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
			(uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	789b      	ldrb	r3, [r3, #2]
	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
 80029f2:	22fc      	movs	r2, #252	@ 0xfc
 80029f4:	2100      	movs	r1, #0
 80029f6:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 80029fa:	f000 fb9c 	bl	8003136 <dwt_modify8bitoffsetreg>

	dwt_write8bitoffsetreg(STS_CFG0_ID, 0, (uint8_t) (sts_len - 1)); /*Starts from 0 that is why -1*/
 80029fe:	8afb      	ldrh	r3, [r7, #22]
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	461a      	mov	r2, r3
 8002a08:	2100      	movs	r1, #0
 8002a0a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002a0e:	f000 fb21 	bl	8003054 <dwt_write8bitoffsetreg>

	if (config->txPreambLength == DWT_PLEN_72) {
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	785b      	ldrb	r3, [r3, #1]
 8002a16:	2b07      	cmp	r3, #7
 8002a18:	d103      	bne.n	8002a22 <dwt_config2+0x23e>
		dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 8002a1a:	2008      	movs	r0, #8
 8002a1c:	f000 feb6 	bl	800378c <dwt_setplenfine>
 8002a20:	e002      	b.n	8002a28 <dwt_config2+0x244>
	} else {
		dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 8002a22:	2000      	movs	r0, #0
 8002a24:	f000 feb2 	bl	800378c <dwt_setplenfine>
	}

	if ((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND) {
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	7b1b      	ldrb	r3, [r3, #12]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	2b03      	cmp	r3, #3
 8002a32:	d119      	bne.n	8002a68 <dwt_config2+0x284>
		//configure lower preamble detection threshold for no data STS mode
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 8002a34:	4a0a      	ldr	r2, [pc, #40]	@ (8002a60 <dwt_config2+0x27c>)
 8002a36:	2100      	movs	r1, #0
 8002a38:	480a      	ldr	r0, [pc, #40]	@ (8002a64 <dwt_config2+0x280>)
 8002a3a:	f000 faca 	bl	8002fd2 <dwt_write32bitoffsetreg>
 8002a3e:	e018      	b.n	8002a72 <dwt_config2+0x28e>
 8002a40:	0800c93c 	.word	0x0800c93c
 8002a44:	3f666666 	.word	0x3f666666
 8002a48:	fffc4fcf 	.word	0xfffc4fcf
 8002a4c:	000b0008 	.word	0x000b0008
 8002a50:	000e000c 	.word	0x000e000c
 8002a54:	000c5a0a 	.word	0x000c5a0a
 8002a58:	000e0012 	.word	0x000e0012
 8002a5c:	000e0016 	.word	0x000e0016
 8002a60:	af5f35cc 	.word	0xaf5f35cc
 8002a64:	0006000c 	.word	0x0006000c
	} else {
		//configure default preamble detection threshold for other modes
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 8002a68:	4a6f      	ldr	r2, [pc, #444]	@ (8002c28 <dwt_config2+0x444>)
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	486f      	ldr	r0, [pc, #444]	@ (8002c2c <dwt_config2+0x448>)
 8002a6e:	f000 fab0 	bl	8002fd2 <dwt_write32bitoffsetreg>
	}

	/////////////////////////////////////////////////////////////////////////
	//CHAN_CTRL
	temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 8002a72:	2100      	movs	r1, #0
 8002a74:	486e      	ldr	r0, [pc, #440]	@ (8002c30 <dwt_config2+0x44c>)
 8002a76:	f000 fa5a 	bl	8002f2e <dwt_read32bitoffsetreg>
 8002a7a:	62b8      	str	r0, [r7, #40]	@ 0x28
	temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK
 8002a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7e:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8002a82:	f023 031f 	bic.w	r3, r3, #31
 8002a86:	62bb      	str	r3, [r7, #40]	@ 0x28
			| CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));

	if (channel == 9)
 8002a88:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002a8c:	2b09      	cmp	r3, #9
 8002a8e:	d103      	bne.n	8002a98 <dwt_config2+0x2b4>
		temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 8002a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	62bb      	str	r3, [r7, #40]	@ 0x28

	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
			& ((uint32_t) config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	791b      	ldrb	r3, [r3, #4]
 8002a9c:	021b      	lsls	r3, r3, #8
 8002a9e:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
 8002aa2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
			& ((uint32_t) config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	78db      	ldrb	r3, [r3, #3]
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	b2db      	uxtb	r3, r3
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
 8002ab0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
			& ((uint32_t) config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	795b      	ldrb	r3, [r3, #5]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	f003 0306 	and.w	r3, r3, #6
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
 8002ac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	62bb      	str	r3, [r7, #40]	@ 0x28

	dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 8002ac6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4859      	ldr	r0, [pc, #356]	@ (8002c30 <dwt_config2+0x44c>)
 8002acc:	f000 fa81 	bl	8002fd2 <dwt_write32bitoffsetreg>
	/////////////////////////////////////////////////////////////////////////
	//TX_FCTRL
	// Set up TX Preamble Size, PRF and Data Rate
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
			~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
			((uint32_t) config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	799b      	ldrb	r3, [r3, #6]
 8002ad4:	029a      	lsls	r2, r3, #10
					| ((uint32_t) config->txPreambLength)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	785b      	ldrb	r3, [r3, #1]
							<< TX_FCTRL_TXPSR_BIT_OFFSET);
 8002ada:	031b      	lsls	r3, r3, #12
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8002adc:	4313      	orrs	r3, r2
 8002ade:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	2024      	movs	r0, #36	@ 0x24
 8002ae6:	f000 fac7 	bl	8003078 <dwt_modify32bitoffsetreg>

	//DTUNE (SFD timeout)
	// Don't allow 0 - SFD timeout will always be enabled
	if (config->sfdTO == 0) {
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	895b      	ldrh	r3, [r3, #10]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d102      	bne.n	8002af8 <dwt_config2+0x314>
		config->sfdTO = DWT_SFDTOC_DEF;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2281      	movs	r2, #129	@ 0x81
 8002af6:	815a      	strh	r2, [r3, #10]
	}
	dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	895b      	ldrh	r3, [r3, #10]
 8002afc:	461a      	mov	r2, r3
 8002afe:	2102      	movs	r1, #2
 8002b00:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8002b04:	f000 fa8b 	bl	800301e <dwt_write16bitoffsetreg>

	///////////////////////
	// RF
	if (channel == 9) {
 8002b08:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002b0c:	2b09      	cmp	r3, #9
 8002b0e:	d111      	bne.n	8002b34 <dwt_config2+0x350>
		// Setup TX analog for ch9
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 8002b10:	4a48      	ldr	r2, [pc, #288]	@ (8002c34 <dwt_config2+0x450>)
 8002b12:	2100      	movs	r1, #0
 8002b14:	4848      	ldr	r0, [pc, #288]	@ (8002c38 <dwt_config2+0x454>)
 8002b16:	f000 fa5c 	bl	8002fd2 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 8002b1a:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8002b1e:	2100      	movs	r1, #0
 8002b20:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8002b24:	f000 fa7b 	bl	800301e <dwt_write16bitoffsetreg>
		// Setup RX analog for ch9
		dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 8002b28:	4a44      	ldr	r2, [pc, #272]	@ (8002c3c <dwt_config2+0x458>)
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	4844      	ldr	r0, [pc, #272]	@ (8002c40 <dwt_config2+0x45c>)
 8002b2e:	f000 fa50 	bl	8002fd2 <dwt_write32bitoffsetreg>
 8002b32:	e00b      	b.n	8002b4c <dwt_config2+0x368>
	} else {
		// Setup TX analog for ch5
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 8002b34:	4a43      	ldr	r2, [pc, #268]	@ (8002c44 <dwt_config2+0x460>)
 8002b36:	2100      	movs	r1, #0
 8002b38:	483f      	ldr	r0, [pc, #252]	@ (8002c38 <dwt_config2+0x454>)
 8002b3a:	f000 fa4a 	bl	8002fd2 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 8002b3e:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 8002b42:	2100      	movs	r1, #0
 8002b44:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8002b48:	f000 fa69 	bl	800301e <dwt_write16bitoffsetreg>
	}

	dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 8002b4c:	2214      	movs	r2, #20
 8002b4e:	2101      	movs	r1, #1
 8002b50:	483d      	ldr	r0, [pc, #244]	@ (8002c48 <dwt_config2+0x464>)
 8002b52:	f000 fa7f 	bl	8003054 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 8002b56:	220e      	movs	r2, #14
 8002b58:	2102      	movs	r1, #2
 8002b5a:	483c      	ldr	r0, [pc, #240]	@ (8002c4c <dwt_config2+0x468>)
 8002b5c:	f000 fa7a 	bl	8003054 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD); // Extend the lock delay
 8002b60:	2281      	movs	r2, #129	@ 0x81
 8002b62:	2100      	movs	r1, #0
 8002b64:	483a      	ldr	r0, [pc, #232]	@ (8002c50 <dwt_config2+0x46c>)
 8002b66:	f000 fa75 	bl	8003054 <dwt_write8bitoffsetreg>

	//Verify PLL lock bit is cleared
	dwt_write8bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	2044      	movs	r0, #68	@ 0x44
 8002b70:	f000 fa70 	bl	8003054 <dwt_write8bitoffsetreg>

	///////////////////////
	// auto cal the PLL and change to IDLE_PLL state
	dwt_setdwstate(DWT_DW_IDLE);
 8002b74:	2001      	movs	r0, #1
 8002b76:	f000 fb47 	bl	8003208 <dwt_setdwstate>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002b80:	2300      	movs	r3, #0
 8002b82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002b86:	e014      	b.n	8002bb2 <dwt_config2+0x3ce>
		//deca_usleep(DELAY_20uUSec);
		HAL_Delay(1);
 8002b88:	2001      	movs	r0, #1
 8002b8a:	f001 fc7d 	bl	8004488 <HAL_Delay>
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002b8e:	2100      	movs	r1, #0
 8002b90:	2044      	movs	r0, #68	@ 0x44
 8002b92:	f000 fa0c 	bl	8002fae <dwt_read8bitoffsetreg>
 8002b96:	4603      	mov	r3, r0
				& SYS_STATUS_CP_LOCK_BIT_MASK)) {    //PLL is locked
 8002b98:	f003 0302 	and.w	r3, r3, #2
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <dwt_config2+0x3c4>
			flag = 0;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;
 8002ba6:	e008      	b.n	8002bba <dwt_config2+0x3d6>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002ba8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bac:	3301      	adds	r3, #1
 8002bae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002bb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bb6:	2b05      	cmp	r3, #5
 8002bb8:	d9e6      	bls.n	8002b88 <dwt_config2+0x3a4>
		}
	}

	if (flag) {
 8002bba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d002      	beq.n	8002bc8 <dwt_config2+0x3e4>
		return DWT_ERROR;
 8002bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc6:	e02a      	b.n	8002c1e <dwt_config2+0x43a>
	}

	if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	791b      	ldrb	r3, [r3, #4]
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d91b      	bls.n	8002c08 <dwt_config2+0x424>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	791b      	ldrb	r3, [r3, #4]
 8002bd4:	2b18      	cmp	r3, #24
 8002bd6:	d817      	bhi.n	8002c08 <dwt_config2+0x424>
			{
		//load RX LUTs
		/* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
		if (dwt_local_data->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP) {
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	7a5b      	ldrb	r3, [r3, #9]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d105      	bne.n	8002bec <dwt_config2+0x408>
			_dwt_kick_dgc_on_wakeup((int8_t) channel);
 8002be0:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8002be4:	4618      	mov	r0, r3
 8002be6:	f000 faeb 	bl	80031c0 <_dwt_kick_dgc_on_wakeup>
 8002bea:	e004      	b.n	8002bf6 <dwt_config2+0x412>
		}
		/* Else we manually program hard-coded values into the DGC registers. */
		else {
			dwt_configmrxlut(channel);
 8002bec:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 fc17 	bl	8003424 <dwt_configmrxlut>
		}
		dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0,
 8002bf6:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8002bfa:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4814      	ldr	r0, [pc, #80]	@ (8002c54 <dwt_config2+0x470>)
 8002c02:	f000 fa6d 	bl	80030e0 <dwt_modify16bitoffsetreg>
			{
 8002c06:	e005      	b.n	8002c14 <dwt_config2+0x430>
				(uint16_t) ~DGC_CFG_THR_64_BIT_MASK,
				DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
	} else {
		dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0,
 8002c08:	2300      	movs	r3, #0
 8002c0a:	22fe      	movs	r2, #254	@ 0xfe
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	4811      	ldr	r0, [pc, #68]	@ (8002c54 <dwt_config2+0x470>)
 8002c10:	f000 fa91 	bl	8003136 <dwt_modify8bitoffsetreg>
				(uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
	}

	///////////////////////
	// PGF
	error = dwt_pgf_cal(1); //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8002c14:	2001      	movs	r0, #1
 8002c16:	f000 fc8d 	bl	8003534 <dwt_pgf_cal>
 8002c1a:	61b8      	str	r0, [r7, #24]

	return error;
 8002c1c:	69bb      	ldr	r3, [r7, #24]
} // end dwt_configure()
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3734      	adds	r7, #52	@ 0x34
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd90      	pop	{r4, r7, pc}
 8002c26:	bf00      	nop
 8002c28:	af5f584c 	.word	0xaf5f584c
 8002c2c:	0006000c 	.word	0x0006000c
 8002c30:	00010014 	.word	0x00010014
 8002c34:	1c010034 	.word	0x1c010034
 8002c38:	0007001c 	.word	0x0007001c
 8002c3c:	08b5a833 	.word	0x08b5a833
 8002c40:	00070010 	.word	0x00070010
 8002c44:	1c071134 	.word	0x1c071134
 8002c48:	00070050 	.word	0x00070050
 8002c4c:	00070018 	.word	0x00070018
 8002c50:	00090008 	.word	0x00090008
 8002c54:	00030018 	.word	0x00030018

08002c58 <dwt_otp_read>:
 *
 * output parameters
 *tx
 * returns the 32bit of read data
 */
uint32_t dwt_otp_read(uint16_t address) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8002c66:	2201      	movs	r2, #1
 8002c68:	2100      	movs	r1, #0
 8002c6a:	480c      	ldr	r0, [pc, #48]	@ (8002c9c <dwt_otp_read+0x44>)
 8002c6c:	f000 f9d7 	bl	800301e <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8002c70:	88fb      	ldrh	r3, [r7, #6]
 8002c72:	461a      	mov	r2, r3
 8002c74:	2100      	movs	r1, #0
 8002c76:	480a      	ldr	r0, [pc, #40]	@ (8002ca0 <dwt_otp_read+0x48>)
 8002c78:	f000 f9d1 	bl	800301e <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4806      	ldr	r0, [pc, #24]	@ (8002c9c <dwt_otp_read+0x44>)
 8002c82:	f000 f9cc 	bl	800301e <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8002c86:	2100      	movs	r1, #0
 8002c88:	4806      	ldr	r0, [pc, #24]	@ (8002ca4 <dwt_otp_read+0x4c>)
 8002c8a:	f000 f950 	bl	8002f2e <dwt_read32bitoffsetreg>
 8002c8e:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8002c90:	68fb      	ldr	r3, [r7, #12]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	000b0008 	.word	0x000b0008
 8002ca0:	000b0004 	.word	0x000b0004
 8002ca4:	000b0010 	.word	0x000b0010

08002ca8 <dwt_xfer3000>:
 *
 * no return value
 */
void dwt_xfer3000(const uint32_t regFileID, //0x0, 0x04-0x7F ; 0x10000, 0x10004, 0x10008-0x1007F; 0x20000 etc
		const uint16_t indx,     //sub-index, calculated from regFileID 0..0x7F,
		const uint16_t length, uint8_t *buffer, const spi_modes_e mode) {
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	607b      	str	r3, [r7, #4]
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	817b      	strh	r3, [r7, #10]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	813b      	strh	r3, [r7, #8]
	 sprintf(str, "%x, %x\r\n", regFileID, indx);
	 uart_transmit(str, strlen(str));
	 Sleep(10);
	 */
	uint8_t header[2];           // Buffer to compose header in
	uint16_t cnt = 0;             // Counter for length of a header
 8002cba:	2300      	movs	r3, #0
 8002cbc:	83fb      	strh	r3, [r7, #30]

	uint16_t reg_file = 0x1F & ((regFileID + indx) >> 16);
 8002cbe:	897a      	ldrh	r2, [r7, #10]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	0c1b      	lsrs	r3, r3, #16
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	f003 031f 	and.w	r3, r3, #31
 8002ccc:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_offset = 0x7F & (regFileID + indx);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	897b      	ldrh	r3, [r7, #10]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cdc:	837b      	strh	r3, [r7, #26]

	assert(reg_file <= 0x1F);
 8002cde:	8bbb      	ldrh	r3, [r7, #28]
 8002ce0:	2b1f      	cmp	r3, #31
 8002ce2:	d906      	bls.n	8002cf2 <dwt_xfer3000+0x4a>
 8002ce4:	4b74      	ldr	r3, [pc, #464]	@ (8002eb8 <dwt_xfer3000+0x210>)
 8002ce6:	4a75      	ldr	r2, [pc, #468]	@ (8002ebc <dwt_xfer3000+0x214>)
 8002ce8:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8002cec:	4874      	ldr	r0, [pc, #464]	@ (8002ec0 <dwt_xfer3000+0x218>)
 8002cee:	f008 fe57 	bl	800b9a0 <__assert_func>
	assert(reg_offset <= 0x7F);
 8002cf2:	8b7b      	ldrh	r3, [r7, #26]
 8002cf4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002cf6:	d906      	bls.n	8002d06 <dwt_xfer3000+0x5e>
 8002cf8:	4b72      	ldr	r3, [pc, #456]	@ (8002ec4 <dwt_xfer3000+0x21c>)
 8002cfa:	4a70      	ldr	r2, [pc, #448]	@ (8002ebc <dwt_xfer3000+0x214>)
 8002cfc:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 8002d00:	486f      	ldr	r0, [pc, #444]	@ (8002ec0 <dwt_xfer3000+0x218>)
 8002d02:	f008 fe4d 	bl	800b9a0 <__assert_func>
	assert(length < 0x3100);
 8002d06:	893b      	ldrh	r3, [r7, #8]
 8002d08:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8002d0c:	d306      	bcc.n	8002d1c <dwt_xfer3000+0x74>
 8002d0e:	4b6e      	ldr	r3, [pc, #440]	@ (8002ec8 <dwt_xfer3000+0x220>)
 8002d10:	4a6a      	ldr	r2, [pc, #424]	@ (8002ebc <dwt_xfer3000+0x214>)
 8002d12:	f240 11a9 	movw	r1, #425	@ 0x1a9
 8002d16:	486a      	ldr	r0, [pc, #424]	@ (8002ec0 <dwt_xfer3000+0x218>)
 8002d18:	f008 fe42 	bl	800b9a0 <__assert_func>
	assert(
 8002d1c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d22:	d018      	beq.n	8002d56 <dwt_xfer3000+0xae>
 8002d24:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d015      	beq.n	8002d56 <dwt_xfer3000+0xae>
 8002d2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d2c:	f248 0201 	movw	r2, #32769	@ 0x8001
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d010      	beq.n	8002d56 <dwt_xfer3000+0xae>
 8002d34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d36:	f248 0202 	movw	r2, #32770	@ 0x8002
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d00b      	beq.n	8002d56 <dwt_xfer3000+0xae>
 8002d3e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d40:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d006      	beq.n	8002d56 <dwt_xfer3000+0xae>
 8002d48:	4b60      	ldr	r3, [pc, #384]	@ (8002ecc <dwt_xfer3000+0x224>)
 8002d4a:	4a5c      	ldr	r2, [pc, #368]	@ (8002ebc <dwt_xfer3000+0x214>)
 8002d4c:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002d50:	485b      	ldr	r0, [pc, #364]	@ (8002ec0 <dwt_xfer3000+0x218>)
 8002d52:	f008 fe25 	bl	800b9a0 <__assert_func>
					|| mode == DW3000_SPI_AND_OR_16
					|| mode == DW3000_SPI_AND_OR_32);

	// Write message header selecting WRITE operation and addresses as appropriate
	uint16_t addr;
	addr = (uint16_t) ((reg_file << 9) | (reg_offset << 2));
 8002d56:	8bbb      	ldrh	r3, [r7, #28]
 8002d58:	025b      	lsls	r3, r3, #9
 8002d5a:	b21a      	sxth	r2, r3
 8002d5c:	8b7b      	ldrh	r3, [r7, #26]
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	b21b      	sxth	r3, r3
 8002d62:	4313      	orrs	r3, r2
 8002d64:	b21b      	sxth	r3, r3
 8002d66:	833b      	strh	r3, [r7, #24]

	header[0] = (uint8_t) ((mode | addr) >> 8); //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8002d68:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002d6a:	8b3b      	ldrh	r3, [r7, #24]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	743b      	strb	r3, [r7, #16]
	header[1] = (uint8_t) (addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 8002d78:	8b3b      	ldrh	r3, [r7, #24]
 8002d7a:	b25a      	sxtb	r2, r3
 8002d7c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d7e:	b25b      	sxtb	r3, r3
 8002d80:	f003 0303 	and.w	r3, r3, #3
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	4313      	orrs	r3, r2
 8002d88:	b25b      	sxtb	r3, r3
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	747b      	strb	r3, [r7, #17]

	if (/*reg_offset == 0 && */length == 0) { /* Fast Access Commands (FAC)
 8002d8e:	893b      	ldrh	r3, [r7, #8]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d115      	bne.n	8002dc0 <dwt_xfer3000+0x118>
	 * only write operation is possible for this mode
	 * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
	 */
		assert(mode == DW3000_SPI_WR_BIT);
 8002d94:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d9a:	d006      	beq.n	8002daa <dwt_xfer3000+0x102>
 8002d9c:	4b4c      	ldr	r3, [pc, #304]	@ (8002ed0 <dwt_xfer3000+0x228>)
 8002d9e:	4a47      	ldr	r2, [pc, #284]	@ (8002ebc <dwt_xfer3000+0x214>)
 8002da0:	f240 11bb 	movw	r1, #443	@ 0x1bb
 8002da4:	4846      	ldr	r0, [pc, #280]	@ (8002ec0 <dwt_xfer3000+0x218>)
 8002da6:	f008 fdfb 	bl	800b9a0 <__assert_func>

		header[0] = (uint8_t) ((DW3000_SPI_WR_BIT >> 8) | (regFileID << 1)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	743b      	strb	r3, [r7, #16]
				| DW3000_SPI_FAC);
		cnt = 1;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	83fb      	strh	r3, [r7, #30]
 8002dbe:	e015      	b.n	8002dec <dwt_xfer3000+0x144>
	} else if (reg_offset == 0 /*&& length > 0*/
 8002dc0:	8b7b      	ldrh	r3, [r7, #26]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10b      	bne.n	8002dde <dwt_xfer3000+0x136>
			&& (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT)) { /* Fast Access Commands with Read/Write support (FACRW)
 8002dc6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002dc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dcc:	d002      	beq.n	8002dd4 <dwt_xfer3000+0x12c>
 8002dce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d104      	bne.n	8002dde <dwt_xfer3000+0x136>
			 * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
			 */
		header[0] |= DW3000_SPI_FARW;
 8002dd4:	7c3b      	ldrb	r3, [r7, #16]
 8002dd6:	743b      	strb	r3, [r7, #16]
		cnt = 1;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	83fb      	strh	r3, [r7, #30]
 8002ddc:	e006      	b.n	8002dec <dwt_xfer3000+0x144>
	} else { /* Extended Address Mode with Read/Write support (EAMRW)
	 * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
	 * b[1] = addr<<2 | (mode&0x3)
	 */
		header[0] |= DW3000_SPI_EAMRW;
 8002dde:	7c3b      	ldrb	r3, [r7, #16]
 8002de0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	743b      	strb	r3, [r7, #16]
		cnt = 2;
 8002de8:	2302      	movs	r3, #2
 8002dea:	83fb      	strh	r3, [r7, #30]
	}

	switch (mode) {
 8002dec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d026      	beq.n	8002e40 <dwt_xfer3000+0x198>
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	db59      	blt.n	8002eaa <dwt_xfer3000+0x202>
 8002df6:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8002dfa:	2b03      	cmp	r3, #3
 8002dfc:	d855      	bhi.n	8002eaa <dwt_xfer3000+0x202>
	case DW3000_SPI_AND_OR_8:
	case DW3000_SPI_AND_OR_16:
	case DW3000_SPI_AND_OR_32:
	case DW3000_SPI_WR_BIT: {
		uint8_t crc8 = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	75fb      	strb	r3, [r7, #23]
		if (pdw3000local->spicrc != DWT_SPI_CRC_MODE_NO) {
 8002e02:	4b34      	ldr	r3, [pc, #208]	@ (8002ed4 <dwt_xfer3000+0x22c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	7d1b      	ldrb	r3, [r3, #20]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d011      	beq.n	8002e30 <dwt_xfer3000+0x188>
			//generate 8 bit CRC
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002e0c:	8bf9      	ldrh	r1, [r7, #30]
 8002e0e:	f107 0310 	add.w	r3, r7, #16
 8002e12:	2200      	movs	r2, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 f9ad 	bl	8003174 <dwt_generatecrc8>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	75fb      	strb	r3, [r7, #23]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002e1e:	893b      	ldrh	r3, [r7, #8]
 8002e20:	7dfa      	ldrb	r2, [r7, #23]
 8002e22:	4619      	mov	r1, r3
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f9a5 	bl	8003174 <dwt_generatecrc8>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	75fb      	strb	r3, [r7, #23]
		} else {

			// Write it to the SPI
			write(cnt, header, length, buffer);
		}
		break;
 8002e2e:	e03e      	b.n	8002eae <dwt_xfer3000+0x206>
			write(cnt, header, length, buffer);
 8002e30:	893a      	ldrh	r2, [r7, #8]
 8002e32:	f107 0110 	add.w	r1, r7, #16
 8002e36:	8bf8      	ldrh	r0, [r7, #30]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f001 f8f3 	bl	8004024 <write>
		break;
 8002e3e:	e036      	b.n	8002eae <dwt_xfer3000+0x206>
	}
	case DW3000_SPI_RD_BIT: {
		read(cnt, header, length, buffer);
 8002e40:	893a      	ldrh	r2, [r7, #8]
 8002e42:	f107 0110 	add.w	r1, r7, #16
 8002e46:	8bf8      	ldrh	r0, [r7, #30]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f001 f94f 	bl	80040ec <read>

		//check that the SPI read has correct CRC-8 byte
		//also don't do for SPICRC_CFG_ID register itself to prevent infinite recursion
		if ((pdw3000local->spicrc == DWT_SPI_CRC_MODE_WRRD)
 8002e4e:	4b21      	ldr	r3, [pc, #132]	@ (8002ed4 <dwt_xfer3000+0x22c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	7d1b      	ldrb	r3, [r3, #20]
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d129      	bne.n	8002eac <dwt_xfer3000+0x204>
				&& (regFileID != SPICRC_CFG_ID)) {
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2b18      	cmp	r3, #24
 8002e5c:	d026      	beq.n	8002eac <dwt_xfer3000+0x204>
			uint8_t crc8, dwcrc8;
			//generate 8 bit CRC from the read data
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002e5e:	8bf9      	ldrh	r1, [r7, #30]
 8002e60:	f107 0310 	add.w	r3, r7, #16
 8002e64:	2200      	movs	r2, #0
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f984 	bl	8003174 <dwt_generatecrc8>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	75bb      	strb	r3, [r7, #22]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002e70:	893b      	ldrh	r3, [r7, #8]
 8002e72:	7dba      	ldrb	r2, [r7, #22]
 8002e74:	4619      	mov	r1, r3
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f97c 	bl	8003174 <dwt_generatecrc8>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	75bb      	strb	r3, [r7, #22]

			//read the CRC that was generated in the DW3000 for the read transaction
			dwcrc8 = dwt_read8bitoffsetreg(SPICRC_CFG_ID, 0);
 8002e80:	2100      	movs	r1, #0
 8002e82:	2018      	movs	r0, #24
 8002e84:	f000 f893 	bl	8002fae <dwt_read8bitoffsetreg>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	757b      	strb	r3, [r7, #21]

			//if the two CRC don't match report SPI read error
			//potential problem in callback if it will try to read/write SPI with CRC again.
			if (crc8 != dwcrc8) {
 8002e8c:	7dba      	ldrb	r2, [r7, #22]
 8002e8e:	7d7b      	ldrb	r3, [r7, #21]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d00b      	beq.n	8002eac <dwt_xfer3000+0x204>
				if (pdw3000local->cbSPIRDErr != NULL)
 8002e94:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed4 <dwt_xfer3000+0x22c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d006      	beq.n	8002eac <dwt_xfer3000+0x204>
					pdw3000local->cbSPIRDErr();
 8002e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed4 <dwt_xfer3000+0x22c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea4:	4798      	blx	r3
			}

		}
		break;
 8002ea6:	e001      	b.n	8002eac <dwt_xfer3000+0x204>
 8002ea8:	e7ff      	b.n	8002eaa <dwt_xfer3000+0x202>
	}
	default:
		while (1)
 8002eaa:	e7fd      	b.n	8002ea8 <dwt_xfer3000+0x200>
		break;
 8002eac:	bf00      	nop
			;
		break;
	}

} // end dwt_xfer3000()
 8002eae:	bf00      	nop
 8002eb0:	3720      	adds	r7, #32
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	0800c94c 	.word	0x0800c94c
 8002ebc:	0800cac8 	.word	0x0800cac8
 8002ec0:	0800c960 	.word	0x0800c960
 8002ec4:	0800c97c 	.word	0x0800c97c
 8002ec8:	0800c990 	.word	0x0800c990
 8002ecc:	0800c9a0 	.word	0x0800c9a0
 8002ed0:	0800ca38 	.word	0x0800ca38
 8002ed4:	200000ac 	.word	0x200000ac

08002ed8 <dwt_writetodevice>:
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	607b      	str	r3, [r7, #4]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	817b      	strh	r3, [r7, #10]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 8002eea:	893a      	ldrh	r2, [r7, #8]
 8002eec:	8979      	ldrh	r1, [r7, #10]
 8002eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f7ff fed6 	bl	8002ca8 <dwt_xfer3000>
}
 8002efc:	bf00      	nop
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <dwt_readfromdevice>:
 *
 * no return value
 */
//static
void dwt_readfromdevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af02      	add	r7, sp, #8
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	607b      	str	r3, [r7, #4]
 8002f0e:	460b      	mov	r3, r1
 8002f10:	817b      	strh	r3, [r7, #10]
 8002f12:	4613      	mov	r3, r2
 8002f14:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 8002f16:	893a      	ldrh	r2, [r7, #8]
 8002f18:	8979      	ldrh	r1, [r7, #10]
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f7ff fec1 	bl	8002ca8 <dwt_xfer3000>
}
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b086      	sub	sp, #24
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
 8002f36:	460b      	mov	r3, r1
 8002f38:	807b      	strh	r3, [r7, #2]
	int j;
	uint32_t regval = 0;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	613b      	str	r3, [r7, #16]
	uint8_t buffer[4];

	dwt_readfromdevice(regFileID, regOffset, 4, buffer); // Read 4 bytes (32-bits) register into buffer
 8002f3e:	f107 030c 	add.w	r3, r7, #12
 8002f42:	8879      	ldrh	r1, [r7, #2]
 8002f44:	2204      	movs	r2, #4
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f7ff ffdc 	bl	8002f04 <dwt_readfromdevice>

	for (j = 3; j >= 0; j--) {
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	e00b      	b.n	8002f6a <dwt_read32bitoffsetreg+0x3c>
		regval = (regval << 8) + buffer[j];
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	021b      	lsls	r3, r3, #8
 8002f56:	f107 010c 	add.w	r1, r7, #12
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	440a      	add	r2, r1
 8002f5e:	7812      	ldrb	r2, [r2, #0]
 8002f60:	4413      	add	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
	for (j = 3; j >= 0; j--) {
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	617b      	str	r3, [r7, #20]
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	daf0      	bge.n	8002f52 <dwt_read32bitoffsetreg+0x24>
	}

	return (regval);
 8002f70:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8002f72:	4618      	mov	r0, r3
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <dwt_read16bitoffsetreg>:
 *
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b084      	sub	sp, #16
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	460b      	mov	r3, r1
 8002f84:	807b      	strh	r3, [r7, #2]
	uint16_t regval = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	81fb      	strh	r3, [r7, #14]
	uint8_t buffer[2];

	dwt_readfromdevice(regFileID, regOffset, 2, buffer); // Read 2 bytes (16-bits) register into buffer
 8002f8a:	f107 030c 	add.w	r3, r7, #12
 8002f8e:	8879      	ldrh	r1, [r7, #2]
 8002f90:	2202      	movs	r2, #2
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff ffb6 	bl	8002f04 <dwt_readfromdevice>

	regval = (uint16_t) ((uint16_t) buffer[1] << 8) + buffer[0];
 8002f98:	7b7b      	ldrb	r3, [r7, #13]
 8002f9a:	021b      	lsls	r3, r3, #8
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	7b3a      	ldrb	r2, [r7, #12]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	81fb      	strh	r3, [r7, #14]
	return regval;
 8002fa4:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <dwt_read8bitoffsetreg>:
 *
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b084      	sub	sp, #16
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	807b      	strh	r3, [r7, #2]
	uint8_t regval;

	dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8002fba:	f107 030f 	add.w	r3, r7, #15
 8002fbe:	8879      	ldrh	r1, [r7, #2]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff ff9e 	bl	8002f04 <dwt_readfromdevice>

	return regval;
 8002fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint32_t regval) {
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b086      	sub	sp, #24
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	60f8      	str	r0, [r7, #12]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	607a      	str	r2, [r7, #4]
 8002fde:	817b      	strh	r3, [r7, #10]
	int j;
	uint8_t buffer[4];

	for (j = 0; j < 4; j++) {
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	e00d      	b.n	8003002 <dwt_write32bitoffsetreg+0x30>
		buffer[j] = (uint8_t) regval;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	b2d9      	uxtb	r1, r3
 8002fea:	f107 0210 	add.w	r2, r7, #16
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	460a      	mov	r2, r1
 8002ff4:	701a      	strb	r2, [r3, #0]
		regval >>= 8;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	0a1b      	lsrs	r3, r3, #8
 8002ffa:	607b      	str	r3, [r7, #4]
	for (j = 0; j < 4; j++) {
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	3301      	adds	r3, #1
 8003000:	617b      	str	r3, [r7, #20]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2b03      	cmp	r3, #3
 8003006:	ddee      	ble.n	8002fe6 <dwt_write32bitoffsetreg+0x14>
	}

	dwt_writetodevice(regFileID, regOffset, 4, buffer);
 8003008:	f107 0310 	add.w	r3, r7, #16
 800300c:	8979      	ldrh	r1, [r7, #10]
 800300e:	2204      	movs	r2, #4
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f7ff ff61 	bl	8002ed8 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8003016:	bf00      	nop
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint16_t regval) {
 800301e:	b580      	push	{r7, lr}
 8003020:	b084      	sub	sp, #16
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
 8003026:	460b      	mov	r3, r1
 8003028:	807b      	strh	r3, [r7, #2]
 800302a:	4613      	mov	r3, r2
 800302c:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[2];

	buffer[0] = (uint8_t) regval;
 800302e:	883b      	ldrh	r3, [r7, #0]
 8003030:	b2db      	uxtb	r3, r3
 8003032:	733b      	strb	r3, [r7, #12]
	buffer[1] = regval >> 8;
 8003034:	883b      	ldrh	r3, [r7, #0]
 8003036:	0a1b      	lsrs	r3, r3, #8
 8003038:	b29b      	uxth	r3, r3
 800303a:	b2db      	uxtb	r3, r3
 800303c:	737b      	strb	r3, [r7, #13]

	dwt_writetodevice(regFileID, regOffset, 2, buffer);
 800303e:	f107 030c 	add.w	r3, r7, #12
 8003042:	8879      	ldrh	r1, [r7, #2]
 8003044:	2202      	movs	r2, #2
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7ff ff46 	bl	8002ed8 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint8_t regval) {
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	460b      	mov	r3, r1
 800305e:	807b      	strh	r3, [r7, #2]
 8003060:	4613      	mov	r3, r2
 8003062:	707b      	strb	r3, [r7, #1]
	//uint8_t   buf[1];
	//buf[0] = regval;
	dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8003064:	1c7b      	adds	r3, r7, #1
 8003066:	8879      	ldrh	r1, [r7, #2]
 8003068:	2201      	movs	r2, #1
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f7ff ff34 	bl	8002ed8 <dwt_writetodevice>
}
 8003070:	bf00      	nop
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint32_t _and, const uint32_t _or) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b088      	sub	sp, #32
 800307c:	af02      	add	r7, sp, #8
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	607a      	str	r2, [r7, #4]
 8003082:	603b      	str	r3, [r7, #0]
 8003084:	460b      	mov	r3, r1
 8003086:	817b      	strh	r3, [r7, #10]
	uint8_t buf[8];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	b2db      	uxtb	r3, r3
 800308c:	743b      	strb	r3, [r7, #16]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	0a1b      	lsrs	r3, r3, #8
 8003092:	b2db      	uxtb	r3, r3
 8003094:	747b      	strb	r3, [r7, #17]
	buf[2] = (uint8_t) (_and >> 16);    // &0xFF;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	0c1b      	lsrs	r3, r3, #16
 800309a:	b2db      	uxtb	r3, r3
 800309c:	74bb      	strb	r3, [r7, #18]
	buf[3] = (uint8_t) (_and >> 24);    // &0xFF;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	0e1b      	lsrs	r3, r3, #24
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	74fb      	strb	r3, [r7, #19]
	buf[4] = (uint8_t) _or;    //        &0xFF;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	753b      	strb	r3, [r7, #20]
	buf[5] = (uint8_t) (_or >> 8);    //   &0xFF;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	0a1b      	lsrs	r3, r3, #8
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	757b      	strb	r3, [r7, #21]
	buf[6] = (uint8_t) (_or >> 16);    //  &0xFF;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	0c1b      	lsrs	r3, r3, #16
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	75bb      	strb	r3, [r7, #22]
	buf[7] = (uint8_t) (_or >> 24);    //  &0xFF;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	0e1b      	lsrs	r3, r3, #24
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 80030c4:	f107 0310 	add.w	r3, r7, #16
 80030c8:	8979      	ldrh	r1, [r7, #10]
 80030ca:	f248 0203 	movw	r2, #32771	@ 0x8003
 80030ce:	9200      	str	r2, [sp, #0]
 80030d0:	2208      	movs	r2, #8
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f7ff fde8 	bl	8002ca8 <dwt_xfer3000>
}
 80030d8:	bf00      	nop
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint16_t _and, const uint16_t _or) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b088      	sub	sp, #32
 80030e4:	af02      	add	r7, sp, #8
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	4608      	mov	r0, r1
 80030ea:	4611      	mov	r1, r2
 80030ec:	461a      	mov	r2, r3
 80030ee:	4603      	mov	r3, r0
 80030f0:	817b      	strh	r3, [r7, #10]
 80030f2:	460b      	mov	r3, r1
 80030f4:	813b      	strh	r3, [r7, #8]
 80030f6:	4613      	mov	r3, r2
 80030f8:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[4];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 80030fa:	893b      	ldrh	r3, [r7, #8]
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 8003100:	893b      	ldrh	r3, [r7, #8]
 8003102:	0a1b      	lsrs	r3, r3, #8
 8003104:	b29b      	uxth	r3, r3
 8003106:	b2db      	uxtb	r3, r3
 8003108:	757b      	strb	r3, [r7, #21]
	buf[2] = (uint8_t) _or;    //        &0xFF;
 800310a:	88fb      	ldrh	r3, [r7, #6]
 800310c:	b2db      	uxtb	r3, r3
 800310e:	75bb      	strb	r3, [r7, #22]
	buf[3] = (uint8_t) (_or >> 8);    //   &0xFF;
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	b29b      	uxth	r3, r3
 8003116:	b2db      	uxtb	r3, r3
 8003118:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 800311a:	f107 0314 	add.w	r3, r7, #20
 800311e:	8979      	ldrh	r1, [r7, #10]
 8003120:	f248 0202 	movw	r2, #32770	@ 0x8002
 8003124:	9200      	str	r2, [sp, #0]
 8003126:	2204      	movs	r2, #4
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f7ff fdbd 	bl	8002ca8 <dwt_xfer3000>
}
 800312e:	bf00      	nop
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset,
		const uint8_t _and, const uint8_t _or) {
 8003136:	b580      	push	{r7, lr}
 8003138:	b086      	sub	sp, #24
 800313a:	af02      	add	r7, sp, #8
 800313c:	6078      	str	r0, [r7, #4]
 800313e:	4608      	mov	r0, r1
 8003140:	4611      	mov	r1, r2
 8003142:	461a      	mov	r2, r3
 8003144:	4603      	mov	r3, r0
 8003146:	807b      	strh	r3, [r7, #2]
 8003148:	460b      	mov	r3, r1
 800314a:	707b      	strb	r3, [r7, #1]
 800314c:	4613      	mov	r3, r2
 800314e:	703b      	strb	r3, [r7, #0]
	uint8_t buf[2];
	buf[0] = _and;
 8003150:	787b      	ldrb	r3, [r7, #1]
 8003152:	733b      	strb	r3, [r7, #12]
	buf[1] = _or;
 8003154:	783b      	ldrb	r3, [r7, #0]
 8003156:	737b      	strb	r3, [r7, #13]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_8);
 8003158:	f107 030c 	add.w	r3, r7, #12
 800315c:	8879      	ldrh	r1, [r7, #2]
 800315e:	f248 0201 	movw	r2, #32769	@ 0x8001
 8003162:	9200      	str	r2, [sp, #0]
 8003164:	2202      	movs	r2, #2
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7ff fd9e 	bl	8002ca8 <dwt_xfer3000>
}
 800316c:	bf00      	nop
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <dwt_generatecrc8>:
 * output parameters
 *
 * returns 8-bit calculate CRC value
 */
uint8_t dwt_generatecrc8(const uint8_t *byteArray, int len,
		uint8_t crcRemainderInit) {
 8003174:	b480      	push	{r7}
 8003176:	b087      	sub	sp, #28
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	4613      	mov	r3, r2
 8003180:	71fb      	strb	r3, [r7, #7]
	int byte;

	/*
	 * Divide the message by the polynomial, a byte at a time.
	 */
	for (byte = 0; byte < len; ++byte) {
 8003182:	2300      	movs	r3, #0
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	e00d      	b.n	80031a4 <dwt_generatecrc8+0x30>
		data = byteArray[byte] ^ crcRemainderInit;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	4413      	add	r3, r2
 800318e:	781a      	ldrb	r2, [r3, #0]
 8003190:	79fb      	ldrb	r3, [r7, #7]
 8003192:	4053      	eors	r3, r2
 8003194:	74fb      	strb	r3, [r7, #19]
		crcRemainderInit = crcTable[data];    // ^ (crcRemainderInit << 8);
 8003196:	7cfb      	ldrb	r3, [r7, #19]
 8003198:	4a08      	ldr	r2, [pc, #32]	@ (80031bc <dwt_generatecrc8+0x48>)
 800319a:	5cd3      	ldrb	r3, [r2, r3]
 800319c:	71fb      	strb	r3, [r7, #7]
	for (byte = 0; byte < len; ++byte) {
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	3301      	adds	r3, #1
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	dbed      	blt.n	8003188 <dwt_generatecrc8+0x14>
	}

	/*
	 * The final remainder is the CRC.
	 */
	return (crcRemainderInit);
 80031ac:	79fb      	ldrb	r3, [r7, #7]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	371c      	adds	r7, #28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	200000b0 	.word	0x200000b0

080031c0 <_dwt_kick_dgc_on_wakeup>:
 * output parameters
 *
 * no return value
 */

void _dwt_kick_dgc_on_wakeup(int8_t channel) {
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	71fb      	strb	r3, [r7, #7]
	/* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
	if (channel == 5) {
 80031ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ce:	2b05      	cmp	r3, #5
 80031d0:	d107      	bne.n	80031e2 <_dwt_kick_dgc_on_wakeup+0x22>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 80031d2:	2340      	movs	r3, #64	@ 0x40
 80031d4:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80031d8:	2100      	movs	r1, #0
 80031da:	480a      	ldr	r0, [pc, #40]	@ (8003204 <_dwt_kick_dgc_on_wakeup+0x44>)
 80031dc:	f7ff ff4c 	bl	8003078 <dwt_modify32bitoffsetreg>
	} else if (channel == 9) {
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
				(DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET)
						| OTP_CFG_DGC_KICK_BIT_MASK);
	}
}
 80031e0:	e00b      	b.n	80031fa <_dwt_kick_dgc_on_wakeup+0x3a>
	} else if (channel == 9) {
 80031e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e6:	2b09      	cmp	r3, #9
 80031e8:	d107      	bne.n	80031fa <_dwt_kick_dgc_on_wakeup+0x3a>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 80031ea:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 80031ee:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80031f2:	2100      	movs	r1, #0
 80031f4:	4803      	ldr	r0, [pc, #12]	@ (8003204 <_dwt_kick_dgc_on_wakeup+0x44>)
 80031f6:	f7ff ff3f 	bl	8003078 <dwt_modify32bitoffsetreg>
}
 80031fa:	bf00      	nop
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	000b0008 	.word	0x000b0008

08003208 <dwt_setdwstate>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(int state) {
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
	if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d109      	bne.n	800322a <dwt_setdwstate+0x22>
	//NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
	{
		//switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
		dwt_force_clocks(FORCE_CLK_AUTO);
 8003216:	2005      	movs	r0, #5
 8003218:	f000 fc74 	bl	8003b04 <dwt_force_clocks>
		dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 800321c:	2301      	movs	r3, #1
 800321e:	22ff      	movs	r2, #255	@ 0xff
 8003220:	2101      	movs	r1, #1
 8003222:	481b      	ldr	r0, [pc, #108]	@ (8003290 <dwt_setdwstate+0x88>)
 8003224:	f7ff ff87 	bl	8003136 <dwt_modify8bitoffsetreg>
				(uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK,
				SEQ_CTRL_FORCE2INIT_BIT_MASK);
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
				(uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
	}
}
 8003228:	e02e      	b.n	8003288 <dwt_setdwstate+0x80>
	} else if (state == DWT_DW_IDLE_RC) //Change state to IDLE_RC and clear auto INIT2IDLE bit
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b02      	cmp	r3, #2
 800322e:	d117      	bne.n	8003260 <dwt_setdwstate+0x58>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 8003230:	2303      	movs	r3, #3
 8003232:	22ff      	movs	r2, #255	@ 0xff
 8003234:	2100      	movs	r1, #0
 8003236:	4817      	ldr	r0, [pc, #92]	@ (8003294 <dwt_setdwstate+0x8c>)
 8003238:	f7ff ff7d 	bl	8003136 <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 800323c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8003240:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003244:	2100      	movs	r1, #0
 8003246:	4812      	ldr	r0, [pc, #72]	@ (8003290 <dwt_setdwstate+0x88>)
 8003248:	f7ff ff16 	bl	8003078 <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 800324c:	2300      	movs	r3, #0
 800324e:	227f      	movs	r2, #127	@ 0x7f
 8003250:	2102      	movs	r1, #2
 8003252:	480f      	ldr	r0, [pc, #60]	@ (8003290 <dwt_setdwstate+0x88>)
 8003254:	f7ff ff6f 	bl	8003136 <dwt_modify8bitoffsetreg>
		dwt_force_clocks(FORCE_CLK_AUTO);
 8003258:	2005      	movs	r0, #5
 800325a:	f000 fc53 	bl	8003b04 <dwt_force_clocks>
}
 800325e:	e013      	b.n	8003288 <dwt_setdwstate+0x80>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 8003260:	2301      	movs	r3, #1
 8003262:	22ff      	movs	r2, #255	@ 0xff
 8003264:	2100      	movs	r1, #0
 8003266:	480b      	ldr	r0, [pc, #44]	@ (8003294 <dwt_setdwstate+0x8c>)
 8003268:	f7ff ff65 	bl	8003136 <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 800326c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8003270:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003274:	2100      	movs	r1, #0
 8003276:	4806      	ldr	r0, [pc, #24]	@ (8003290 <dwt_setdwstate+0x88>)
 8003278:	f7ff fefe 	bl	8003078 <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 800327c:	2300      	movs	r3, #0
 800327e:	227f      	movs	r2, #127	@ 0x7f
 8003280:	2102      	movs	r1, #2
 8003282:	4803      	ldr	r0, [pc, #12]	@ (8003290 <dwt_setdwstate+0x88>)
 8003284:	f7ff ff57 	bl	8003136 <dwt_modify8bitoffsetreg>
}
 8003288:	bf00      	nop
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	00110008 	.word	0x00110008
 8003294:	00110004 	.word	0x00110004

08003298 <dwt_setfinegraintxseq>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setfinegraintxseq(int enable) {
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
	if (enable) {
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <dwt_setfinegraintxseq+0x1a>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_ENABLE);
 80032a6:	4a07      	ldr	r2, [pc, #28]	@ (80032c4 <dwt_setfinegraintxseq+0x2c>)
 80032a8:	2102      	movs	r1, #2
 80032aa:	4807      	ldr	r0, [pc, #28]	@ (80032c8 <dwt_setfinegraintxseq+0x30>)
 80032ac:	f7ff fe91 	bl	8002fd2 <dwt_write32bitoffsetreg>
	} else {
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
	}
}
 80032b0:	e004      	b.n	80032bc <dwt_setfinegraintxseq+0x24>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
 80032b2:	4a06      	ldr	r2, [pc, #24]	@ (80032cc <dwt_setfinegraintxseq+0x34>)
 80032b4:	2102      	movs	r1, #2
 80032b6:	4804      	ldr	r0, [pc, #16]	@ (80032c8 <dwt_setfinegraintxseq+0x30>)
 80032b8:	f7ff fe8b 	bl	8002fd2 <dwt_write32bitoffsetreg>
}
 80032bc:	bf00      	nop
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	04d28874 	.word	0x04d28874
 80032c8:	00110010 	.word	0x00110010
 80032cc:	00d20010 	.word	0x00d20010

080032d0 <dwt_setlnapamode>:
 *                          : to disable LNA/PA set the bits to 0
 * output parameters
 *
 * no return value
 */
void dwt_setlnapamode(int lna_pa) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
	uint32_t gpio_mode = dwt_read32bitreg(GPIO_MODE_ID);
 80032d8:	2100      	movs	r1, #0
 80032da:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80032de:	f7ff fe26 	bl	8002f2e <dwt_read32bitoffsetreg>
 80032e2:	60f8      	str	r0, [r7, #12]
	gpio_mode &= (~(GPIO_MODE_MSGP0_MODE_BIT_MASK
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4b14      	ldr	r3, [pc, #80]	@ (8003338 <dwt_setlnapamode+0x68>)
 80032e8:	4013      	ands	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
			| GPIO_MODE_MSGP1_MODE_BIT_MASK | GPIO_MODE_MSGP4_MODE_BIT_MASK
			| GPIO_MODE_MSGP5_MODE_BIT_MASK | GPIO_MODE_MSGP6_MODE_BIT_MASK)); //clear GPIO 4, 5, 6, configuration
	if (lna_pa & DWT_LNA_ENABLE) {
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <dwt_setlnapamode+0x2e>
		gpio_mode |= GPIO_PIN6_EXTRX;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032fc:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_PA_ENABLE) {
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <dwt_setlnapamode+0x40>
		gpio_mode |= (GPIO_PIN4_EXTDA | GPIO_PIN5_EXTTX);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f443 4310 	orr.w	r3, r3, #36864	@ 0x9000
 800330e:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_TXRX_EN) {
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <dwt_setlnapamode+0x52>
		gpio_mode |= (GPIO_PIN0_EXTTXE | GPIO_PIN1_EXTRXE);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f043 0312 	orr.w	r3, r3, #18
 8003320:	60fb      	str	r3, [r7, #12]
	}

	dwt_write32bitreg(GPIO_MODE_ID, gpio_mode);
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	2100      	movs	r1, #0
 8003326:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 800332a:	f7ff fe52 	bl	8002fd2 <dwt_write32bitoffsetreg>
}
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	ffe00fc0 	.word	0xffe00fc0

0800333c <dwt_readdevid>:
 *
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void) {
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
	return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8003340:	2100      	movs	r1, #0
 8003342:	2000      	movs	r0, #0
 8003344:	f7ff fdf3 	bl	8002f2e <dwt_read32bitoffsetreg>
 8003348:	4603      	mov	r3, r0
}
 800334a:	4618      	mov	r0, r3
 800334c:	bd80      	pop	{r7, pc}
	...

08003350 <dwt_configuretxrf>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config) {
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
	if (config->PGcount == 0) {
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	891b      	ldrh	r3, [r3, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d107      	bne.n	8003370 <dwt_configuretxrf+0x20>
		// Configure RF TX PG_DELAY
		dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, config->PGdly);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	461a      	mov	r2, r3
 8003366:	2100      	movs	r1, #0
 8003368:	4811      	ldr	r0, [pc, #68]	@ (80033b0 <dwt_configuretxrf+0x60>)
 800336a:	f7ff fe73 	bl	8003054 <dwt_write8bitoffsetreg>
 800336e:	e013      	b.n	8003398 <dwt_configuretxrf+0x48>
	} else {
		uint8_t channel = 5;
 8003370:	2305      	movs	r3, #5
 8003372:	73fb      	strb	r3, [r7, #15]
		if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1) {
 8003374:	2100      	movs	r1, #0
 8003376:	480f      	ldr	r0, [pc, #60]	@ (80033b4 <dwt_configuretxrf+0x64>)
 8003378:	f7ff fe19 	bl	8002fae <dwt_read8bitoffsetreg>
 800337c:	4603      	mov	r3, r0
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <dwt_configuretxrf+0x3a>
			channel = 9;
 8003386:	2309      	movs	r3, #9
 8003388:	73fb      	strb	r3, [r7, #15]
		}
		dwt_calcbandwidthadj(config->PGcount, channel);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	891b      	ldrh	r3, [r3, #8]
 800338e:	7bfa      	ldrb	r2, [r7, #15]
 8003390:	4611      	mov	r1, r2
 8003392:	4618      	mov	r0, r3
 8003394:	f000 fe00 	bl	8003f98 <dwt_calcbandwidthadj>
	}

	// Configure TX power
	dwt_write32bitreg(TX_POWER_ID, config->power);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	461a      	mov	r2, r3
 800339e:	2100      	movs	r1, #0
 80033a0:	4805      	ldr	r0, [pc, #20]	@ (80033b8 <dwt_configuretxrf+0x68>)
 80033a2:	f7ff fe16 	bl	8002fd2 <dwt_write32bitoffsetreg>
}
 80033a6:	bf00      	nop
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	0007001c 	.word	0x0007001c
 80033b4:	00010014 	.word	0x00010014
 80033b8:	0001000c 	.word	0x0001000c

080033bc <get_sts_mnth>:
 */
void dwt_configurestsloadiv(void) {
	dwt_or8bitoffsetreg(STS_CTRL_ID, 0, STS_CTRL_LOAD_IV_BIT_MASK);
}

uint16_t get_sts_mnth(uint16_t cipher, uint8_t threshold, uint8_t shift_val) {
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	80fb      	strh	r3, [r7, #6]
 80033c6:	460b      	mov	r3, r1
 80033c8:	717b      	strb	r3, [r7, #5]
 80033ca:	4613      	mov	r3, r2
 80033cc:	713b      	strb	r3, [r7, #4]
	uint32_t value;
	uint16_t mod_val;

	value = cipher * (uint32_t) threshold;
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	797a      	ldrb	r2, [r7, #5]
 80033d2:	fb02 f303 	mul.w	r3, r2, r3
 80033d6:	60fb      	str	r3, [r7, #12]
	if (shift_val == 3) {
 80033d8:	793b      	ldrb	r3, [r7, #4]
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d107      	bne.n	80033ee <get_sts_mnth+0x32>
		value *= SQRT_FACTOR; //Factor to sqrt(2)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	22b5      	movs	r2, #181	@ 0xb5
 80033e2:	fb02 f303 	mul.w	r3, r2, r3
 80033e6:	60fb      	str	r3, [r7, #12]
		value >>= SQRT_SHIFT_VAL;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	09db      	lsrs	r3, r3, #7
 80033ec:	60fb      	str	r3, [r7, #12]
	}

	mod_val = value % MOD_VALUE + HALF_MOD;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80033fc:	817b      	strh	r3, [r7, #10]
	value >>= SHIFT_VALUE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	0adb      	lsrs	r3, r3, #11
 8003402:	60fb      	str	r3, [r7, #12]
	/* Check if modulo greater than MOD_VALUE, if yes add 1 */
	if (mod_val >= MOD_VALUE)
 8003404:	897b      	ldrh	r3, [r7, #10]
 8003406:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800340a:	d302      	bcc.n	8003412 <get_sts_mnth+0x56>
		value += 1;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	3301      	adds	r3, #1
 8003410:	60fb      	str	r3, [r7, #12]

	return (uint16_t) value;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	b29b      	uxth	r3, r3
}
 8003416:	4618      	mov	r0, r3
 8003418:	3714      	adds	r7, #20
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <dwt_configmrxlut>:
 * input parameters
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(int channel) {
 8003424:	b580      	push	{r7, lr}
 8003426:	b08a      	sub	sp, #40	@ 0x28
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
	uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]

	if (channel == 5) {
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b05      	cmp	r3, #5
 8003434:	d10e      	bne.n	8003454 <dwt_configmrxlut+0x30>
		lut0 = (uint32_t) CH5_DGC_LUT_0;
 8003436:	4b27      	ldr	r3, [pc, #156]	@ (80034d4 <dwt_configmrxlut+0xb0>)
 8003438:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH5_DGC_LUT_1;
 800343a:	4b27      	ldr	r3, [pc, #156]	@ (80034d8 <dwt_configmrxlut+0xb4>)
 800343c:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH5_DGC_LUT_2;
 800343e:	4b27      	ldr	r3, [pc, #156]	@ (80034dc <dwt_configmrxlut+0xb8>)
 8003440:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH5_DGC_LUT_3;
 8003442:	4b27      	ldr	r3, [pc, #156]	@ (80034e0 <dwt_configmrxlut+0xbc>)
 8003444:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH5_DGC_LUT_4;
 8003446:	4b27      	ldr	r3, [pc, #156]	@ (80034e4 <dwt_configmrxlut+0xc0>)
 8003448:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH5_DGC_LUT_5;
 800344a:	4b27      	ldr	r3, [pc, #156]	@ (80034e8 <dwt_configmrxlut+0xc4>)
 800344c:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH5_DGC_LUT_6;
 800344e:	4b27      	ldr	r3, [pc, #156]	@ (80034ec <dwt_configmrxlut+0xc8>)
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	e00d      	b.n	8003470 <dwt_configmrxlut+0x4c>
	} else {
		lut0 = (uint32_t) CH9_DGC_LUT_0;
 8003454:	4b26      	ldr	r3, [pc, #152]	@ (80034f0 <dwt_configmrxlut+0xcc>)
 8003456:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH9_DGC_LUT_1;
 8003458:	4b26      	ldr	r3, [pc, #152]	@ (80034f4 <dwt_configmrxlut+0xd0>)
 800345a:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH9_DGC_LUT_2;
 800345c:	4b26      	ldr	r3, [pc, #152]	@ (80034f8 <dwt_configmrxlut+0xd4>)
 800345e:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH9_DGC_LUT_3;
 8003460:	4b26      	ldr	r3, [pc, #152]	@ (80034fc <dwt_configmrxlut+0xd8>)
 8003462:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH9_DGC_LUT_4;
 8003464:	4b26      	ldr	r3, [pc, #152]	@ (8003500 <dwt_configmrxlut+0xdc>)
 8003466:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH9_DGC_LUT_5;
 8003468:	4b26      	ldr	r3, [pc, #152]	@ (8003504 <dwt_configmrxlut+0xe0>)
 800346a:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH9_DGC_LUT_6;
 800346c:	4b25      	ldr	r3, [pc, #148]	@ (8003504 <dwt_configmrxlut+0xe0>)
 800346e:	60fb      	str	r3, [r7, #12]
	}
	dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 8003470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003472:	2100      	movs	r1, #0
 8003474:	4824      	ldr	r0, [pc, #144]	@ (8003508 <dwt_configmrxlut+0xe4>)
 8003476:	f7ff fdac 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 800347a:	6a3a      	ldr	r2, [r7, #32]
 800347c:	2100      	movs	r1, #0
 800347e:	4823      	ldr	r0, [pc, #140]	@ (800350c <dwt_configmrxlut+0xe8>)
 8003480:	f7ff fda7 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 8003484:	69fa      	ldr	r2, [r7, #28]
 8003486:	2100      	movs	r1, #0
 8003488:	4821      	ldr	r0, [pc, #132]	@ (8003510 <dwt_configmrxlut+0xec>)
 800348a:	f7ff fda2 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	2100      	movs	r1, #0
 8003492:	4820      	ldr	r0, [pc, #128]	@ (8003514 <dwt_configmrxlut+0xf0>)
 8003494:	f7ff fd9d 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	2100      	movs	r1, #0
 800349c:	481e      	ldr	r0, [pc, #120]	@ (8003518 <dwt_configmrxlut+0xf4>)
 800349e:	f7ff fd98 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	2100      	movs	r1, #0
 80034a6:	481d      	ldr	r0, [pc, #116]	@ (800351c <dwt_configmrxlut+0xf8>)
 80034a8:	f7ff fd93 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	2100      	movs	r1, #0
 80034b0:	481b      	ldr	r0, [pc, #108]	@ (8003520 <dwt_configmrxlut+0xfc>)
 80034b2:	f7ff fd8e 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 80034b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003524 <dwt_configmrxlut+0x100>)
 80034b8:	2100      	movs	r1, #0
 80034ba:	481b      	ldr	r0, [pc, #108]	@ (8003528 <dwt_configmrxlut+0x104>)
 80034bc:	f7ff fd89 	bl	8002fd2 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 80034c0:	4a1a      	ldr	r2, [pc, #104]	@ (800352c <dwt_configmrxlut+0x108>)
 80034c2:	2100      	movs	r1, #0
 80034c4:	481a      	ldr	r0, [pc, #104]	@ (8003530 <dwt_configmrxlut+0x10c>)
 80034c6:	f7ff fd84 	bl	8002fd2 <dwt_write32bitoffsetreg>
}
 80034ca:	bf00      	nop
 80034cc:	3728      	adds	r7, #40	@ 0x28
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	0001c0fd 	.word	0x0001c0fd
 80034d8:	0001c43e 	.word	0x0001c43e
 80034dc:	0001c6be 	.word	0x0001c6be
 80034e0:	0001c77e 	.word	0x0001c77e
 80034e4:	0001cf36 	.word	0x0001cf36
 80034e8:	0001cfb5 	.word	0x0001cfb5
 80034ec:	0001cff5 	.word	0x0001cff5
 80034f0:	0002a8fe 	.word	0x0002a8fe
 80034f4:	0002ac36 	.word	0x0002ac36
 80034f8:	0002a5fe 	.word	0x0002a5fe
 80034fc:	0002af3e 	.word	0x0002af3e
 8003500:	0002af7d 	.word	0x0002af7d
 8003504:	0002afb5 	.word	0x0002afb5
 8003508:	00030038 	.word	0x00030038
 800350c:	0003003c 	.word	0x0003003c
 8003510:	00030040 	.word	0x00030040
 8003514:	00030044 	.word	0x00030044
 8003518:	00030048 	.word	0x00030048
 800351c:	0003004c 	.word	0x0003004c
 8003520:	00030050 	.word	0x00030050
 8003524:	10000240 	.word	0x10000240
 8003528:	0003001c 	.word	0x0003001c
 800352c:	1b6da489 	.word	0x1b6da489
 8003530:	00030020 	.word	0x00030020

08003534 <dwt_pgf_cal>:
 * @param ldoen    -   if set to 1 the function will enable LDOs prior to calibration and disable afterwards.
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(int ldoen) {
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
	int temp;
	uint16_t val;

	//PGF needs LDOs turned on - ensure PGF LDOs are enabled
	if (ldoen == 1) {
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d10d      	bne.n	800355e <dwt_pgf_cal+0x2a>
		val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 8003542:	2100      	movs	r1, #0
 8003544:	480e      	ldr	r0, [pc, #56]	@ (8003580 <dwt_pgf_cal+0x4c>)
 8003546:	f7ff fd18 	bl	8002f7a <dwt_read16bitoffsetreg>
 800354a:	4603      	mov	r3, r0
 800354c:	81fb      	strh	r3, [r7, #14]

		dwt_or16bitoffsetreg(LDO_CTRL_ID, 0,
 800354e:	f240 1305 	movw	r3, #261	@ 0x105
 8003552:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003556:	2100      	movs	r1, #0
 8003558:	4809      	ldr	r0, [pc, #36]	@ (8003580 <dwt_pgf_cal+0x4c>)
 800355a:	f7ff fdc1 	bl	80030e0 <dwt_modify16bitoffsetreg>
				( LDO_CTRL_LDO_VDDIF2_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
	}

	//Run PGF Cal
	temp = dwt_run_pgfcal();
 800355e:	f000 f811 	bl	8003584 <dwt_run_pgfcal>
 8003562:	60b8      	str	r0, [r7, #8]

	//Turn off RX LDOs if previously off
	if (ldoen == 1) {
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d105      	bne.n	8003576 <dwt_pgf_cal+0x42>
		dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 800356a:	89fa      	ldrh	r2, [r7, #14]
 800356c:	2300      	movs	r3, #0
 800356e:	2100      	movs	r1, #0
 8003570:	4803      	ldr	r0, [pc, #12]	@ (8003580 <dwt_pgf_cal+0x4c>)
 8003572:	f7ff fdb5 	bl	80030e0 <dwt_modify16bitoffsetreg>
	}
	return temp;
 8003576:	68bb      	ldr	r3, [r7, #8]
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	00070048 	.word	0x00070048

08003584 <dwt_run_pgfcal>:
 * input parameters
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void) {
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
	int result = DWT_SUCCESS;
 800358a:	2300      	movs	r3, #0
 800358c:	60fb      	str	r3, [r7, #12]
	uint32_t data;
	uint32_t val = 0;
 800358e:	2300      	movs	r3, #0
 8003590:	607b      	str	r3, [r7, #4]
	uint8_t cnt, flag;
	//put into cal mode
	//Turn on delay mode
	data = (((uint32_t) 0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET)
 8003592:	4b2d      	ldr	r3, [pc, #180]	@ (8003648 <dwt_run_pgfcal+0xc4>)
 8003594:	603b      	str	r3, [r7, #0]
			| (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
	dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	2100      	movs	r1, #0
 800359a:	482c      	ldr	r0, [pc, #176]	@ (800364c <dwt_run_pgfcal+0xc8>)
 800359c:	f7ff fd19 	bl	8002fd2 <dwt_write32bitoffsetreg>
	// Trigger PGF Cal
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 80035a0:	2310      	movs	r3, #16
 80035a2:	22ff      	movs	r2, #255	@ 0xff
 80035a4:	2100      	movs	r1, #0
 80035a6:	4829      	ldr	r0, [pc, #164]	@ (800364c <dwt_run_pgfcal+0xc8>)
 80035a8:	f7ff fdc5 	bl	8003136 <dwt_modify8bitoffsetreg>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 80035ac:	2301      	movs	r3, #1
 80035ae:	72bb      	strb	r3, [r7, #10]
 80035b0:	2300      	movs	r3, #0
 80035b2:	72fb      	strb	r3, [r7, #11]
 80035b4:	e00f      	b.n	80035d6 <dwt_run_pgfcal+0x52>
		deca_usleep(DELAY_20uUSec);
 80035b6:	2014      	movs	r0, #20
 80035b8:	f000 fe11 	bl	80041de <deca_usleep>
		if (dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1) { //PGF cal is complete
 80035bc:	2100      	movs	r1, #0
 80035be:	4824      	ldr	r0, [pc, #144]	@ (8003650 <dwt_run_pgfcal+0xcc>)
 80035c0:	f7ff fcf5 	bl	8002fae <dwt_read8bitoffsetreg>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d102      	bne.n	80035d0 <dwt_run_pgfcal+0x4c>
			flag = 0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	72bb      	strb	r3, [r7, #10]
			break;
 80035ce:	e005      	b.n	80035dc <dwt_run_pgfcal+0x58>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 80035d0:	7afb      	ldrb	r3, [r7, #11]
 80035d2:	3301      	adds	r3, #1
 80035d4:	72fb      	strb	r3, [r7, #11]
 80035d6:	7afb      	ldrb	r3, [r7, #11]
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d9ec      	bls.n	80035b6 <dwt_run_pgfcal+0x32>
		}
	}
	if (flag) {
 80035dc:	7abb      	ldrb	r3, [r7, #10]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d002      	beq.n	80035e8 <dwt_run_pgfcal+0x64>
		result = DWT_ERROR;
 80035e2:	f04f 33ff 	mov.w	r3, #4294967295
 80035e6:	60fb      	str	r3, [r7, #12]
	}

	// Put into normal mode
	dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 80035e8:	2200      	movs	r2, #0
 80035ea:	2100      	movs	r1, #0
 80035ec:	4817      	ldr	r0, [pc, #92]	@ (800364c <dwt_run_pgfcal+0xc8>)
 80035ee:	f7ff fd31 	bl	8003054 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 80035f2:	2201      	movs	r2, #1
 80035f4:	2100      	movs	r1, #0
 80035f6:	4816      	ldr	r0, [pc, #88]	@ (8003650 <dwt_run_pgfcal+0xcc>)
 80035f8:	f7ff fd2c 	bl	8003054 <dwt_write8bitoffsetreg>
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 80035fc:	2301      	movs	r3, #1
 80035fe:	22ff      	movs	r2, #255	@ 0xff
 8003600:	2102      	movs	r1, #2
 8003602:	4812      	ldr	r0, [pc, #72]	@ (800364c <dwt_run_pgfcal+0xc8>)
 8003604:	f7ff fd97 	bl	8003136 <dwt_modify8bitoffsetreg>
	val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 8003608:	2100      	movs	r1, #0
 800360a:	4812      	ldr	r0, [pc, #72]	@ (8003654 <dwt_run_pgfcal+0xd0>)
 800360c:	f7ff fc8f 	bl	8002f2e <dwt_read32bitoffsetreg>
 8003610:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8003618:	4293      	cmp	r3, r2
 800361a:	d102      	bne.n	8003622 <dwt_run_pgfcal+0x9e>
		//PGF I Cal Fail
		result = DWT_ERROR;
 800361c:	f04f 33ff 	mov.w	r3, #4294967295
 8003620:	60fb      	str	r3, [r7, #12]
	}
	val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 8003622:	2100      	movs	r1, #0
 8003624:	480c      	ldr	r0, [pc, #48]	@ (8003658 <dwt_run_pgfcal+0xd4>)
 8003626:	f7ff fc82 	bl	8002f2e <dwt_read32bitoffsetreg>
 800362a:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8003632:	4293      	cmp	r3, r2
 8003634:	d102      	bne.n	800363c <dwt_run_pgfcal+0xb8>
		//PGF Q Cal Fail
		result = DWT_ERROR;
 8003636:	f04f 33ff 	mov.w	r3, #4294967295
 800363a:	60fb      	str	r3, [r7, #12]
	}

	return result;
 800363c:	68fb      	ldr	r3, [r7, #12]
}
 800363e:	4618      	mov	r0, r3
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	00020001 	.word	0x00020001
 800364c:	0004000c 	.word	0x0004000c
 8003650:	00040020 	.word	0x00040020
 8003654:	00040014 	.word	0x00040014
 8003658:	0004001c 	.word	0x0004001c

0800365c <dwt_setrxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16_t rxDelay) {
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	4603      	mov	r3, r0
 8003664:	80fb      	strh	r3, [r7, #6]
	// Set the RX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(CIA_CONF_ID, 0, rxDelay);
 8003666:	88fb      	ldrh	r3, [r7, #6]
 8003668:	461a      	mov	r2, r3
 800366a:	2100      	movs	r1, #0
 800366c:	f44f 2060 	mov.w	r0, #917504	@ 0xe0000
 8003670:	f7ff fcd5 	bl	800301e <dwt_write16bitoffsetreg>
}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <dwt_settxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16_t txDelay) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	80fb      	strh	r3, [r7, #6]
	// Set the TX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(TX_ANTD_ID, 0, txDelay);
 8003686:	88fb      	ldrh	r3, [r7, #6]
 8003688:	461a      	mov	r2, r3
 800368a:	2100      	movs	r1, #0
 800368c:	4803      	ldr	r0, [pc, #12]	@ (800369c <dwt_settxantennadelay+0x20>)
 800368e:	f7ff fcc6 	bl	800301e <dwt_write16bitoffsetreg>
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	00010004 	.word	0x00010004

080036a0 <dwt_writetxdata>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16_t data_size, uint8_t *data, uint16_t offset) {
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	4603      	mov	r3, r0
 80036a8:	6039      	str	r1, [r7, #0]
 80036aa:	80fb      	strh	r3, [r7, #6]
 80036ac:	4613      	mov	r3, r2
 80036ae:	80bb      	strh	r3, [r7, #4]
	if ((offset + data_size) < TX_BUFFER_MAX_LEN) {
 80036b0:	88ba      	ldrh	r2, [r7, #4]
 80036b2:	88fb      	ldrh	r3, [r7, #6]
 80036b4:	4413      	add	r3, r2
 80036b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ba:	da24      	bge.n	8003706 <dwt_writetxdata+0x66>
		/* Directly write the data to the IC TX buffer */
		if (offset <= REG_DIRECT_OFFSET_MAX_LEN)
 80036bc:	88bb      	ldrh	r3, [r7, #4]
 80036be:	2b7f      	cmp	r3, #127	@ 0x7f
 80036c0:	d80a      	bhi.n	80036d8 <dwt_writetxdata+0x38>
			dwt_xfer3000(TX_BUFFER_ID, offset, data_size, data,
 80036c2:	88fa      	ldrh	r2, [r7, #6]
 80036c4:	88b9      	ldrh	r1, [r7, #4]
 80036c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 80036d2:	f7ff fae9 	bl	8002ca8 <dwt_xfer3000>
 80036d6:	e014      	b.n	8003702 <dwt_writetxdata+0x62>
					DW3000_SPI_WR_BIT);

		else {
			/* Program the indirect offset register A for specified offset to TX buffer */
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (TX_BUFFER_ID >> 16));
 80036d8:	2214      	movs	r2, #20
 80036da:	2100      	movs	r1, #0
 80036dc:	480d      	ldr	r0, [pc, #52]	@ (8003714 <dwt_writetxdata+0x74>)
 80036de:	f7ff fc78 	bl	8002fd2 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, offset);
 80036e2:	88bb      	ldrh	r3, [r7, #4]
 80036e4:	461a      	mov	r2, r3
 80036e6:	2100      	movs	r1, #0
 80036e8:	480b      	ldr	r0, [pc, #44]	@ (8003718 <dwt_writetxdata+0x78>)
 80036ea:	f7ff fc72 	bl	8002fd2 <dwt_write32bitoffsetreg>

			/* Indirectly write the data to the IC TX buffer */
			dwt_xfer3000(INDIRECT_POINTER_A_ID, 0, data_size, data,
 80036ee:	88fa      	ldrh	r2, [r7, #6]
 80036f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2100      	movs	r1, #0
 80036fa:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 80036fe:	f7ff fad3 	bl	8002ca8 <dwt_xfer3000>
					DW3000_SPI_WR_BIT);

		}
		return DWT_SUCCESS;
 8003702:	2300      	movs	r3, #0
 8003704:	e001      	b.n	800370a <dwt_writetxdata+0x6a>
	} else
		return DWT_ERROR;
 8003706:	f04f 33ff 	mov.w	r3, #4294967295
} // end dwt_writetxdata()
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	001f0004 	.word	0x001f0004
 8003718:	001f0008 	.word	0x001f0008

0800371c <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset,
		uint8_t ranging) {
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	80fb      	strh	r3, [r7, #6]
 8003726:	460b      	mov	r3, r1
 8003728:	80bb      	strh	r3, [r7, #4]
 800372a:	4613      	mov	r3, r2
 800372c:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

	//DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
	//prior to writing the data
	if (txBufferOffset <= 127) {
 800372e:	88bb      	ldrh	r3, [r7, #4]
 8003730:	2b7f      	cmp	r3, #127	@ 0x7f
 8003732:	d80e      	bhi.n	8003752 <dwt_writetxfctrl+0x36>
		// Write the frame length to the TX frame control register
		reg32 =
				txFrameLength
						| ((uint32_t) (txBufferOffset)
 8003734:	88fa      	ldrh	r2, [r7, #6]
 8003736:	88bb      	ldrh	r3, [r7, #4]
								<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 8003738:	041b      	lsls	r3, r3, #16
						| ((uint32_t) (txBufferOffset)
 800373a:	431a      	orrs	r2, r3
						| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 800373c:	78fb      	ldrb	r3, [r7, #3]
 800373e:	02db      	lsls	r3, r3, #11
		reg32 =
 8003740:	4313      	orrs	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4a10      	ldr	r2, [pc, #64]	@ (8003788 <dwt_writetxfctrl+0x6c>)
 8003748:	2100      	movs	r1, #0
 800374a:	2024      	movs	r0, #36	@ 0x24
 800374c:	f7ff fc94 	bl	8003078 <dwt_modify32bitoffsetreg>
				~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK
						| TX_FCTRL_TXFLEN_BIT_MASK), reg32);
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
	}

} // end dwt_writetxfctrl()
 8003750:	e015      	b.n	800377e <dwt_writetxfctrl+0x62>
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 8003752:	88fa      	ldrh	r2, [r7, #6]
 8003754:	88bb      	ldrh	r3, [r7, #4]
 8003756:	3380      	adds	r3, #128	@ 0x80
						<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 8003758:	041b      	lsls	r3, r3, #16
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 800375a:	431a      	orrs	r2, r3
				| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 800375c:	78fb      	ldrb	r3, [r7, #3]
 800375e:	02db      	lsls	r3, r3, #11
		reg32 = txFrameLength
 8003760:	4313      	orrs	r3, r2
 8003762:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4a08      	ldr	r2, [pc, #32]	@ (8003788 <dwt_writetxfctrl+0x6c>)
 8003768:	2100      	movs	r1, #0
 800376a:	2024      	movs	r0, #36	@ 0x24
 800376c:	f7ff fc84 	bl	8003078 <dwt_modify32bitoffsetreg>
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 8003770:	2100      	movs	r1, #0
 8003772:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003776:	f7ff fc1a 	bl	8002fae <dwt_read8bitoffsetreg>
 800377a:	4603      	mov	r3, r0
 800377c:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 800377e:	bf00      	nop
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	fc00f400 	.word	0xfc00f400

0800378c <dwt_setplenfine>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setplenfine(uint8_t preambleLength) {
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	4603      	mov	r3, r0
 8003794:	71fb      	strb	r3, [r7, #7]
	dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	461a      	mov	r2, r3
 800379a:	2101      	movs	r1, #1
 800379c:	2028      	movs	r0, #40	@ 0x28
 800379e:	f7ff fc59 	bl	8003054 <dwt_write8bitoffsetreg>
}
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <dwt_readrxdata>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8_t *buffer, uint16_t length, uint16_t rxBufferOffset) {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	460b      	mov	r3, r1
 80037b6:	807b      	strh	r3, [r7, #2]
 80037b8:	4613      	mov	r3, r2
 80037ba:	803b      	strh	r3, [r7, #0]
	uint32_t rx_buff_addr;

	if (pdw3000local->dblbuffon == DBL_BUFF_ACCESS_BUFFER_1) //if the flag is 0x3 we are reading from RX_BUFFER_1
 80037bc:	4b19      	ldr	r3, [pc, #100]	@ (8003824 <dwt_readrxdata+0x78>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	7bdb      	ldrb	r3, [r3, #15]
 80037c2:	2b03      	cmp	r3, #3
 80037c4:	d103      	bne.n	80037ce <dwt_readrxdata+0x22>
	{
		rx_buff_addr = RX_BUFFER_1_ID;
 80037c6:	f44f 1398 	mov.w	r3, #1245184	@ 0x130000
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	e002      	b.n	80037d4 <dwt_readrxdata+0x28>
	} else //reading from RX_BUFFER_0 - also when non-double buffer mode
	{
		rx_buff_addr = RX_BUFFER_0_ID;
 80037ce:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80037d2:	60fb      	str	r3, [r7, #12]
	}

	if ((rxBufferOffset + length) <= RX_BUFFER_MAX_LEN) {
 80037d4:	883a      	ldrh	r2, [r7, #0]
 80037d6:	887b      	ldrh	r3, [r7, #2]
 80037d8:	4413      	add	r3, r2
 80037da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037de:	da1d      	bge.n	800381c <dwt_readrxdata+0x70>
		if (rxBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN) {
 80037e0:	883b      	ldrh	r3, [r7, #0]
 80037e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80037e4:	d806      	bhi.n	80037f4 <dwt_readrxdata+0x48>
			/* Directly read data from the IC to the buffer */
			dwt_readfromdevice(rx_buff_addr, rxBufferOffset, length, buffer);
 80037e6:	887a      	ldrh	r2, [r7, #2]
 80037e8:	8839      	ldrh	r1, [r7, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f7ff fb89 	bl	8002f04 <dwt_readfromdevice>

			/* Indirectly read data from the IC to the buffer */
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
		}
	}
}
 80037f2:	e013      	b.n	800381c <dwt_readrxdata+0x70>
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (rx_buff_addr >> 16));
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	0c1b      	lsrs	r3, r3, #16
 80037f8:	461a      	mov	r2, r3
 80037fa:	2100      	movs	r1, #0
 80037fc:	480a      	ldr	r0, [pc, #40]	@ (8003828 <dwt_readrxdata+0x7c>)
 80037fe:	f7ff fbe8 	bl	8002fd2 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, rxBufferOffset);
 8003802:	883b      	ldrh	r3, [r7, #0]
 8003804:	461a      	mov	r2, r3
 8003806:	2100      	movs	r1, #0
 8003808:	4808      	ldr	r0, [pc, #32]	@ (800382c <dwt_readrxdata+0x80>)
 800380a:	f7ff fbe2 	bl	8002fd2 <dwt_write32bitoffsetreg>
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
 800380e:	887a      	ldrh	r2, [r7, #2]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2100      	movs	r1, #0
 8003814:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 8003818:	f7ff fb74 	bl	8002f04 <dwt_readfromdevice>
}
 800381c:	bf00      	nop
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	200000ac 	.word	0x200000ac
 8003828:	001f0004 	.word	0x001f0004
 800382c:	001f0008 	.word	0x001f0008

08003830 <dwt_readrxtimestamp>:
 *
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8_t *timestamp) {
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
	switch (pdw3000local->dblbuffon) //check if in double buffer mode and if so which buffer host is currently accessing
 8003838:	4b10      	ldr	r3, [pc, #64]	@ (800387c <dwt_readrxtimestamp+0x4c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	7bdb      	ldrb	r3, [r3, #15]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d009      	beq.n	8003856 <dwt_readrxtimestamp+0x26>
 8003842:	2b03      	cmp	r3, #3
 8003844:	d10e      	bne.n	8003864 <dwt_readrxtimestamp+0x34>
	{
	case DBL_BUFF_ACCESS_BUFFER_1:
		//!!! Assumes that Indirect pointer register B was already set. This is done in the dwt_setdblrxbuffmode when mode is enabled.
		dwt_readfromdevice(INDIRECT_POINTER_B_ID, BUF1_RX_TIME - BUF1_RX_FINFO,
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2205      	movs	r2, #5
 800384a:	2104      	movs	r1, #4
 800384c:	f44f 10f0 	mov.w	r0, #1966080	@ 0x1e0000
 8003850:	f7ff fb58 	bl	8002f04 <dwt_readfromdevice>
				RX_TIME_RX_STAMP_LEN, timestamp);
		break;
 8003854:	e00d      	b.n	8003872 <dwt_readrxtimestamp+0x42>
	case DBL_BUFF_ACCESS_BUFFER_0:
		dwt_readfromdevice(BUF0_RX_TIME, 0, RX_TIME_RX_STAMP_LEN, timestamp);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2205      	movs	r2, #5
 800385a:	2100      	movs	r1, #0
 800385c:	4808      	ldr	r0, [pc, #32]	@ (8003880 <dwt_readrxtimestamp+0x50>)
 800385e:	f7ff fb51 	bl	8002f04 <dwt_readfromdevice>
		break;
 8003862:	e006      	b.n	8003872 <dwt_readrxtimestamp+0x42>
	default:
		dwt_readfromdevice(RX_TIME_0_ID, 0, RX_TIME_RX_STAMP_LEN, timestamp); // Get the adjusted time of arrival
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2205      	movs	r2, #5
 8003868:	2100      	movs	r1, #0
 800386a:	2064      	movs	r0, #100	@ 0x64
 800386c:	f7ff fb4a 	bl	8002f04 <dwt_readfromdevice>
		break;
 8003870:	bf00      	nop
	}
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	200000ac 	.word	0x200000ac
 8003880:	00180004 	.word	0x00180004

08003884 <dwt_aon_write>:
 * output parameters - None
 *
 * no return value
 *
 */
void dwt_aon_write(uint16_t aon_address, uint8_t aon_write_data) {
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	4603      	mov	r3, r0
 800388c:	460a      	mov	r2, r1
 800388e:	80fb      	strh	r3, [r7, #6]
 8003890:	4613      	mov	r3, r2
 8003892:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]
	if (aon_address >= 0x100)
 8003898:	88fb      	ldrh	r3, [r7, #6]
 800389a:	2bff      	cmp	r3, #255	@ 0xff
 800389c:	d901      	bls.n	80038a2 <dwt_aon_write+0x1e>
		temp = AON_CTRL_DCA_WRITE_HI_EN_BIT_MASK;
 800389e:	2320      	movs	r3, #32
 80038a0:	73fb      	strb	r3, [r7, #15]
	dwt_write16bitoffsetreg(AON_ADDR_ID, 0x0, aon_address); // Set AON address for write
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	461a      	mov	r2, r3
 80038a6:	2100      	movs	r1, #0
 80038a8:	480d      	ldr	r0, [pc, #52]	@ (80038e0 <dwt_aon_write+0x5c>)
 80038aa:	f7ff fbb8 	bl	800301e <dwt_write16bitoffsetreg>
	dwt_write8bitoffsetreg(AON_WDATA_ID, 0x0, aon_write_data); // Set write data
 80038ae:	797b      	ldrb	r3, [r7, #5]
 80038b0:	461a      	mov	r2, r3
 80038b2:	2100      	movs	r1, #0
 80038b4:	480b      	ldr	r0, [pc, #44]	@ (80038e4 <dwt_aon_write+0x60>)
 80038b6:	f7ff fbcd 	bl	8003054 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0,
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	2100      	movs	r1, #0
 80038c6:	4808      	ldr	r0, [pc, #32]	@ (80038e8 <dwt_aon_write+0x64>)
 80038c8:	f7ff fbc4 	bl	8003054 <dwt_write8bitoffsetreg>
			(temp | AON_CTRL_DCA_ENAB_BIT_MASK | AON_CTRL_DCA_WRITE_EN_BIT_MASK)); //Enable write
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0, 0x0); // Clear all enabled bits
 80038cc:	2200      	movs	r2, #0
 80038ce:	2100      	movs	r1, #0
 80038d0:	4805      	ldr	r0, [pc, #20]	@ (80038e8 <dwt_aon_write+0x64>)
 80038d2:	f7ff fbbf 	bl	8003054 <dwt_write8bitoffsetreg>
}
 80038d6:	bf00      	nop
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	000a000c 	.word	0x000a000c
 80038e4:	000a0010 	.word	0x000a0010
 80038e8:	000a0004 	.word	0x000a0004

080038ec <_dwt_otpread>:
 *
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address) {
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	4603      	mov	r3, r0
 80038f4:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 80038fa:	2201      	movs	r2, #1
 80038fc:	2100      	movs	r1, #0
 80038fe:	480c      	ldr	r0, [pc, #48]	@ (8003930 <_dwt_otpread+0x44>)
 8003900:	f7ff fb8d 	bl	800301e <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8003904:	88fb      	ldrh	r3, [r7, #6]
 8003906:	461a      	mov	r2, r3
 8003908:	2100      	movs	r1, #0
 800390a:	480a      	ldr	r0, [pc, #40]	@ (8003934 <_dwt_otpread+0x48>)
 800390c:	f7ff fb87 	bl	800301e <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8003910:	2202      	movs	r2, #2
 8003912:	2100      	movs	r1, #0
 8003914:	4806      	ldr	r0, [pc, #24]	@ (8003930 <_dwt_otpread+0x44>)
 8003916:	f7ff fb82 	bl	800301e <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 800391a:	2100      	movs	r1, #0
 800391c:	4806      	ldr	r0, [pc, #24]	@ (8003938 <_dwt_otpread+0x4c>)
 800391e:	f7ff fb06 	bl	8002f2e <dwt_read32bitoffsetreg>
 8003922:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8003924:	68fb      	ldr	r3, [r7, #12]
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	000b0008 	.word	0x000b0008
 8003934:	000b0004 	.word	0x000b0004
 8003938:	000b0010 	.word	0x000b0010

0800393c <dwt_configuresleepcnt>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleepcnt(uint16_t sleepcnt) {
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	80fb      	strh	r3, [r7, #6]

	dwt_aon_write(AON_SLPCNT_LO, (uint8_t) (sleepcnt));
 8003946:	88fb      	ldrh	r3, [r7, #6]
 8003948:	b2db      	uxtb	r3, r3
 800394a:	4619      	mov	r1, r3
 800394c:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8003950:	f7ff ff98 	bl	8003884 <dwt_aon_write>
	dwt_aon_write(AON_SLPCNT_HI, (uint8_t) (sleepcnt >> 8));
 8003954:	88fb      	ldrh	r3, [r7, #6]
 8003956:	0a1b      	lsrs	r3, r3, #8
 8003958:	b29b      	uxth	r3, r3
 800395a:	b2db      	uxtb	r3, r3
 800395c:	4619      	mov	r1, r3
 800395e:	f240 1003 	movw	r0, #259	@ 0x103
 8003962:	f7ff ff8f 	bl	8003884 <dwt_aon_write>

}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <dwt_configuresleep>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleep(uint16_t mode, uint8_t wake) {
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	460a      	mov	r2, r1
 800397a:	80fb      	strh	r3, [r7, #6]
 800397c:	4613      	mov	r3, r2
 800397e:	717b      	strb	r3, [r7, #5]
	// Add predefined sleep settings before writing the mode
	pdw3000local->sleep_mode |= mode;
 8003980:	4b0d      	ldr	r3, [pc, #52]	@ (80039b8 <dwt_configuresleep+0x48>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	8a19      	ldrh	r1, [r3, #16]
 8003986:	4b0c      	ldr	r3, [pc, #48]	@ (80039b8 <dwt_configuresleep+0x48>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	88fa      	ldrh	r2, [r7, #6]
 800398c:	430a      	orrs	r2, r1
 800398e:	b292      	uxth	r2, r2
 8003990:	821a      	strh	r2, [r3, #16]
	dwt_write16bitoffsetreg(AON_DIG_CFG_ID, 0, pdw3000local->sleep_mode);
 8003992:	4b09      	ldr	r3, [pc, #36]	@ (80039b8 <dwt_configuresleep+0x48>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	8a1b      	ldrh	r3, [r3, #16]
 8003998:	461a      	mov	r2, r3
 800399a:	2100      	movs	r1, #0
 800399c:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 80039a0:	f7ff fb3d 	bl	800301e <dwt_write16bitoffsetreg>

	dwt_write8bitoffsetreg(ANA_CFG_ID, 0, wake); //bit 0 - SLEEP_EN, bit 1 - DEEP_SLEEP=0/SLEEP=1, bit 3 wake on CS
 80039a4:	797b      	ldrb	r3, [r7, #5]
 80039a6:	461a      	mov	r2, r3
 80039a8:	2100      	movs	r1, #0
 80039aa:	4804      	ldr	r0, [pc, #16]	@ (80039bc <dwt_configuresleep+0x4c>)
 80039ac:	f7ff fb52 	bl	8003054 <dwt_write8bitoffsetreg>
}
 80039b0:	bf00      	nop
 80039b2:	3708      	adds	r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	200000ac 	.word	0x200000ac
 80039bc:	000a0014 	.word	0x000a0014

080039c0 <dwt_check_dev_id>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void) {
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
	uint32_t dev_id;
	dev_id = dwt_readdevid();
 80039c6:	f7ff fcb9 	bl	800333c <dwt_readdevid>
 80039ca:	6078      	str	r0, [r7, #4]

	if (!((DWT_C0_PDOA_DEV_ID == dev_id) || (DWT_C0_DEV_ID == dev_id))) {
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a07      	ldr	r2, [pc, #28]	@ (80039ec <dwt_check_dev_id+0x2c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d006      	beq.n	80039e2 <dwt_check_dev_id+0x22>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a06      	ldr	r2, [pc, #24]	@ (80039f0 <dwt_check_dev_id+0x30>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d002      	beq.n	80039e2 <dwt_check_dev_id+0x22>
		return DWT_ERROR;
 80039dc:	f04f 33ff 	mov.w	r3, #4294967295
 80039e0:	e000      	b.n	80039e4 <dwt_check_dev_id+0x24>
	}

	return DWT_SUCCESS;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	deca0312 	.word	0xdeca0312
 80039f0:	deca0302 	.word	0xdeca0302

080039f4 <dwt_setrxaftertxdelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32_t rxDelayTime) {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
	uint32_t val = dwt_read32bitreg(ACK_RESP_ID); // Read ACK_RESP_T_ID register
 80039fc:	2100      	movs	r1, #0
 80039fe:	480b      	ldr	r0, [pc, #44]	@ (8003a2c <dwt_setrxaftertxdelay+0x38>)
 8003a00:	f7ff fa95 	bl	8002f2e <dwt_read32bitoffsetreg>
 8003a04:	60f8      	str	r0, [r7, #12]

	val &= (~ACK_RESP_W4R_TIM_BIT_MASK); // Clear the timer (19:0)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	0d1b      	lsrs	r3, r3, #20
 8003a0a:	051b      	lsls	r3, r3, #20
 8003a0c:	60fb      	str	r3, [r7, #12]

	val |= (rxDelayTime & ACK_RESP_W4R_TIM_BIT_MASK); // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

	dwt_write32bitoffsetreg(ACK_RESP_ID, 0, val);
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	4803      	ldr	r0, [pc, #12]	@ (8003a2c <dwt_setrxaftertxdelay+0x38>)
 8003a20:	f7ff fad7 	bl	8002fd2 <dwt_write32bitoffsetreg>
}
 8003a24:	bf00      	nop
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	00010008 	.word	0x00010008

08003a30 <dwt_checkidlerc>:
 *
 * output parameters
 *
 * return value is 1 if the IDLE_RC bit is set and 0 otherwise
 */
uint8_t dwt_checkidlerc(void) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
	//HAL_Delay(2); /* wait 2 ms for DW IC to get into IDLE_RC state */
	/* Poll DW IC until IDLE_RC event set. This means that DW IC is in IDLE_RC state and ready */
	uint32_t reg = 0;
 8003a36:	2300      	movs	r3, #0
 8003a38:	607b      	str	r3, [r7, #4]
	reg = ((uint32_t) dwt_read16bitoffsetreg(SYS_STATUS_ID, 2) << 16);
 8003a3a:	2102      	movs	r1, #2
 8003a3c:	2044      	movs	r0, #68	@ 0x44
 8003a3e:	f7ff fa9c 	bl	8002f7a <dwt_read16bitoffsetreg>
 8003a42:	4603      	mov	r3, r0
 8003a44:	041b      	lsls	r3, r3, #16
 8003a46:	607b      	str	r3, [r7, #4]

	return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	bf14      	ite	ne
 8003a52:	2301      	movne	r3, #1
 8003a54:	2300      	moveq	r3, #0
 8003a56:	b2db      	uxtb	r3, r3
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	71fb      	strb	r3, [r7, #7]
	uint32_t reg;
	if (mode & DWT_LEDS_ENABLE) {
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d030      	beq.n	8003ad6 <dwt_setleds+0x76>
		// Set up MFIO for LED output.
		dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0,
 8003a74:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8003a78:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003a82:	f7ff faf9 	bl	8003078 <dwt_modify32bitoffsetreg>
				~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK),
				(GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));

		// Enable LP Oscillator to run from counter and turn on de-bounce clock.
		dwt_or32bitoffsetreg(CLK_CTRL_ID, 0,
 8003a86:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 8003a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8e:	2100      	movs	r1, #0
 8003a90:	481a      	ldr	r0, [pc, #104]	@ (8003afc <dwt_setleds+0x9c>)
 8003a92:	f7ff faf1 	bl	8003078 <dwt_modify32bitoffsetreg>
				(CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));

		// Enable LEDs to blink and set default blink time.
		reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 8003a96:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003a9a:	60fb      	str	r3, [r7, #12]
		// Make LEDs blink once if requested.
		if (mode & DWT_LEDS_INIT_BLINK) {
 8003a9c:	79fb      	ldrb	r3, [r7, #7]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <dwt_setleds+0x4e>
			reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8003aac:	60fb      	str	r3, [r7, #12]
		}
		dwt_write32bitreg(LED_CTRL_ID, reg);
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	4813      	ldr	r0, [pc, #76]	@ (8003b00 <dwt_setleds+0xa0>)
 8003ab4:	f7ff fa8d 	bl	8002fd2 <dwt_write32bitoffsetreg>
		// Clear force blink bits if needed.
		if (mode & DWT_LEDS_INIT_BLINK) {
 8003ab8:	79fb      	ldrb	r3, [r7, #7]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d018      	beq.n	8003af4 <dwt_setleds+0x94>
			reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8003ac8:	60fb      	str	r3, [r7, #12]
			dwt_write32bitreg(LED_CTRL_ID, reg);
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	2100      	movs	r1, #0
 8003ace:	480c      	ldr	r0, [pc, #48]	@ (8003b00 <dwt_setleds+0xa0>)
 8003ad0:	f7ff fa7f 	bl	8002fd2 <dwt_write32bitoffsetreg>
				~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
				(uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
	}

}
 8003ad4:	e00e      	b.n	8003af4 <dwt_setleds+0x94>
		dwt_and32bitoffsetreg(GPIO_MODE_ID, 0,
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8003adc:	2100      	movs	r1, #0
 8003ade:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003ae2:	f7ff fac9 	bl	8003078 <dwt_modify32bitoffsetreg>
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8003aec:	2100      	movs	r1, #0
 8003aee:	4804      	ldr	r0, [pc, #16]	@ (8003b00 <dwt_setleds+0xa0>)
 8003af0:	f7ff faf6 	bl	80030e0 <dwt_modify16bitoffsetreg>
}
 8003af4:	bf00      	nop
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	00110004 	.word	0x00110004
 8003b00:	00110016 	.word	0x00110016

08003b04 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */

void dwt_force_clocks(int clocks) {
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]

	if (clocks == FORCE_CLK_SYS_TX) {
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d110      	bne.n	8003b34 <dwt_force_clocks+0x30>
		uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK
 8003b12:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003b16:	81fb      	strh	r3, [r7, #14]
				| CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;

		//SYS_CLK_SEL = PLL
		regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL)
 8003b18:	89fb      	ldrh	r3, [r7, #14]
 8003b1a:	f043 0302 	orr.w	r3, r3, #2
 8003b1e:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;

		//TX_CLK_SEL = ON
		regvalue0 |= ((uint16_t) FORCE_CLK_PLL)
 8003b20:	89fb      	ldrh	r3, [r7, #14]
 8003b22:	f043 0320 	orr.w	r3, r3, #32
 8003b26:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;

		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 8003b28:	89fb      	ldrh	r3, [r7, #14]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	4808      	ldr	r0, [pc, #32]	@ (8003b50 <dwt_force_clocks+0x4c>)
 8003b30:	f7ff fa75 	bl	800301e <dwt_write16bitoffsetreg>

	}

	if (clocks == FORCE_CLK_AUTO) {
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2b05      	cmp	r3, #5
 8003b38:	d105      	bne.n	8003b46 <dwt_force_clocks+0x42>
		//Restore auto clock mode
		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS); //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 8003b3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b3e:	2100      	movs	r1, #0
 8003b40:	4803      	ldr	r0, [pc, #12]	@ (8003b50 <dwt_force_clocks+0x4c>)
 8003b42:	f7ff fa6c 	bl	800301e <dwt_write16bitoffsetreg>
	}

} // end dwt_force_clocks()
 8003b46:	bf00      	nop
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	00110004 	.word	0x00110004

08003b54 <dwt_setdelayedtrxtime>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32_t starttime) {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
	dwt_write32bitoffsetreg(DX_TIME_ID, 0, starttime); // Note: bit 0 of this register is ignored
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	2100      	movs	r1, #0
 8003b60:	202c      	movs	r0, #44	@ 0x2c
 8003b62:	f7ff fa36 	bl	8002fd2 <dwt_write32bitoffsetreg>
} // end dwt_setdelayedtrxtime()
 8003b66:	bf00      	nop
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <dwt_starttx>:
 *               if mode = DWT_START_TX_CCA  | DWT_RESPONSE_EXPECTED - Send the frame if no preamble detected within PTO time and then enable RX*
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */
int dwt_starttx(uint8_t mode) {
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	4603      	mov	r3, r0
 8003b78:	71fb      	strb	r3, [r7, #7]
	int retval = DWT_SUCCESS;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	617b      	str	r3, [r7, #20]
	uint16_t checkTxOK = 0;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	827b      	strh	r3, [r7, #18]
	uint32_t sys_state;

	if ((mode & DWT_START_TX_DELAYED) || (mode & DWT_START_TX_DLY_REF)
 8003b82:	79fb      	ldrb	r3, [r7, #7]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10f      	bne.n	8003bac <dwt_starttx+0x3c>
 8003b8c:	79fb      	ldrb	r3, [r7, #7]
 8003b8e:	f003 0304 	and.w	r3, r3, #4
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d10a      	bne.n	8003bac <dwt_starttx+0x3c>
			|| (mode & DWT_START_TX_DLY_RS) || (mode & DWT_START_TX_DLY_TS)) {
 8003b96:	79fb      	ldrb	r3, [r7, #7]
 8003b98:	f003 0308 	and.w	r3, r3, #8
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d105      	bne.n	8003bac <dwt_starttx+0x3c>
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
 8003ba2:	f003 0310 	and.w	r3, r3, #16
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 8085 	beq.w	8003cb6 <dwt_starttx+0x146>
		if (mode & DWT_START_TX_DELAYED) //delayed TX
 8003bac:	79fb      	ldrb	r3, [r7, #7]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d012      	beq.n	8003bdc <dwt_starttx+0x6c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d006      	beq.n	8003bce <dwt_starttx+0x5e>
				dwt_writefastCMD(CMD_DTX_W4R);
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	200d      	movs	r0, #13
 8003bc8:	f7ff f986 	bl	8002ed8 <dwt_writetodevice>
 8003bcc:	e048      	b.n	8003c60 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX);
 8003bce:	2300      	movs	r3, #0
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	2003      	movs	r0, #3
 8003bd6:	f7ff f97f 	bl	8002ed8 <dwt_writetodevice>
 8003bda:	e041      	b.n	8003c60 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_RS) //delayed TX WRT RX timestamp
 8003bdc:	79fb      	ldrb	r3, [r7, #7]
 8003bde:	f003 0308 	and.w	r3, r3, #8
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d012      	beq.n	8003c0c <dwt_starttx+0x9c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003be6:	79fb      	ldrb	r3, [r7, #7]
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d006      	beq.n	8003bfe <dwt_starttx+0x8e>
				dwt_writefastCMD(CMD_DTX_RS_W4R);
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	200f      	movs	r0, #15
 8003bf8:	f7ff f96e 	bl	8002ed8 <dwt_writetodevice>
 8003bfc:	e030      	b.n	8003c60 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_RS);
 8003bfe:	2300      	movs	r3, #0
 8003c00:	2200      	movs	r2, #0
 8003c02:	2100      	movs	r1, #0
 8003c04:	2007      	movs	r0, #7
 8003c06:	f7ff f967 	bl	8002ed8 <dwt_writetodevice>
 8003c0a:	e029      	b.n	8003c60 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_TS) //delayed TX WRT TX timestamp
 8003c0c:	79fb      	ldrb	r3, [r7, #7]
 8003c0e:	f003 0310 	and.w	r3, r3, #16
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d012      	beq.n	8003c3c <dwt_starttx+0xcc>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003c16:	79fb      	ldrb	r3, [r7, #7]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d006      	beq.n	8003c2e <dwt_starttx+0xbe>
				dwt_writefastCMD(CMD_DTX_TS_W4R);
 8003c20:	2300      	movs	r3, #0
 8003c22:	2200      	movs	r2, #0
 8003c24:	2100      	movs	r1, #0
 8003c26:	200e      	movs	r0, #14
 8003c28:	f7ff f956 	bl	8002ed8 <dwt_writetodevice>
 8003c2c:	e018      	b.n	8003c60 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_TS);
 8003c2e:	2300      	movs	r3, #0
 8003c30:	2200      	movs	r2, #0
 8003c32:	2100      	movs	r1, #0
 8003c34:	2005      	movs	r0, #5
 8003c36:	f7ff f94f 	bl	8002ed8 <dwt_writetodevice>
 8003c3a:	e011      	b.n	8003c60 <dwt_starttx+0xf0>
			}
		} else  //delayed TX WRT reference time
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003c3c:	79fb      	ldrb	r3, [r7, #7]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d006      	beq.n	8003c54 <dwt_starttx+0xe4>
				dwt_writefastCMD(CMD_DTX_REF_W4R);
 8003c46:	2300      	movs	r3, #0
 8003c48:	2200      	movs	r2, #0
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	2010      	movs	r0, #16
 8003c4e:	f7ff f943 	bl	8002ed8 <dwt_writetodevice>
 8003c52:	e005      	b.n	8003c60 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_REF);
 8003c54:	2300      	movs	r3, #0
 8003c56:	2200      	movs	r2, #0
 8003c58:	2100      	movs	r1, #0
 8003c5a:	2009      	movs	r0, #9
 8003c5c:	f7ff f93c 	bl	8002ed8 <dwt_writetodevice>
			}
		}

		checkTxOK = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8003c60:	2103      	movs	r1, #3
 8003c62:	2044      	movs	r0, #68	@ 0x44
 8003c64:	f7ff f9a3 	bl	8002fae <dwt_read8bitoffsetreg>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	827b      	strh	r3, [r7, #18]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003c6c:	8a7b      	ldrh	r3, [r7, #18]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d115      	bne.n	8003ca2 <dwt_starttx+0x132>
				{
			sys_state = dwt_read32bitreg(SYS_STATE_LO_ID);
 8003c76:	2100      	movs	r1, #0
 8003c78:	4826      	ldr	r0, [pc, #152]	@ (8003d14 <dwt_starttx+0x1a4>)
 8003c7a:	f7ff f958 	bl	8002f2e <dwt_read32bitoffsetreg>
 8003c7e:	60f8      	str	r0, [r7, #12]
			if (sys_state == DW_SYS_STATE_TXERR) {
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 8003c86:	d109      	bne.n	8003c9c <dwt_starttx+0x12c>
				//uart_transmit("TXE", 3);
				dwt_writefastCMD(CMD_TXRXOFF);
 8003c88:	2300      	movs	r3, #0
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	2000      	movs	r0, #0
 8003c90:	f7ff f922 	bl	8002ed8 <dwt_writetodevice>
				retval = DWT_ERROR; // Failed !
 8003c94:	f04f 33ff 	mov.w	r3, #4294967295
 8003c98:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003c9a:	e036      	b.n	8003d0a <dwt_starttx+0x19a>
			} else {
				retval = DWT_SUCCESS; // All okay
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003ca0:	e033      	b.n	8003d0a <dwt_starttx+0x19a>
			}
		} else {
			//uart_transmit("HPDWARN", 7);
			dwt_writefastCMD(CMD_TXRXOFF);
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f7ff f915 	bl	8002ed8 <dwt_writetodevice>
			retval = DWT_ERROR; // Failed !
 8003cae:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb2:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003cb4:	e029      	b.n	8003d0a <dwt_starttx+0x19a>

			//optionally could return error, and still send the frame at indicated time
			//then if the application want to cancel the sending this can be done in a separate command.
		}
	} else if (mode & DWT_START_TX_CCA) {
 8003cb6:	79fb      	ldrb	r3, [r7, #7]
 8003cb8:	f003 0320 	and.w	r3, r3, #32
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d012      	beq.n	8003ce6 <dwt_starttx+0x176>
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003cc0:	79fb      	ldrb	r3, [r7, #7]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d006      	beq.n	8003cd8 <dwt_starttx+0x168>
			dwt_writefastCMD(CMD_CCA_TX_W4R);
 8003cca:	2300      	movs	r3, #0
 8003ccc:	2200      	movs	r2, #0
 8003cce:	2100      	movs	r1, #0
 8003cd0:	2011      	movs	r0, #17
 8003cd2:	f7ff f901 	bl	8002ed8 <dwt_writetodevice>
 8003cd6:	e018      	b.n	8003d0a <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_CCA_TX);
 8003cd8:	2300      	movs	r3, #0
 8003cda:	2200      	movs	r2, #0
 8003cdc:	2100      	movs	r1, #0
 8003cde:	200b      	movs	r0, #11
 8003ce0:	f7ff f8fa 	bl	8002ed8 <dwt_writetodevice>
 8003ce4:	e011      	b.n	8003d0a <dwt_starttx+0x19a>
		}
	} else {
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d006      	beq.n	8003cfe <dwt_starttx+0x18e>
			dwt_writefastCMD(CMD_TX_W4R);
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	200c      	movs	r0, #12
 8003cf8:	f7ff f8ee 	bl	8002ed8 <dwt_writetodevice>
 8003cfc:	e005      	b.n	8003d0a <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_TX);
 8003cfe:	2300      	movs	r3, #0
 8003d00:	2200      	movs	r2, #0
 8003d02:	2100      	movs	r1, #0
 8003d04:	2001      	movs	r0, #1
 8003d06:	f7ff f8e7 	bl	8002ed8 <dwt_writetodevice>
		}
	}

	return (retval);
 8003d0a:	697b      	ldr	r3, [r7, #20]

} // end dwt_starttx()
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	000f0030 	.word	0x000f0030

08003d18 <dwt_rxenable>:
 * e.g.
 * (DWT_START_RX_DELAYED | DWT_IDLE_ON_DLY_ERR) 0x03 used to disable re-enabling of receiver if delayed RX failed due to "late" error
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode) {
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
	uint8_t temp1;

	if (mode == DWT_START_RX_IMMEDIATE) {
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <dwt_rxenable+0x1c>
		dwt_writefastCMD(CMD_RX);
 8003d26:	2300      	movs	r3, #0
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	2002      	movs	r0, #2
 8003d2e:	f7ff f8d3 	bl	8002ed8 <dwt_writetodevice>
 8003d32:	e067      	b.n	8003e04 <dwt_rxenable+0xec>
	} else //delayed RX
	{
		switch (mode & ~DWT_IDLE_ON_DLY_ERR) {
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f023 0302 	bic.w	r3, r3, #2
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	2b0f      	cmp	r3, #15
 8003d3e:	d83f      	bhi.n	8003dc0 <dwt_rxenable+0xa8>
 8003d40:	a201      	add	r2, pc, #4	@ (adr r2, 8003d48 <dwt_rxenable+0x30>)
 8003d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d46:	bf00      	nop
 8003d48:	08003d89 	.word	0x08003d89
 8003d4c:	08003dc1 	.word	0x08003dc1
 8003d50:	08003dc1 	.word	0x08003dc1
 8003d54:	08003d97 	.word	0x08003d97
 8003d58:	08003dc1 	.word	0x08003dc1
 8003d5c:	08003dc1 	.word	0x08003dc1
 8003d60:	08003dc1 	.word	0x08003dc1
 8003d64:	08003da5 	.word	0x08003da5
 8003d68:	08003dc1 	.word	0x08003dc1
 8003d6c:	08003dc1 	.word	0x08003dc1
 8003d70:	08003dc1 	.word	0x08003dc1
 8003d74:	08003dc1 	.word	0x08003dc1
 8003d78:	08003dc1 	.word	0x08003dc1
 8003d7c:	08003dc1 	.word	0x08003dc1
 8003d80:	08003dc1 	.word	0x08003dc1
 8003d84:	08003db3 	.word	0x08003db3
		case DWT_START_RX_DELAYED:
			dwt_writefastCMD(CMD_DRX);
 8003d88:	2300      	movs	r3, #0
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	2004      	movs	r0, #4
 8003d90:	f7ff f8a2 	bl	8002ed8 <dwt_writetodevice>
			break;
 8003d94:	e017      	b.n	8003dc6 <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_REF:
			dwt_writefastCMD(CMD_DRX_REF);
 8003d96:	2300      	movs	r3, #0
 8003d98:	2200      	movs	r2, #0
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	200a      	movs	r0, #10
 8003d9e:	f7ff f89b 	bl	8002ed8 <dwt_writetodevice>
			break;
 8003da2:	e010      	b.n	8003dc6 <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_RS:
			dwt_writefastCMD(CMD_DRX_RS);
 8003da4:	2300      	movs	r3, #0
 8003da6:	2200      	movs	r2, #0
 8003da8:	2100      	movs	r1, #0
 8003daa:	2008      	movs	r0, #8
 8003dac:	f7ff f894 	bl	8002ed8 <dwt_writetodevice>
			break;
 8003db0:	e009      	b.n	8003dc6 <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_TS:
			dwt_writefastCMD(CMD_DRX_TS);
 8003db2:	2300      	movs	r3, #0
 8003db4:	2200      	movs	r2, #0
 8003db6:	2100      	movs	r1, #0
 8003db8:	2006      	movs	r0, #6
 8003dba:	f7ff f88d 	bl	8002ed8 <dwt_writetodevice>
			break;
 8003dbe:	e002      	b.n	8003dc6 <dwt_rxenable+0xae>
		default:
			return DWT_ERROR; // return error
 8003dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc4:	e01f      	b.n	8003e06 <dwt_rxenable+0xee>
		}

		temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8003dc6:	2103      	movs	r1, #3
 8003dc8:	2044      	movs	r0, #68	@ 0x44
 8003dca:	f7ff f8f0 	bl	8002fae <dwt_read8bitoffsetreg>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	73fb      	strb	r3, [r7, #15]
		if ((temp1 & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	f003 0308 	and.w	r3, r3, #8
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d013      	beq.n	8003e04 <dwt_rxenable+0xec>
				{
			dwt_writefastCMD(CMD_TXRXOFF);
 8003ddc:	2300      	movs	r3, #0
 8003dde:	2200      	movs	r2, #0
 8003de0:	2100      	movs	r1, #0
 8003de2:	2000      	movs	r0, #0
 8003de4:	f7ff f878 	bl	8002ed8 <dwt_writetodevice>

			if ((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d105      	bne.n	8003dfe <dwt_rxenable+0xe6>
					{
				dwt_writefastCMD(CMD_RX);
 8003df2:	2300      	movs	r3, #0
 8003df4:	2200      	movs	r2, #0
 8003df6:	2100      	movs	r1, #0
 8003df8:	2002      	movs	r0, #2
 8003dfa:	f7ff f86d 	bl	8002ed8 <dwt_writetodevice>
			}
			return DWT_ERROR; // return warning indication
 8003dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003e02:	e000      	b.n	8003e06 <dwt_rxenable+0xee>
		}
	}

	return DWT_SUCCESS;
 8003e04:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8003e06:	4618      	mov	r0, r3
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop

08003e10 <dwt_setrxtimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint32_t time) {
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
	if (time > 0) {
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00d      	beq.n	8003e3a <dwt_setrxtimeout+0x2a>
		dwt_write32bitoffsetreg(RX_FWTO_ID, 0, time);
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	2100      	movs	r1, #0
 8003e22:	2034      	movs	r0, #52	@ 0x34
 8003e24:	f7ff f8d5 	bl	8002fd2 <dwt_write32bitoffsetreg>

		dwt_or16bitoffsetreg(SYS_CFG_ID, 0, SYS_CFG_RXWTOE_BIT_MASK); //set the RX FWTO bit
 8003e28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003e30:	2100      	movs	r1, #0
 8003e32:	2010      	movs	r0, #16
 8003e34:	f7ff f954 	bl	80030e0 <dwt_modify16bitoffsetreg>
	} else {
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
				(uint16_t)(~SYS_CFG_RXWTOE_BIT_MASK)); //clear the RX FWTO bit
	}
} // end dwt_setrxtimeout()
 8003e38:	e006      	b.n	8003e48 <dwt_setrxtimeout+0x38>
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	f64f 52ff 	movw	r2, #65023	@ 0xfdff
 8003e40:	2100      	movs	r1, #0
 8003e42:	2010      	movs	r0, #16
 8003e44:	f7ff f94c 	bl	80030e0 <dwt_modify16bitoffsetreg>
} // end dwt_setrxtimeout()
 8003e48:	bf00      	nop
 8003e4a:	3708      	adds	r7, #8
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <dwt_setpreambledetecttimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setpreambledetecttimeout(uint16_t timeout) {
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4603      	mov	r3, r0
 8003e58:	80fb      	strh	r3, [r7, #6]
	dwt_write16bitoffsetreg(DTUNE1_ID, 0, timeout);
 8003e5a:	88fb      	ldrh	r3, [r7, #6]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	2100      	movs	r1, #0
 8003e60:	4803      	ldr	r0, [pc, #12]	@ (8003e70 <dwt_setpreambledetecttimeout+0x20>)
 8003e62:	f7ff f8dc 	bl	800301e <dwt_write16bitoffsetreg>
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	00060004 	.word	0x00060004

08003e74 <dwt_disable_rf_tx>:
 * output parameters
 * None
 *
 */
static
void dwt_disable_rf_tx(uint8_t switch_config) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	71fb      	strb	r3, [r7, #7]
	//Turn off TX LDOs
	dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2100      	movs	r1, #0
 8003e82:	480b      	ldr	r0, [pc, #44]	@ (8003eb0 <dwt_disable_rf_tx+0x3c>)
 8003e84:	f7ff f8a5 	bl	8002fd2 <dwt_write32bitoffsetreg>

	//Disable RF blocks for TX (configure RF_ENABLE_ID reg)
	dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003e90:	f7ff f89f 	bl	8002fd2 <dwt_write32bitoffsetreg>

	if (switch_config) {
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d005      	beq.n	8003ea6 <dwt_disable_rf_tx+0x32>
		//Restore the TXRX switch to auto
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 8003e9a:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	4804      	ldr	r0, [pc, #16]	@ (8003eb4 <dwt_disable_rf_tx+0x40>)
 8003ea2:	f7ff f896 	bl	8002fd2 <dwt_write32bitoffsetreg>
	}
}
 8003ea6:	bf00      	nop
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	00070048 	.word	0x00070048
 8003eb4:	00070014 	.word	0x00070014

08003eb8 <dwt_enable_rf_tx>:
 *
 * output parameters
 *
 */
static
void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	70fb      	strb	r3, [r7, #3]
	//Turn on TX LDOs
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003ec4:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 8003ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ecc:	2100      	movs	r1, #0
 8003ece:	4815      	ldr	r0, [pc, #84]	@ (8003f24 <dwt_enable_rf_tx+0x6c>)
 8003ed0:	f7ff f8d2 	bl	8003078 <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK | LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003ed4:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 8003ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8003edc:	2100      	movs	r1, #0
 8003ede:	4811      	ldr	r0, [pc, #68]	@ (8003f24 <dwt_enable_rf_tx+0x6c>)
 8003ee0:	f7ff f8ca 	bl	8003078 <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK | LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

	//Enable RF blocks for TX (configure RF_ENABLE_ID reg)
	if (channel == SEL_CHANNEL5) {
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b05      	cmp	r3, #5
 8003ee8:	d108      	bne.n	8003efc <dwt_enable_rf_tx+0x44>
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003eea:	4b0f      	ldr	r3, [pc, #60]	@ (8003f28 <dwt_enable_rf_tx+0x70>)
 8003eec:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003ef6:	f7ff f8bf 	bl	8003078 <dwt_modify32bitoffsetreg>
 8003efa:	e007      	b.n	8003f0c <dwt_enable_rf_tx+0x54>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else {
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003efc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <dwt_enable_rf_tx+0x74>)
 8003efe:	f04f 32ff 	mov.w	r2, #4294967295
 8003f02:	2100      	movs	r1, #0
 8003f04:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003f08:	f7ff f8b6 	bl	8003078 <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}

	if (switch_control) {
 8003f0c:	78fb      	ldrb	r3, [r7, #3]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d004      	beq.n	8003f1c <dwt_enable_rf_tx+0x64>
		//configure the TXRX switch for TX mode
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 8003f12:	4a07      	ldr	r2, [pc, #28]	@ (8003f30 <dwt_enable_rf_tx+0x78>)
 8003f14:	2100      	movs	r1, #0
 8003f16:	4807      	ldr	r0, [pc, #28]	@ (8003f34 <dwt_enable_rf_tx+0x7c>)
 8003f18:	f7ff f85b 	bl	8002fd2 <dwt_write32bitoffsetreg>
	}

}
 8003f1c:	bf00      	nop
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	00070048 	.word	0x00070048
 8003f28:	02003c00 	.word	0x02003c00
 8003f2c:	02001c00 	.word	0x02001c00
 8003f30:	01011100 	.word	0x01011100
 8003f34:	00070014 	.word	0x00070014

08003f38 <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_enable_rftx_blocks(uint32_t channel) {
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
	if (channel == SEL_CHANNEL5) {
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b05      	cmp	r3, #5
 8003f44:	d107      	bne.n	8003f56 <dwt_enable_rftx_blocks+0x1e>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003f46:	4b0b      	ldr	r3, [pc, #44]	@ (8003f74 <dwt_enable_rftx_blocks+0x3c>)
 8003f48:	f04f 32ff 	mov.w	r2, #4294967295
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	480a      	ldr	r0, [pc, #40]	@ (8003f78 <dwt_enable_rftx_blocks+0x40>)
 8003f50:	f7ff f892 	bl	8003078 <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else if (channel == SEL_CHANNEL9) {
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}
}
 8003f54:	e009      	b.n	8003f6a <dwt_enable_rftx_blocks+0x32>
	} else if (channel == SEL_CHANNEL9) {
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2b09      	cmp	r3, #9
 8003f5a:	d106      	bne.n	8003f6a <dwt_enable_rftx_blocks+0x32>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003f5c:	4b07      	ldr	r3, [pc, #28]	@ (8003f7c <dwt_enable_rftx_blocks+0x44>)
 8003f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f62:	2100      	movs	r1, #0
 8003f64:	4804      	ldr	r0, [pc, #16]	@ (8003f78 <dwt_enable_rftx_blocks+0x40>)
 8003f66:	f7ff f887 	bl	8003078 <dwt_modify32bitoffsetreg>
}
 8003f6a:	bf00      	nop
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	02003c00 	.word	0x02003c00
 8003f78:	00070004 	.word	0x00070004
 8003f7c:	02001c00 	.word	0x02001c00

08003f80 <dwt_disable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_disable_rftx_blocks(void) {
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
	dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 8003f84:	2200      	movs	r2, #0
 8003f86:	2100      	movs	r1, #0
 8003f88:	4802      	ldr	r0, [pc, #8]	@ (8003f94 <dwt_disable_rftx_blocks+0x14>)
 8003f8a:	f7ff f822 	bl	8002fd2 <dwt_write32bitoffsetreg>
}
 8003f8e:	bf00      	nop
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	00070004 	.word	0x00070004

08003f98 <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, int channel) {
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	6039      	str	r1, [r7, #0]
 8003fa2:	80fb      	strh	r3, [r7, #6]
	// Force system clock to FOSC/4 and TX clocks on and enable RF blocks
	dwt_force_clocks(FORCE_CLK_SYS_TX);
 8003fa4:	2001      	movs	r0, #1
 8003fa6:	f7ff fdad 	bl	8003b04 <dwt_force_clocks>
	dwt_enable_rf_tx((uint32_t) channel, 0);
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2100      	movs	r1, #0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff ff82 	bl	8003eb8 <dwt_enable_rf_tx>
	dwt_enable_rftx_blocks((uint32_t) channel);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7ff ffbe 	bl	8003f38 <dwt_enable_rftx_blocks>

	// Write to the PG target before kicking off PG auto-cal with given target value
	dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0,
 8003fbc:	88fb      	ldrh	r3, [r7, #6]
 8003fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4813      	ldr	r0, [pc, #76]	@ (8004018 <dwt_calcbandwidthadj+0x80>)
 8003fca:	f7ff f828 	bl	800301e <dwt_write16bitoffsetreg>
			target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
	// Run PG count cal
	dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0,
 8003fce:	2303      	movs	r3, #3
 8003fd0:	22ff      	movs	r2, #255	@ 0xff
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	4811      	ldr	r0, [pc, #68]	@ (800401c <dwt_calcbandwidthadj+0x84>)
 8003fd6:	f7ff f8ae 	bl	8003136 <dwt_modify8bitoffsetreg>
			(uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
	// Wait for calibration to complete
	while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK)
 8003fda:	bf00      	nop
 8003fdc:	2100      	movs	r1, #0
 8003fde:	480f      	ldr	r0, [pc, #60]	@ (800401c <dwt_calcbandwidthadj+0x84>)
 8003fe0:	f7fe ffe5 	bl	8002fae <dwt_read8bitoffsetreg>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f6      	bne.n	8003fdc <dwt_calcbandwidthadj+0x44>
		;

	//Restore clocks to AUTO and turn off TX blocks
	dwt_disable_rftx_blocks();
 8003fee:	f7ff ffc7 	bl	8003f80 <dwt_disable_rftx_blocks>
	dwt_disable_rf_tx(0);
 8003ff2:	2000      	movs	r0, #0
 8003ff4:	f7ff ff3e 	bl	8003e74 <dwt_disable_rf_tx>
	dwt_force_clocks(FORCE_CLK_AUTO);
 8003ff8:	2005      	movs	r0, #5
 8003ffa:	f7ff fd83 	bl	8003b04 <dwt_force_clocks>

	return (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0)
 8003ffe:	2100      	movs	r1, #0
 8004000:	4807      	ldr	r0, [pc, #28]	@ (8004020 <dwt_calcbandwidthadj+0x88>)
 8004002:	f7fe ffd4 	bl	8002fae <dwt_read8bitoffsetreg>
 8004006:	4603      	mov	r3, r0
			& TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 8004008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800400c:	b2db      	uxtb	r3, r3
}
 800400e:	4618      	mov	r0, r3
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	0008001c 	.word	0x0008001c
 800401c:	00080010 	.word	0x00080010
 8004020:	0007001c 	.word	0x0007001c

08004024 <write>:

 ===============================================================================================
 */

HAL_StatusTypeDef write(uint16_t headerLength, uint8_t *headerBuffer,
		uint32_t bodylength, uint8_t *bodyBuffer) {
 8004024:	b580      	push	{r7, lr}
 8004026:	b0a0      	sub	sp, #128	@ 0x80
 8004028:	af00      	add	r7, sp, #0
 800402a:	60b9      	str	r1, [r7, #8]
 800402c:	607a      	str	r2, [r7, #4]
 800402e:	603b      	str	r3, [r7, #0]
 8004030:	4603      	mov	r3, r0
 8004032:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	uint8_t buf[100] = { 0 };
 8004034:	2300      	movs	r3, #0
 8004036:	613b      	str	r3, [r7, #16]
 8004038:	f107 0314 	add.w	r3, r7, #20
 800403c:	2260      	movs	r2, #96	@ 0x60
 800403e:	2100      	movs	r1, #0
 8004040:	4618      	mov	r0, r3
 8004042:	f007 fea0 	bl	800bd86 <memset>
	int i;
	int j;
	for (i = 0; i < headerLength; i++)
 8004046:	2300      	movs	r3, #0
 8004048:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800404a:	e00c      	b.n	8004066 <write+0x42>
		buf[i] = headerBuffer[i];
 800404c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	4413      	add	r3, r2
 8004052:	7819      	ldrb	r1, [r3, #0]
 8004054:	f107 0210 	add.w	r2, r7, #16
 8004058:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800405a:	4413      	add	r3, r2
 800405c:	460a      	mov	r2, r1
 800405e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < headerLength; i++)
 8004060:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004062:	3301      	adds	r3, #1
 8004064:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004066:	89fb      	ldrh	r3, [r7, #14]
 8004068:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800406a:	429a      	cmp	r2, r3
 800406c:	dbee      	blt.n	800404c <write+0x28>

	for (j = 0; j < bodylength; j++)
 800406e:	2300      	movs	r3, #0
 8004070:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004072:	e00d      	b.n	8004090 <write+0x6c>
		buf[i + j] = bodyBuffer[j];
 8004074:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	441a      	add	r2, r3
 800407a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800407c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800407e:	440b      	add	r3, r1
 8004080:	7812      	ldrb	r2, [r2, #0]
 8004082:	3380      	adds	r3, #128	@ 0x80
 8004084:	443b      	add	r3, r7
 8004086:	f803 2c70 	strb.w	r2, [r3, #-112]
	for (j = 0; j < bodylength; j++)
 800408a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800408c:	3301      	adds	r3, #1
 800408e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	429a      	cmp	r2, r3
 8004096:	d8ed      	bhi.n	8004074 <write+0x50>

	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 8004098:	4b13      	ldr	r3, [pc, #76]	@ (80040e8 <write+0xc4>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <write+0xc4>)
 800409e:	8911      	ldrh	r1, [r2, #8]
 80040a0:	2200      	movs	r2, #0
 80040a2:	4618      	mov	r0, r3
 80040a4:	f001 fc98 	bl	80059d8 <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, buf, i + j, 0xffff);
 80040a8:	4b0f      	ldr	r3, [pc, #60]	@ (80040e8 <write+0xc4>)
 80040aa:	6818      	ldr	r0, [r3, #0]
 80040ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	4413      	add	r3, r2
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	f107 0110 	add.w	r1, r7, #16
 80040bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040c0:	f005 f9ce 	bl	8009460 <HAL_SPI_Transmit>
 80040c4:	4603      	mov	r3, r0
 80040c6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 80040ca:	4b07      	ldr	r3, [pc, #28]	@ (80040e8 <write+0xc4>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	4a06      	ldr	r2, [pc, #24]	@ (80040e8 <write+0xc4>)
 80040d0:	8911      	ldrh	r1, [r2, #8]
 80040d2:	2201      	movs	r2, #1
 80040d4:	4618      	mov	r0, r3
 80040d6:	f001 fc7f 	bl	80059d8 <HAL_GPIO_WritePin>

	return (res);
 80040da:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3780      	adds	r7, #128	@ 0x80
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000098 	.word	0x20000098

080040ec <read>:

HAL_StatusTypeDef read(uint16_t headerLength, const uint8_t *headerBuffer,
		uint32_t readlength, uint8_t *readBuffer) {
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60b9      	str	r1, [r7, #8]
 80040f4:	607a      	str	r2, [r7, #4]
 80040f6:	603b      	str	r3, [r7, #0]
 80040f8:	4603      	mov	r3, r0
 80040fa:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 80040fc:	4b16      	ldr	r3, [pc, #88]	@ (8004158 <read+0x6c>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	4a15      	ldr	r2, [pc, #84]	@ (8004158 <read+0x6c>)
 8004102:	8911      	ldrh	r1, [r2, #8]
 8004104:	2200      	movs	r2, #0
 8004106:	4618      	mov	r0, r3
 8004108:	f001 fc66 	bl	80059d8 <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, (uint8_t*) headerBuffer, headerLength,
 800410c:	4b12      	ldr	r3, [pc, #72]	@ (8004158 <read+0x6c>)
 800410e:	6818      	ldr	r0, [r3, #0]
 8004110:	89fa      	ldrh	r2, [r7, #14]
 8004112:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004116:	68b9      	ldr	r1, [r7, #8]
 8004118:	f005 f9a2 	bl	8009460 <HAL_SPI_Transmit>
 800411c:	4603      	mov	r3, r0
 800411e:	75fb      	strb	r3, [r7, #23]
			0xffff);
	if (res == HAL_OK)
 8004120:	7dfb      	ldrb	r3, [r7, #23]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10a      	bne.n	800413c <read+0x50>
		res = HAL_SPI_Receive(hw.spi, readBuffer, readlength, 0xffff);
 8004126:	4b0c      	ldr	r3, [pc, #48]	@ (8004158 <read+0x6c>)
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	b29a      	uxth	r2, r3
 800412e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004132:	6839      	ldr	r1, [r7, #0]
 8004134:	f005 fba4 	bl	8009880 <HAL_SPI_Receive>
 8004138:	4603      	mov	r3, r0
 800413a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 800413c:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <read+0x6c>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	4a05      	ldr	r2, [pc, #20]	@ (8004158 <read+0x6c>)
 8004142:	8911      	ldrh	r1, [r2, #8]
 8004144:	2201      	movs	r2, #1
 8004146:	4618      	mov	r0, r3
 8004148:	f001 fc46 	bl	80059d8 <HAL_GPIO_WritePin>
	return (res);
 800414c:	7dfb      	ldrb	r3, [r7, #23]
}
 800414e:	4618      	mov	r0, r3
 8004150:	3718      	adds	r7, #24
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	20000098 	.word	0x20000098

0800415c <get_rx_timestamp_u64>:
 *
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
uint64_t get_rx_timestamp_u64(void) {
 800415c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
	uint8_t ts_tab[5];
	uint64_t ts = 0;
 8004164:	f04f 0200 	mov.w	r2, #0
 8004168:	f04f 0300 	mov.w	r3, #0
 800416c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int8_t i;
	dwt_readrxtimestamp(ts_tab);
 8004170:	463b      	mov	r3, r7
 8004172:	4618      	mov	r0, r3
 8004174:	f7ff fb5c 	bl	8003830 <dwt_readrxtimestamp>
	for (i = 4; i >= 0; i--) {
 8004178:	2304      	movs	r3, #4
 800417a:	71fb      	strb	r3, [r7, #7]
 800417c:	e023      	b.n	80041c6 <get_rx_timestamp_u64+0x6a>
		ts <<= 8;
 800417e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004182:	f04f 0200 	mov.w	r2, #0
 8004186:	f04f 0300 	mov.w	r3, #0
 800418a:	020b      	lsls	r3, r1, #8
 800418c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004190:	0202      	lsls	r2, r0, #8
 8004192:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ts |= ts_tab[i];
 8004196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800419a:	3310      	adds	r3, #16
 800419c:	443b      	add	r3, r7
 800419e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2200      	movs	r2, #0
 80041a6:	461c      	mov	r4, r3
 80041a8:	4615      	mov	r5, r2
 80041aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041ae:	ea42 0804 	orr.w	r8, r2, r4
 80041b2:	ea43 0905 	orr.w	r9, r3, r5
 80041b6:	e9c7 8902 	strd	r8, r9, [r7, #8]
	for (i = 4; i >= 0; i--) {
 80041ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	71fb      	strb	r3, [r7, #7]
 80041c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	dad7      	bge.n	800417e <get_rx_timestamp_u64+0x22>
	}
	return ts;
 80041ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 80041d2:	4610      	mov	r0, r2
 80041d4:	4619      	mov	r1, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080041de <deca_usleep>:
	for (i = 0; i < RESP_MSG_TS_LEN; i++) {
		ts_field[i] = (uint8_t) (ts >> (i * 8));
	}
}

void deca_usleep(unsigned int usec) {
 80041de:	b480      	push	{r7}
 80041e0:	b085      	sub	sp, #20
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
	unsigned int i;

	usec *= 12;
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	4613      	mov	r3, r2
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	607b      	str	r3, [r7, #4]
	for (i = 0; i < usec; i++) {
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
 80041f6:	e003      	b.n	8004200 <deca_usleep+0x22>
		__NOP();
 80041f8:	bf00      	nop
	for (i = 0; i < usec; i++) {
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3301      	adds	r3, #1
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	429a      	cmp	r2, r3
 8004206:	d3f7      	bcc.n	80041f8 <deca_usleep+0x1a>
	}
}
 8004208:	bf00      	nop
 800420a:	bf00      	nop
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
	...

08004218 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004218:	480d      	ldr	r0, [pc, #52]	@ (8004250 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800421a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800421c:	f7fe f96c 	bl	80024f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004220:	480c      	ldr	r0, [pc, #48]	@ (8004254 <LoopForever+0x6>)
  ldr r1, =_edata
 8004222:	490d      	ldr	r1, [pc, #52]	@ (8004258 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004224:	4a0d      	ldr	r2, [pc, #52]	@ (800425c <LoopForever+0xe>)
  movs r3, #0
 8004226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004228:	e002      	b.n	8004230 <LoopCopyDataInit>

0800422a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800422a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800422c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800422e:	3304      	adds	r3, #4

08004230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004234:	d3f9      	bcc.n	800422a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004236:	4a0a      	ldr	r2, [pc, #40]	@ (8004260 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004238:	4c0a      	ldr	r4, [pc, #40]	@ (8004264 <LoopForever+0x16>)
  movs r3, #0
 800423a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800423c:	e001      	b.n	8004242 <LoopFillZerobss>

0800423e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800423e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004240:	3204      	adds	r2, #4

08004242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004244:	d3fb      	bcc.n	800423e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004246:	f007 fe03 	bl	800be50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800424a:	f7fc fe95 	bl	8000f78 <main>

0800424e <LoopForever>:

LoopForever:
    b LoopForever
 800424e:	e7fe      	b.n	800424e <LoopForever>
  ldr   r0, =_estack
 8004250:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8004254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004258:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800425c:	0800cbd8 	.word	0x0800cbd8
  ldr r2, =_sbss
 8004260:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004264:	200005a6 	.word	0x200005a6

08004268 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004268:	e7fe      	b.n	8004268 <ADC1_IRQHandler>
	...

0800426c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004270:	4b12      	ldr	r3, [pc, #72]	@ (80042bc <HAL_Init+0x50>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a11      	ldr	r2, [pc, #68]	@ (80042bc <HAL_Init+0x50>)
 8004276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800427a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800427c:	2003      	movs	r0, #3
 800427e:	f000 f9f4 	bl	800466a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004282:	f003 ffe3 	bl	800824c <HAL_RCC_GetSysClockFreq>
 8004286:	4602      	mov	r2, r0
 8004288:	4b0d      	ldr	r3, [pc, #52]	@ (80042c0 <HAL_Init+0x54>)
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	f003 030f 	and.w	r3, r3, #15
 8004290:	490c      	ldr	r1, [pc, #48]	@ (80042c4 <HAL_Init+0x58>)
 8004292:	5ccb      	ldrb	r3, [r1, r3]
 8004294:	fa22 f303 	lsr.w	r3, r2, r3
 8004298:	4a0b      	ldr	r2, [pc, #44]	@ (80042c8 <HAL_Init+0x5c>)
 800429a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800429c:	2004      	movs	r0, #4
 800429e:	f000 fa39 	bl	8004714 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80042a2:	200f      	movs	r0, #15
 80042a4:	f000 f85a 	bl	800435c <HAL_InitTick>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e002      	b.n	80042b8 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80042b2:	f7fd fded 	bl	8001e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40022000 	.word	0x40022000
 80042c0:	46020c00 	.word	0x46020c00
 80042c4:	0800ca78 	.word	0x0800ca78
 80042c8:	20000010 	.word	0x20000010

080042cc <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80042d0:	4b18      	ldr	r3, [pc, #96]	@ (8004334 <HAL_DeInit+0x68>)
 80042d2:	4a19      	ldr	r2, [pc, #100]	@ (8004338 <HAL_DeInit+0x6c>)
 80042d4:	675a      	str	r2, [r3, #116]	@ 0x74
 80042d6:	4b17      	ldr	r3, [pc, #92]	@ (8004334 <HAL_DeInit+0x68>)
 80042d8:	4a18      	ldr	r2, [pc, #96]	@ (800433c <HAL_DeInit+0x70>)
 80042da:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 80042dc:	4b15      	ldr	r3, [pc, #84]	@ (8004334 <HAL_DeInit+0x68>)
 80042de:	2200      	movs	r2, #0
 80042e0:	675a      	str	r2, [r3, #116]	@ 0x74
 80042e2:	4b14      	ldr	r3, [pc, #80]	@ (8004334 <HAL_DeInit+0x68>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 80042e8:	4b12      	ldr	r3, [pc, #72]	@ (8004334 <HAL_DeInit+0x68>)
 80042ea:	4a15      	ldr	r2, [pc, #84]	@ (8004340 <HAL_DeInit+0x74>)
 80042ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 80042ee:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <HAL_DeInit+0x68>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 80042f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004334 <HAL_DeInit+0x68>)
 80042f6:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <HAL_DeInit+0x78>)
 80042f8:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 80042fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <HAL_DeInit+0x68>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8004300:	4b0c      	ldr	r3, [pc, #48]	@ (8004334 <HAL_DeInit+0x68>)
 8004302:	4a11      	ldr	r2, [pc, #68]	@ (8004348 <HAL_DeInit+0x7c>)
 8004304:	665a      	str	r2, [r3, #100]	@ 0x64
 8004306:	4b0b      	ldr	r3, [pc, #44]	@ (8004334 <HAL_DeInit+0x68>)
 8004308:	f240 1211 	movw	r2, #273	@ 0x111
 800430c:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 800430e:	4b09      	ldr	r3, [pc, #36]	@ (8004334 <HAL_DeInit+0x68>)
 8004310:	2200      	movs	r2, #0
 8004312:	665a      	str	r2, [r3, #100]	@ 0x64
 8004314:	4b07      	ldr	r3, [pc, #28]	@ (8004334 <HAL_DeInit+0x68>)
 8004316:	2200      	movs	r2, #0
 8004318:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 800431a:	4b06      	ldr	r3, [pc, #24]	@ (8004334 <HAL_DeInit+0x68>)
 800431c:	f240 6261 	movw	r2, #1633	@ 0x661
 8004320:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 8004322:	4b04      	ldr	r3, [pc, #16]	@ (8004334 <HAL_DeInit+0x68>)
 8004324:	2200      	movs	r2, #0
 8004326:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8004328:	f000 f810 	bl	800434c <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	46020c00 	.word	0x46020c00
 8004338:	027e403f 	.word	0x027e403f
 800433c:	00800222 	.word	0x00800222
 8004340:	00677800 	.word	0x00677800
 8004344:	0007100f 	.word	0x0007100f
 8004348:	19bf55ff 	.word	0x19bf55ff

0800434c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004368:	4b33      	ldr	r3, [pc, #204]	@ (8004438 <HAL_InitTick+0xdc>)
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e05c      	b.n	800442e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004374:	4b31      	ldr	r3, [pc, #196]	@ (800443c <HAL_InitTick+0xe0>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b04      	cmp	r3, #4
 800437e:	d10c      	bne.n	800439a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004380:	4b2f      	ldr	r3, [pc, #188]	@ (8004440 <HAL_InitTick+0xe4>)
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	4b2c      	ldr	r3, [pc, #176]	@ (8004438 <HAL_InitTick+0xdc>)
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	4619      	mov	r1, r3
 800438a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800438e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004392:	fbb2 f3f3 	udiv	r3, r2, r3
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	e037      	b.n	800440a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800439a:	f000 fa13 	bl	80047c4 <HAL_SYSTICK_GetCLKSourceConfig>
 800439e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d023      	beq.n	80043ee <HAL_InitTick+0x92>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d82d      	bhi.n	8004408 <HAL_InitTick+0xac>
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_InitTick+0x5e>
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d00d      	beq.n	80043d4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80043b8:	e026      	b.n	8004408 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80043ba:	4b21      	ldr	r3, [pc, #132]	@ (8004440 <HAL_InitTick+0xe4>)
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	4b1e      	ldr	r3, [pc, #120]	@ (8004438 <HAL_InitTick+0xdc>)
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	4619      	mov	r1, r3
 80043c4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80043c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80043cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d0:	60fb      	str	r3, [r7, #12]
        break;
 80043d2:	e01a      	b.n	800440a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80043d4:	4b18      	ldr	r3, [pc, #96]	@ (8004438 <HAL_InitTick+0xdc>)
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	461a      	mov	r2, r3
 80043da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043de:	fbb3 f3f2 	udiv	r3, r3, r2
 80043e2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80043e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ea:	60fb      	str	r3, [r7, #12]
        break;
 80043ec:	e00d      	b.n	800440a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80043ee:	4b12      	ldr	r3, [pc, #72]	@ (8004438 <HAL_InitTick+0xdc>)
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	461a      	mov	r2, r3
 80043f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80043fc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004400:	fbb2 f3f3 	udiv	r3, r2, r3
 8004404:	60fb      	str	r3, [r7, #12]
        break;
 8004406:	e000      	b.n	800440a <HAL_InitTick+0xae>
        break;
 8004408:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 f960 	bl	80046d0 <HAL_SYSTICK_Config>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e009      	b.n	800442e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800441a:	2200      	movs	r2, #0
 800441c:	6879      	ldr	r1, [r7, #4]
 800441e:	f04f 30ff 	mov.w	r0, #4294967295
 8004422:	f000 f92d 	bl	8004680 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8004426:	4a07      	ldr	r2, [pc, #28]	@ (8004444 <HAL_InitTick+0xe8>)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	20000018 	.word	0x20000018
 800443c:	e000e010 	.word	0xe000e010
 8004440:	20000010 	.word	0x20000010
 8004444:	20000014 	.word	0x20000014

08004448 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800444c:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <HAL_IncTick+0x20>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	461a      	mov	r2, r3
 8004452:	4b06      	ldr	r3, [pc, #24]	@ (800446c <HAL_IncTick+0x24>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4413      	add	r3, r2
 8004458:	4a04      	ldr	r2, [pc, #16]	@ (800446c <HAL_IncTick+0x24>)
 800445a:	6013      	str	r3, [r2, #0]
}
 800445c:	bf00      	nop
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	20000018 	.word	0x20000018
 800446c:	20000458 	.word	0x20000458

08004470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  return uwTick;
 8004474:	4b03      	ldr	r3, [pc, #12]	@ (8004484 <HAL_GetTick+0x14>)
 8004476:	681b      	ldr	r3, [r3, #0]
}
 8004478:	4618      	mov	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	20000458 	.word	0x20000458

08004488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004490:	f7ff ffee 	bl	8004470 <HAL_GetTick>
 8004494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a0:	d005      	beq.n	80044ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044a2:	4b0a      	ldr	r3, [pc, #40]	@ (80044cc <HAL_Delay+0x44>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	461a      	mov	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4413      	add	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80044ae:	bf00      	nop
 80044b0:	f7ff ffde 	bl	8004470 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d8f7      	bhi.n	80044b0 <HAL_Delay+0x28>
  {
  }
}
 80044c0:	bf00      	nop
 80044c2:	bf00      	nop
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20000018 	.word	0x20000018

080044d0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80044d4:	4b05      	ldr	r3, [pc, #20]	@ (80044ec <HAL_SuspendTick+0x1c>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a04      	ldr	r2, [pc, #16]	@ (80044ec <HAL_SuspendTick+0x1c>)
 80044da:	f023 0302 	bic.w	r3, r3, #2
 80044de:	6013      	str	r3, [r2, #0]
}
 80044e0:	bf00      	nop
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	e000e010 	.word	0xe000e010

080044f0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80044f4:	4b05      	ldr	r3, [pc, #20]	@ (800450c <HAL_ResumeTick+0x1c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a04      	ldr	r2, [pc, #16]	@ (800450c <HAL_ResumeTick+0x1c>)
 80044fa:	f043 0302 	orr.w	r3, r3, #2
 80044fe:	6013      	str	r3, [r2, #0]
}
 8004500:	bf00      	nop
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	e000e010 	.word	0xe000e010

08004510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f003 0307 	and.w	r3, r3, #7
 800451e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004520:	4b0c      	ldr	r3, [pc, #48]	@ (8004554 <__NVIC_SetPriorityGrouping+0x44>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800452c:	4013      	ands	r3, r2
 800452e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004538:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800453c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004542:	4a04      	ldr	r2, [pc, #16]	@ (8004554 <__NVIC_SetPriorityGrouping+0x44>)
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	60d3      	str	r3, [r2, #12]
}
 8004548:	bf00      	nop
 800454a:	3714      	adds	r7, #20
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr
 8004554:	e000ed00 	.word	0xe000ed00

08004558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800455c:	4b04      	ldr	r3, [pc, #16]	@ (8004570 <__NVIC_GetPriorityGrouping+0x18>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	0a1b      	lsrs	r3, r3, #8
 8004562:	f003 0307 	and.w	r3, r3, #7
}
 8004566:	4618      	mov	r0, r3
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	e000ed00 	.word	0xe000ed00

08004574 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800457e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004582:	2b00      	cmp	r3, #0
 8004584:	db0b      	blt.n	800459e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	f003 021f 	and.w	r2, r3, #31
 800458c:	4907      	ldr	r1, [pc, #28]	@ (80045ac <__NVIC_EnableIRQ+0x38>)
 800458e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004592:	095b      	lsrs	r3, r3, #5
 8004594:	2001      	movs	r0, #1
 8004596:	fa00 f202 	lsl.w	r2, r0, r2
 800459a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800459e:	bf00      	nop
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	e000e100 	.word	0xe000e100

080045b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	4603      	mov	r3, r0
 80045b8:	6039      	str	r1, [r7, #0]
 80045ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	db0a      	blt.n	80045da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	b2da      	uxtb	r2, r3
 80045c8:	490c      	ldr	r1, [pc, #48]	@ (80045fc <__NVIC_SetPriority+0x4c>)
 80045ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ce:	0112      	lsls	r2, r2, #4
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	440b      	add	r3, r1
 80045d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045d8:	e00a      	b.n	80045f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	4908      	ldr	r1, [pc, #32]	@ (8004600 <__NVIC_SetPriority+0x50>)
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	f003 030f 	and.w	r3, r3, #15
 80045e6:	3b04      	subs	r3, #4
 80045e8:	0112      	lsls	r2, r2, #4
 80045ea:	b2d2      	uxtb	r2, r2
 80045ec:	440b      	add	r3, r1
 80045ee:	761a      	strb	r2, [r3, #24]
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	e000e100 	.word	0xe000e100
 8004600:	e000ed00 	.word	0xe000ed00

08004604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004604:	b480      	push	{r7}
 8004606:	b089      	sub	sp, #36	@ 0x24
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f1c3 0307 	rsb	r3, r3, #7
 800461e:	2b04      	cmp	r3, #4
 8004620:	bf28      	it	cs
 8004622:	2304      	movcs	r3, #4
 8004624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	3304      	adds	r3, #4
 800462a:	2b06      	cmp	r3, #6
 800462c:	d902      	bls.n	8004634 <NVIC_EncodePriority+0x30>
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	3b03      	subs	r3, #3
 8004632:	e000      	b.n	8004636 <NVIC_EncodePriority+0x32>
 8004634:	2300      	movs	r3, #0
 8004636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004638:	f04f 32ff 	mov.w	r2, #4294967295
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	fa02 f303 	lsl.w	r3, r2, r3
 8004642:	43da      	mvns	r2, r3
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	401a      	ands	r2, r3
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800464c:	f04f 31ff 	mov.w	r1, #4294967295
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	fa01 f303 	lsl.w	r3, r1, r3
 8004656:	43d9      	mvns	r1, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800465c:	4313      	orrs	r3, r2
         );
}
 800465e:	4618      	mov	r0, r3
 8004660:	3724      	adds	r7, #36	@ 0x24
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b082      	sub	sp, #8
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7ff ff4c 	bl	8004510 <__NVIC_SetPriorityGrouping>
}
 8004678:	bf00      	nop
 800467a:	3708      	adds	r7, #8
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	4603      	mov	r3, r0
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
 800468c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800468e:	f7ff ff63 	bl	8004558 <__NVIC_GetPriorityGrouping>
 8004692:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	68b9      	ldr	r1, [r7, #8]
 8004698:	6978      	ldr	r0, [r7, #20]
 800469a:	f7ff ffb3 	bl	8004604 <NVIC_EncodePriority>
 800469e:	4602      	mov	r2, r0
 80046a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046a4:	4611      	mov	r1, r2
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7ff ff82 	bl	80045b0 <__NVIC_SetPriority>
}
 80046ac:	bf00      	nop
 80046ae:	3718      	adds	r7, #24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	4603      	mov	r3, r0
 80046bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7ff ff56 	bl	8004574 <__NVIC_EnableIRQ>
}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3b01      	subs	r3, #1
 80046dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046e0:	d301      	bcc.n	80046e6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80046e2:	2301      	movs	r3, #1
 80046e4:	e00d      	b.n	8004702 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80046e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004710 <HAL_SYSTICK_Config+0x40>)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	3b01      	subs	r3, #1
 80046ec:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80046ee:	4b08      	ldr	r3, [pc, #32]	@ (8004710 <HAL_SYSTICK_Config+0x40>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80046f4:	4b06      	ldr	r3, [pc, #24]	@ (8004710 <HAL_SYSTICK_Config+0x40>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a05      	ldr	r2, [pc, #20]	@ (8004710 <HAL_SYSTICK_Config+0x40>)
 80046fa:	f043 0303 	orr.w	r3, r3, #3
 80046fe:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	e000e010 	.word	0xe000e010

08004714 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b04      	cmp	r3, #4
 8004720:	d844      	bhi.n	80047ac <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004722:	a201      	add	r2, pc, #4	@ (adr r2, 8004728 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004728:	0800474b 	.word	0x0800474b
 800472c:	08004769 	.word	0x08004769
 8004730:	0800478b 	.word	0x0800478b
 8004734:	080047ad 	.word	0x080047ad
 8004738:	0800473d 	.word	0x0800473d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800473c:	4b1f      	ldr	r3, [pc, #124]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a1e      	ldr	r2, [pc, #120]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004742:	f043 0304 	orr.w	r3, r3, #4
 8004746:	6013      	str	r3, [r2, #0]
      break;
 8004748:	e031      	b.n	80047ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800474a:	4b1c      	ldr	r3, [pc, #112]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a1b      	ldr	r2, [pc, #108]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004750:	f023 0304 	bic.w	r3, r3, #4
 8004754:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8004756:	4b1a      	ldr	r3, [pc, #104]	@ (80047c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800475c:	4a18      	ldr	r2, [pc, #96]	@ (80047c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800475e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004762:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004766:	e022      	b.n	80047ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004768:	4b14      	ldr	r3, [pc, #80]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a13      	ldr	r2, [pc, #76]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800476e:	f023 0304 	bic.w	r3, r3, #4
 8004772:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8004774:	4b12      	ldr	r3, [pc, #72]	@ (80047c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800477a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800477e:	4a10      	ldr	r2, [pc, #64]	@ (80047c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004780:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004784:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004788:	e011      	b.n	80047ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800478a:	4b0c      	ldr	r3, [pc, #48]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a0b      	ldr	r2, [pc, #44]	@ (80047bc <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004790:	f023 0304 	bic.w	r3, r3, #4
 8004794:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8004796:	4b0a      	ldr	r3, [pc, #40]	@ (80047c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800479c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80047a0:	4a07      	ldr	r2, [pc, #28]	@ (80047c0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80047a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80047aa:	e000      	b.n	80047ae <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80047ac:	bf00      	nop
  }
}
 80047ae:	bf00      	nop
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	e000e010 	.word	0xe000e010
 80047c0:	46020c00 	.word	0x46020c00

080047c4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80047ca:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0304 	and.w	r3, r3, #4
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d002      	beq.n	80047dc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80047d6:	2304      	movs	r3, #4
 80047d8:	607b      	str	r3, [r7, #4]
 80047da:	e021      	b.n	8004820 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80047dc:	4b15      	ldr	r3, [pc, #84]	@ (8004834 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80047de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047e2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80047e6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047ee:	d011      	beq.n	8004814 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047f6:	d810      	bhi.n	800481a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d004      	beq.n	8004808 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004804:	d003      	beq.n	800480e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8004806:	e008      	b.n	800481a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004808:	2300      	movs	r3, #0
 800480a:	607b      	str	r3, [r7, #4]
        break;
 800480c:	e008      	b.n	8004820 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800480e:	2301      	movs	r3, #1
 8004810:	607b      	str	r3, [r7, #4]
        break;
 8004812:	e005      	b.n	8004820 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8004814:	2302      	movs	r3, #2
 8004816:	607b      	str	r3, [r7, #4]
        break;
 8004818:	e002      	b.n	8004820 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800481a:	2300      	movs	r3, #0
 800481c:	607b      	str	r3, [r7, #4]
        break;
 800481e:	bf00      	nop
    }
  }
  return systick_source;
 8004820:	687b      	ldr	r3, [r7, #4]
}
 8004822:	4618      	mov	r0, r3
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	e000e010 	.word	0xe000e010
 8004834:	46020c00 	.word	0x46020c00

08004838 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8004840:	f7ff fe16 	bl	8004470 <HAL_GetTick>
 8004844:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d101      	bne.n	8004850 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e0db      	b.n	8004a08 <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a6e      	ldr	r2, [pc, #440]	@ (8004a10 <HAL_DMA_Init+0x1d8>)
 8004856:	4293      	cmp	r3, r2
 8004858:	f000 809f 	beq.w	800499a <HAL_DMA_Init+0x162>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a6c      	ldr	r2, [pc, #432]	@ (8004a14 <HAL_DMA_Init+0x1dc>)
 8004862:	4293      	cmp	r3, r2
 8004864:	f000 8099 	beq.w	800499a <HAL_DMA_Init+0x162>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a6a      	ldr	r2, [pc, #424]	@ (8004a18 <HAL_DMA_Init+0x1e0>)
 800486e:	4293      	cmp	r3, r2
 8004870:	f000 8093 	beq.w	800499a <HAL_DMA_Init+0x162>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a68      	ldr	r2, [pc, #416]	@ (8004a1c <HAL_DMA_Init+0x1e4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	f000 808d 	beq.w	800499a <HAL_DMA_Init+0x162>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a66      	ldr	r2, [pc, #408]	@ (8004a20 <HAL_DMA_Init+0x1e8>)
 8004886:	4293      	cmp	r3, r2
 8004888:	f000 8087 	beq.w	800499a <HAL_DMA_Init+0x162>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a64      	ldr	r2, [pc, #400]	@ (8004a24 <HAL_DMA_Init+0x1ec>)
 8004892:	4293      	cmp	r3, r2
 8004894:	f000 8081 	beq.w	800499a <HAL_DMA_Init+0x162>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a62      	ldr	r2, [pc, #392]	@ (8004a28 <HAL_DMA_Init+0x1f0>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d07b      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a61      	ldr	r2, [pc, #388]	@ (8004a2c <HAL_DMA_Init+0x1f4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d076      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a5f      	ldr	r2, [pc, #380]	@ (8004a30 <HAL_DMA_Init+0x1f8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d071      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a5e      	ldr	r2, [pc, #376]	@ (8004a34 <HAL_DMA_Init+0x1fc>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d06c      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a5c      	ldr	r2, [pc, #368]	@ (8004a38 <HAL_DMA_Init+0x200>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d067      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a5b      	ldr	r2, [pc, #364]	@ (8004a3c <HAL_DMA_Init+0x204>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d062      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a59      	ldr	r2, [pc, #356]	@ (8004a40 <HAL_DMA_Init+0x208>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d05d      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a58      	ldr	r2, [pc, #352]	@ (8004a44 <HAL_DMA_Init+0x20c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d058      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a56      	ldr	r2, [pc, #344]	@ (8004a48 <HAL_DMA_Init+0x210>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d053      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a55      	ldr	r2, [pc, #340]	@ (8004a4c <HAL_DMA_Init+0x214>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d04e      	beq.n	800499a <HAL_DMA_Init+0x162>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a53      	ldr	r2, [pc, #332]	@ (8004a50 <HAL_DMA_Init+0x218>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d049      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a52      	ldr	r2, [pc, #328]	@ (8004a54 <HAL_DMA_Init+0x21c>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d044      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a50      	ldr	r2, [pc, #320]	@ (8004a58 <HAL_DMA_Init+0x220>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d03f      	beq.n	800499a <HAL_DMA_Init+0x162>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a4f      	ldr	r2, [pc, #316]	@ (8004a5c <HAL_DMA_Init+0x224>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d03a      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a4d      	ldr	r2, [pc, #308]	@ (8004a60 <HAL_DMA_Init+0x228>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d035      	beq.n	800499a <HAL_DMA_Init+0x162>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a4c      	ldr	r2, [pc, #304]	@ (8004a64 <HAL_DMA_Init+0x22c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d030      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a4a      	ldr	r2, [pc, #296]	@ (8004a68 <HAL_DMA_Init+0x230>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d02b      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a49      	ldr	r2, [pc, #292]	@ (8004a6c <HAL_DMA_Init+0x234>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d026      	beq.n	800499a <HAL_DMA_Init+0x162>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a47      	ldr	r2, [pc, #284]	@ (8004a70 <HAL_DMA_Init+0x238>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d021      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a46      	ldr	r2, [pc, #280]	@ (8004a74 <HAL_DMA_Init+0x23c>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d01c      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a44      	ldr	r2, [pc, #272]	@ (8004a78 <HAL_DMA_Init+0x240>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d017      	beq.n	800499a <HAL_DMA_Init+0x162>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a43      	ldr	r2, [pc, #268]	@ (8004a7c <HAL_DMA_Init+0x244>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d012      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a41      	ldr	r2, [pc, #260]	@ (8004a80 <HAL_DMA_Init+0x248>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00d      	beq.n	800499a <HAL_DMA_Init+0x162>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a40      	ldr	r2, [pc, #256]	@ (8004a84 <HAL_DMA_Init+0x24c>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d008      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a3e      	ldr	r2, [pc, #248]	@ (8004a88 <HAL_DMA_Init+0x250>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d003      	beq.n	800499a <HAL_DMA_Init+0x162>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a3d      	ldr	r2, [pc, #244]	@ (8004a8c <HAL_DMA_Init+0x254>)
 8004998:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695a      	ldr	r2, [r3, #20]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f042 0206 	orr.w	r2, r2, #6
 80049b8:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80049ba:	e00f      	b.n	80049dc <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80049bc:	f7ff fd58 	bl	8004470 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b05      	cmp	r3, #5
 80049c8:	d908      	bls.n	80049dc <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2210      	movs	r2, #16
 80049ce:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2203      	movs	r2, #3
 80049d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e015      	b.n	8004a08 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1e8      	bne.n	80049bc <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 fa9c 	bl	8004f28 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40020050 	.word	0x40020050
 8004a14:	50020050 	.word	0x50020050
 8004a18:	400200d0 	.word	0x400200d0
 8004a1c:	500200d0 	.word	0x500200d0
 8004a20:	40020150 	.word	0x40020150
 8004a24:	50020150 	.word	0x50020150
 8004a28:	400201d0 	.word	0x400201d0
 8004a2c:	500201d0 	.word	0x500201d0
 8004a30:	40020250 	.word	0x40020250
 8004a34:	50020250 	.word	0x50020250
 8004a38:	400202d0 	.word	0x400202d0
 8004a3c:	500202d0 	.word	0x500202d0
 8004a40:	40020350 	.word	0x40020350
 8004a44:	50020350 	.word	0x50020350
 8004a48:	400203d0 	.word	0x400203d0
 8004a4c:	500203d0 	.word	0x500203d0
 8004a50:	40020450 	.word	0x40020450
 8004a54:	50020450 	.word	0x50020450
 8004a58:	400204d0 	.word	0x400204d0
 8004a5c:	500204d0 	.word	0x500204d0
 8004a60:	40020550 	.word	0x40020550
 8004a64:	50020550 	.word	0x50020550
 8004a68:	400205d0 	.word	0x400205d0
 8004a6c:	500205d0 	.word	0x500205d0
 8004a70:	40020650 	.word	0x40020650
 8004a74:	50020650 	.word	0x50020650
 8004a78:	400206d0 	.word	0x400206d0
 8004a7c:	500206d0 	.word	0x500206d0
 8004a80:	40020750 	.word	0x40020750
 8004a84:	50020750 	.word	0x50020750
 8004a88:	400207d0 	.word	0x400207d0
 8004a8c:	500207d0 	.word	0x500207d0

08004a90 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
 8004a9c:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e04f      	b.n	8004b48 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_DMA_Start_IT+0x26>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e048      	b.n	8004b48 <HAL_DMA_Start_IT+0xb8>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d136      	bne.n	8004b38 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2202      	movs	r2, #2
 8004ace:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	68b9      	ldr	r1, [r7, #8]
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f000 f9fc 	bl	8004edc <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	695a      	ldr	r2, [r3, #20]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8004af2:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d007      	beq.n	8004b0c <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695a      	ldr	r2, [r3, #20]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b0a:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d007      	beq.n	8004b24 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b22:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695a      	ldr	r2, [r3, #20]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f042 0201 	orr.w	r2, r2, #1
 8004b32:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	e007      	b.n	8004b48 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2240      	movs	r2, #64	@ 0x40
 8004b3c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e019      	b.n	8004b96 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d004      	beq.n	8004b78 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2220      	movs	r2, #32
 8004b72:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e00e      	b.n	8004b96 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2204      	movs	r2, #4
 8004b7c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6812      	ldr	r2, [r2, #0]
 8004b8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004b8e:	f043 0304 	orr.w	r3, r3, #4
 8004b92:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b086      	sub	sp, #24
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004bb2:	f023 030f 	bic.w	r3, r3, #15
 8004bb6:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bc0:	3b50      	subs	r3, #80	@ 0x50
 8004bc2:	09db      	lsrs	r3, r3, #7
 8004bc4:	f003 031f 	and.w	r3, r3, #31
 8004bc8:	2201      	movs	r2, #1
 8004bca:	fa02 f303 	lsl.w	r3, r2, r3
 8004bce:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f000 813b 	beq.w	8004e58 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d011      	beq.n	8004c14 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c06:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c0c:	f043 0201 	orr.w	r2, r3, #1
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d011      	beq.n	8004c46 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00a      	beq.n	8004c46 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c38:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3e:	f043 0202 	orr.w	r2, r3, #2
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d011      	beq.n	8004c78 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00a      	beq.n	8004c78 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c6a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c70:	f043 0204 	orr.w	r2, r3, #4
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d011      	beq.n	8004caa <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00a      	beq.n	8004caa <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004c9c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca2:	f043 0208 	orr.w	r2, r3, #8
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d013      	beq.n	8004ce0 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00c      	beq.n	8004ce0 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cce:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d04c      	beq.n	8004d88 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d045      	beq.n	8004d88 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d04:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d12e      	bne.n	8004d70 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d20:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695a      	ldr	r2, [r3, #20]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f042 0202 	orr.w	r2, r2, #2
 8004d30:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d007      	beq.n	8004d56 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2200      	movs	r2, #0
 8004d54:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d07a      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	4798      	blx	r3
        }

        return;
 8004d6e:	e075      	b.n	8004e5c <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2205      	movs	r2, #5
 8004d74:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d039      	beq.n	8004e0a <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d032      	beq.n	8004e0a <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d012      	beq.n	8004dd6 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d116      	bne.n	8004de8 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d111      	bne.n	8004de8 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	731a      	strb	r2, [r3, #12]
 8004dd4:	e008      	b.n	8004de8 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d103      	bne.n	8004de8 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004df0:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d025      	beq.n	8004e5e <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	695a      	ldr	r2, [r3, #20]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f042 0202 	orr.w	r2, r2, #2
 8004e20:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d003      	beq.n	8004e3e <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d007      	beq.n	8004e5e <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	4798      	blx	r3
 8004e56:	e002      	b.n	8004e5e <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8004e58:	bf00      	nop
 8004e5a:	e000      	b.n	8004e5e <HAL_DMA_IRQHandler+0x2bc>
        return;
 8004e5c:	bf00      	nop
    }
  }
}
 8004e5e:	3718      	adds	r7, #24
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e02b      	b.n	8004ed0 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004e80:	f023 030f 	bic.w	r3, r3, #15
 8004e84:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e8e:	3b50      	subs	r3, #80	@ 0x50
 8004e90:	09db      	lsrs	r3, r3, #7
 8004e92:	f003 031f 	and.w	r3, r3, #31
 8004e96:	2201      	movs	r2, #1
 8004e98:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9c:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	f003 0310 	and.w	r3, r3, #16
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d012      	beq.n	8004ece <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	f003 0311 	and.w	r3, r3, #17
 8004eae:	2b11      	cmp	r3, #17
 8004eb0:	d106      	bne.n	8004ec0 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	431a      	orrs	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	605a      	str	r2, [r3, #4]
 8004ebe:	e006      	b.n	8004ece <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	43db      	mvns	r3, r3
 8004ec8:	401a      	ands	r2, r3
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3714      	adds	r7, #20
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ef0:	0c1b      	lsrs	r3, r3, #16
 8004ef2:	041b      	lsls	r3, r3, #16
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	b291      	uxth	r1, r2
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	6812      	ldr	r2, [r2, #0]
 8004efc:	430b      	orrs	r3, r1
 8004efe:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004f08:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004f1a:	bf00      	nop
 8004f1c:	3714      	adds	r7, #20
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
	...

08004f28 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	430a      	orrs	r2, r1
 8004f48:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	695a      	ldr	r2, [r3, #20]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	431a      	orrs	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a53      	ldr	r2, [pc, #332]	@ (80050b4 <DMA_Init+0x18c>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	f000 80a0 	beq.w	80050ae <DMA_Init+0x186>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a51      	ldr	r2, [pc, #324]	@ (80050b8 <DMA_Init+0x190>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	f000 809a 	beq.w	80050ae <DMA_Init+0x186>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a4f      	ldr	r2, [pc, #316]	@ (80050bc <DMA_Init+0x194>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	f000 8094 	beq.w	80050ae <DMA_Init+0x186>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a4d      	ldr	r2, [pc, #308]	@ (80050c0 <DMA_Init+0x198>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	f000 808e 	beq.w	80050ae <DMA_Init+0x186>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a4b      	ldr	r2, [pc, #300]	@ (80050c4 <DMA_Init+0x19c>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	f000 8088 	beq.w	80050ae <DMA_Init+0x186>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a49      	ldr	r2, [pc, #292]	@ (80050c8 <DMA_Init+0x1a0>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	f000 8082 	beq.w	80050ae <DMA_Init+0x186>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a47      	ldr	r2, [pc, #284]	@ (80050cc <DMA_Init+0x1a4>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d07c      	beq.n	80050ae <DMA_Init+0x186>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a45      	ldr	r2, [pc, #276]	@ (80050d0 <DMA_Init+0x1a8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d077      	beq.n	80050ae <DMA_Init+0x186>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a44      	ldr	r2, [pc, #272]	@ (80050d4 <DMA_Init+0x1ac>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d072      	beq.n	80050ae <DMA_Init+0x186>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a42      	ldr	r2, [pc, #264]	@ (80050d8 <DMA_Init+0x1b0>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d06d      	beq.n	80050ae <DMA_Init+0x186>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a41      	ldr	r2, [pc, #260]	@ (80050dc <DMA_Init+0x1b4>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d068      	beq.n	80050ae <DMA_Init+0x186>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a3f      	ldr	r2, [pc, #252]	@ (80050e0 <DMA_Init+0x1b8>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d063      	beq.n	80050ae <DMA_Init+0x186>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a3e      	ldr	r2, [pc, #248]	@ (80050e4 <DMA_Init+0x1bc>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d05e      	beq.n	80050ae <DMA_Init+0x186>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a3c      	ldr	r2, [pc, #240]	@ (80050e8 <DMA_Init+0x1c0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d059      	beq.n	80050ae <DMA_Init+0x186>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a3b      	ldr	r2, [pc, #236]	@ (80050ec <DMA_Init+0x1c4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d054      	beq.n	80050ae <DMA_Init+0x186>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a39      	ldr	r2, [pc, #228]	@ (80050f0 <DMA_Init+0x1c8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d04f      	beq.n	80050ae <DMA_Init+0x186>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a38      	ldr	r2, [pc, #224]	@ (80050f4 <DMA_Init+0x1cc>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d04a      	beq.n	80050ae <DMA_Init+0x186>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a36      	ldr	r2, [pc, #216]	@ (80050f8 <DMA_Init+0x1d0>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d045      	beq.n	80050ae <DMA_Init+0x186>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a35      	ldr	r2, [pc, #212]	@ (80050fc <DMA_Init+0x1d4>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d040      	beq.n	80050ae <DMA_Init+0x186>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a33      	ldr	r2, [pc, #204]	@ (8005100 <DMA_Init+0x1d8>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d03b      	beq.n	80050ae <DMA_Init+0x186>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a32      	ldr	r2, [pc, #200]	@ (8005104 <DMA_Init+0x1dc>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d036      	beq.n	80050ae <DMA_Init+0x186>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a30      	ldr	r2, [pc, #192]	@ (8005108 <DMA_Init+0x1e0>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d031      	beq.n	80050ae <DMA_Init+0x186>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a2f      	ldr	r2, [pc, #188]	@ (800510c <DMA_Init+0x1e4>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d02c      	beq.n	80050ae <DMA_Init+0x186>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a2d      	ldr	r2, [pc, #180]	@ (8005110 <DMA_Init+0x1e8>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d027      	beq.n	80050ae <DMA_Init+0x186>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a2c      	ldr	r2, [pc, #176]	@ (8005114 <DMA_Init+0x1ec>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d022      	beq.n	80050ae <DMA_Init+0x186>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a2a      	ldr	r2, [pc, #168]	@ (8005118 <DMA_Init+0x1f0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d01d      	beq.n	80050ae <DMA_Init+0x186>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a29      	ldr	r2, [pc, #164]	@ (800511c <DMA_Init+0x1f4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d018      	beq.n	80050ae <DMA_Init+0x186>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a27      	ldr	r2, [pc, #156]	@ (8005120 <DMA_Init+0x1f8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d013      	beq.n	80050ae <DMA_Init+0x186>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a26      	ldr	r2, [pc, #152]	@ (8005124 <DMA_Init+0x1fc>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00e      	beq.n	80050ae <DMA_Init+0x186>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a24      	ldr	r2, [pc, #144]	@ (8005128 <DMA_Init+0x200>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d009      	beq.n	80050ae <DMA_Init+0x186>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a23      	ldr	r2, [pc, #140]	@ (800512c <DMA_Init+0x204>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d004      	beq.n	80050ae <DMA_Init+0x186>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a21      	ldr	r2, [pc, #132]	@ (8005130 <DMA_Init+0x208>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d142      	bne.n	8005134 <DMA_Init+0x20c>
 80050ae:	2301      	movs	r3, #1
 80050b0:	e041      	b.n	8005136 <DMA_Init+0x20e>
 80050b2:	bf00      	nop
 80050b4:	40020050 	.word	0x40020050
 80050b8:	50020050 	.word	0x50020050
 80050bc:	400200d0 	.word	0x400200d0
 80050c0:	500200d0 	.word	0x500200d0
 80050c4:	40020150 	.word	0x40020150
 80050c8:	50020150 	.word	0x50020150
 80050cc:	400201d0 	.word	0x400201d0
 80050d0:	500201d0 	.word	0x500201d0
 80050d4:	40020250 	.word	0x40020250
 80050d8:	50020250 	.word	0x50020250
 80050dc:	400202d0 	.word	0x400202d0
 80050e0:	500202d0 	.word	0x500202d0
 80050e4:	40020350 	.word	0x40020350
 80050e8:	50020350 	.word	0x50020350
 80050ec:	400203d0 	.word	0x400203d0
 80050f0:	500203d0 	.word	0x500203d0
 80050f4:	40020450 	.word	0x40020450
 80050f8:	50020450 	.word	0x50020450
 80050fc:	400204d0 	.word	0x400204d0
 8005100:	500204d0 	.word	0x500204d0
 8005104:	40020550 	.word	0x40020550
 8005108:	50020550 	.word	0x50020550
 800510c:	400205d0 	.word	0x400205d0
 8005110:	500205d0 	.word	0x500205d0
 8005114:	40020650 	.word	0x40020650
 8005118:	50020650 	.word	0x50020650
 800511c:	400206d0 	.word	0x400206d0
 8005120:	500206d0 	.word	0x500206d0
 8005124:	40020750 	.word	0x40020750
 8005128:	50020750 	.word	0x50020750
 800512c:	400207d0 	.word	0x400207d0
 8005130:	500207d0 	.word	0x500207d0
 8005134:	2300      	movs	r3, #0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d012      	beq.n	8005160 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005142:	3b01      	subs	r3, #1
 8005144:	051b      	lsls	r3, r3, #20
 8005146:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800514a:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005150:	3b01      	subs	r3, #1
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8005158:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	4313      	orrs	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005166:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	430a      	orrs	r2, r1
 8005172:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689a      	ldr	r2, [r3, #8]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005180:	431a      	orrs	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005186:	4313      	orrs	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005192:	f040 80b0 	bne.w	80052f6 <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a82      	ldr	r2, [pc, #520]	@ (80053a4 <DMA_Init+0x47c>)
 800519c:	4293      	cmp	r3, r2
 800519e:	f000 80a0 	beq.w	80052e2 <DMA_Init+0x3ba>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a80      	ldr	r2, [pc, #512]	@ (80053a8 <DMA_Init+0x480>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	f000 809a 	beq.w	80052e2 <DMA_Init+0x3ba>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a7e      	ldr	r2, [pc, #504]	@ (80053ac <DMA_Init+0x484>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	f000 8094 	beq.w	80052e2 <DMA_Init+0x3ba>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a7c      	ldr	r2, [pc, #496]	@ (80053b0 <DMA_Init+0x488>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	f000 808e 	beq.w	80052e2 <DMA_Init+0x3ba>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a7a      	ldr	r2, [pc, #488]	@ (80053b4 <DMA_Init+0x48c>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	f000 8088 	beq.w	80052e2 <DMA_Init+0x3ba>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a78      	ldr	r2, [pc, #480]	@ (80053b8 <DMA_Init+0x490>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	f000 8082 	beq.w	80052e2 <DMA_Init+0x3ba>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a76      	ldr	r2, [pc, #472]	@ (80053bc <DMA_Init+0x494>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d07c      	beq.n	80052e2 <DMA_Init+0x3ba>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a74      	ldr	r2, [pc, #464]	@ (80053c0 <DMA_Init+0x498>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d077      	beq.n	80052e2 <DMA_Init+0x3ba>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a73      	ldr	r2, [pc, #460]	@ (80053c4 <DMA_Init+0x49c>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d072      	beq.n	80052e2 <DMA_Init+0x3ba>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a71      	ldr	r2, [pc, #452]	@ (80053c8 <DMA_Init+0x4a0>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d06d      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a70      	ldr	r2, [pc, #448]	@ (80053cc <DMA_Init+0x4a4>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d068      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a6e      	ldr	r2, [pc, #440]	@ (80053d0 <DMA_Init+0x4a8>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d063      	beq.n	80052e2 <DMA_Init+0x3ba>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a6d      	ldr	r2, [pc, #436]	@ (80053d4 <DMA_Init+0x4ac>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d05e      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a6b      	ldr	r2, [pc, #428]	@ (80053d8 <DMA_Init+0x4b0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d059      	beq.n	80052e2 <DMA_Init+0x3ba>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a6a      	ldr	r2, [pc, #424]	@ (80053dc <DMA_Init+0x4b4>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d054      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a68      	ldr	r2, [pc, #416]	@ (80053e0 <DMA_Init+0x4b8>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d04f      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a67      	ldr	r2, [pc, #412]	@ (80053e4 <DMA_Init+0x4bc>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d04a      	beq.n	80052e2 <DMA_Init+0x3ba>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a65      	ldr	r2, [pc, #404]	@ (80053e8 <DMA_Init+0x4c0>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d045      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a64      	ldr	r2, [pc, #400]	@ (80053ec <DMA_Init+0x4c4>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d040      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a62      	ldr	r2, [pc, #392]	@ (80053f0 <DMA_Init+0x4c8>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d03b      	beq.n	80052e2 <DMA_Init+0x3ba>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a61      	ldr	r2, [pc, #388]	@ (80053f4 <DMA_Init+0x4cc>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d036      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a5f      	ldr	r2, [pc, #380]	@ (80053f8 <DMA_Init+0x4d0>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d031      	beq.n	80052e2 <DMA_Init+0x3ba>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a5e      	ldr	r2, [pc, #376]	@ (80053fc <DMA_Init+0x4d4>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d02c      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a5c      	ldr	r2, [pc, #368]	@ (8005400 <DMA_Init+0x4d8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d027      	beq.n	80052e2 <DMA_Init+0x3ba>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a5b      	ldr	r2, [pc, #364]	@ (8005404 <DMA_Init+0x4dc>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d022      	beq.n	80052e2 <DMA_Init+0x3ba>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a59      	ldr	r2, [pc, #356]	@ (8005408 <DMA_Init+0x4e0>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d01d      	beq.n	80052e2 <DMA_Init+0x3ba>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a58      	ldr	r2, [pc, #352]	@ (800540c <DMA_Init+0x4e4>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d018      	beq.n	80052e2 <DMA_Init+0x3ba>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a56      	ldr	r2, [pc, #344]	@ (8005410 <DMA_Init+0x4e8>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d013      	beq.n	80052e2 <DMA_Init+0x3ba>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a55      	ldr	r2, [pc, #340]	@ (8005414 <DMA_Init+0x4ec>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d00e      	beq.n	80052e2 <DMA_Init+0x3ba>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a53      	ldr	r2, [pc, #332]	@ (8005418 <DMA_Init+0x4f0>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d009      	beq.n	80052e2 <DMA_Init+0x3ba>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a52      	ldr	r2, [pc, #328]	@ (800541c <DMA_Init+0x4f4>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d004      	beq.n	80052e2 <DMA_Init+0x3ba>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a50      	ldr	r2, [pc, #320]	@ (8005420 <DMA_Init+0x4f8>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d101      	bne.n	80052e6 <DMA_Init+0x3be>
 80052e2:	2301      	movs	r3, #1
 80052e4:	e000      	b.n	80052e8 <DMA_Init+0x3c0>
 80052e6:	2300      	movs	r3, #0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00d      	beq.n	8005308 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	e008      	b.n	8005308 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052fe:	d103      	bne.n	8005308 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005306:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800530e:	4b45      	ldr	r3, [pc, #276]	@ (8005424 <DMA_Init+0x4fc>)
 8005310:	4013      	ands	r3, r2
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	6812      	ldr	r2, [r2, #0]
 8005316:	68f9      	ldr	r1, [r7, #12]
 8005318:	430b      	orrs	r3, r1
 800531a:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2200      	movs	r2, #0
 8005322:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a36      	ldr	r2, [pc, #216]	@ (8005404 <DMA_Init+0x4dc>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d022      	beq.n	8005374 <DMA_Init+0x44c>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a35      	ldr	r2, [pc, #212]	@ (8005408 <DMA_Init+0x4e0>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d01d      	beq.n	8005374 <DMA_Init+0x44c>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a33      	ldr	r2, [pc, #204]	@ (800540c <DMA_Init+0x4e4>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d018      	beq.n	8005374 <DMA_Init+0x44c>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a32      	ldr	r2, [pc, #200]	@ (8005410 <DMA_Init+0x4e8>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d013      	beq.n	8005374 <DMA_Init+0x44c>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a30      	ldr	r2, [pc, #192]	@ (8005414 <DMA_Init+0x4ec>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00e      	beq.n	8005374 <DMA_Init+0x44c>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a2f      	ldr	r2, [pc, #188]	@ (8005418 <DMA_Init+0x4f0>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d009      	beq.n	8005374 <DMA_Init+0x44c>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a2d      	ldr	r2, [pc, #180]	@ (800541c <DMA_Init+0x4f4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d004      	beq.n	8005374 <DMA_Init+0x44c>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a2c      	ldr	r2, [pc, #176]	@ (8005420 <DMA_Init+0x4f8>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d101      	bne.n	8005378 <DMA_Init+0x450>
 8005374:	2301      	movs	r3, #1
 8005376:	e000      	b.n	800537a <DMA_Init+0x452>
 8005378:	2300      	movs	r3, #0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d007      	beq.n	800538e <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2200      	movs	r2, #0
 8005384:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2200      	movs	r2, #0
 800538c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2200      	movs	r2, #0
 8005394:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8005396:	bf00      	nop
 8005398:	3714      	adds	r7, #20
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	40020050 	.word	0x40020050
 80053a8:	50020050 	.word	0x50020050
 80053ac:	400200d0 	.word	0x400200d0
 80053b0:	500200d0 	.word	0x500200d0
 80053b4:	40020150 	.word	0x40020150
 80053b8:	50020150 	.word	0x50020150
 80053bc:	400201d0 	.word	0x400201d0
 80053c0:	500201d0 	.word	0x500201d0
 80053c4:	40020250 	.word	0x40020250
 80053c8:	50020250 	.word	0x50020250
 80053cc:	400202d0 	.word	0x400202d0
 80053d0:	500202d0 	.word	0x500202d0
 80053d4:	40020350 	.word	0x40020350
 80053d8:	50020350 	.word	0x50020350
 80053dc:	400203d0 	.word	0x400203d0
 80053e0:	500203d0 	.word	0x500203d0
 80053e4:	40020450 	.word	0x40020450
 80053e8:	50020450 	.word	0x50020450
 80053ec:	400204d0 	.word	0x400204d0
 80053f0:	500204d0 	.word	0x500204d0
 80053f4:	40020550 	.word	0x40020550
 80053f8:	50020550 	.word	0x50020550
 80053fc:	400205d0 	.word	0x400205d0
 8005400:	500205d0 	.word	0x500205d0
 8005404:	40020650 	.word	0x40020650
 8005408:	50020650 	.word	0x50020650
 800540c:	400206d0 	.word	0x400206d0
 8005410:	500206d0 	.word	0x500206d0
 8005414:	40020750 	.word	0x40020750
 8005418:	50020750 	.word	0x50020750
 800541c:	400207d0 	.word	0x400207d0
 8005420:	500207d0 	.word	0x500207d0
 8005424:	3cc03180 	.word	0x3cc03180

08005428 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d003      	beq.n	800543e <HAL_DMAEx_List_Start_IT+0x16>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e082      	b.n	8005548 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005448:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	695b      	ldr	r3, [r3, #20]
 8005450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005454:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8005456:	7dfb      	ldrb	r3, [r7, #23]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d005      	beq.n	8005468 <HAL_DMAEx_List_Start_IT+0x40>
 800545c:	7dfb      	ldrb	r3, [r7, #23]
 800545e:	2b02      	cmp	r3, #2
 8005460:	d16a      	bne.n	8005538 <HAL_DMAEx_List_Start_IT+0x110>
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d067      	beq.n	8005538 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b01      	cmp	r3, #1
 8005472:	d157      	bne.n	8005524 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800547a:	2b01      	cmp	r3, #1
 800547c:	d101      	bne.n	8005482 <HAL_DMAEx_List_Start_IT+0x5a>
 800547e:	2302      	movs	r3, #2
 8005480:	e062      	b.n	8005548 <HAL_DMAEx_List_Start_IT+0x120>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2202      	movs	r2, #2
 800548e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005496:	2202      	movs	r2, #2
 8005498:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054a4:	2200      	movs	r2, #0
 80054a6:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695a      	ldr	r2, [r3, #20]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80054b6:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d007      	beq.n	80054d0 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	695a      	ldr	r2, [r3, #20]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ce:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d007      	beq.n	80054e8 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	695a      	ldr	r2, [r3, #20]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054e6:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f107 010c 	add.w	r1, r7, #12
 80054f2:	2200      	movs	r2, #0
 80054f4:	4618      	mov	r0, r3
 80054f6:	f000 f82b 	bl	8005550 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4619      	mov	r1, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	0c0b      	lsrs	r3, r1, #16
 8005508:	041b      	lsls	r3, r3, #16
 800550a:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8005518:	4013      	ands	r3, r2
 800551a:	68f9      	ldr	r1, [r7, #12]
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	6812      	ldr	r2, [r2, #0]
 8005520:	430b      	orrs	r3, r1
 8005522:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695a      	ldr	r2, [r3, #20]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0201 	orr.w	r2, r2, #1
 8005532:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
 8005536:	e007      	b.n	8005548 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2240      	movs	r2, #64	@ 0x40
 800553c:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
}
 8005548:	4618      	mov	r0, r3
 800554a:	3718      	adds	r7, #24
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a1b      	ldr	r3, [r3, #32]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00c      	beq.n	8005582 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	4a0d      	ldr	r2, [pc, #52]	@ (80055a8 <DMA_List_GetCLLRNodeInfo+0x58>)
 8005572:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00f      	beq.n	800559a <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2207      	movs	r2, #7
 800557e:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8005580:	e00b      	b.n	800559a <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d002      	beq.n	800558e <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	4a08      	ldr	r2, [pc, #32]	@ (80055ac <DMA_List_GetCLLRNodeInfo+0x5c>)
 800558c:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d002      	beq.n	800559a <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2205      	movs	r2, #5
 8005598:	601a      	str	r2, [r3, #0]
}
 800559a:	bf00      	nop
 800559c:	3714      	adds	r7, #20
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	fe010000 	.word	0xfe010000
 80055ac:	f8010000 	.word	0xf8010000

080055b0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 80055ba:	4b0b      	ldr	r3, [pc, #44]	@ (80055e8 <HAL_FLASH_Unlock+0x38>)
 80055bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055be:	2b00      	cmp	r3, #0
 80055c0:	da0b      	bge.n	80055da <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80055c2:	4b09      	ldr	r3, [pc, #36]	@ (80055e8 <HAL_FLASH_Unlock+0x38>)
 80055c4:	4a09      	ldr	r2, [pc, #36]	@ (80055ec <HAL_FLASH_Unlock+0x3c>)
 80055c6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80055c8:	4b07      	ldr	r3, [pc, #28]	@ (80055e8 <HAL_FLASH_Unlock+0x38>)
 80055ca:	4a09      	ldr	r2, [pc, #36]	@ (80055f0 <HAL_FLASH_Unlock+0x40>)
 80055cc:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 80055ce:	4b06      	ldr	r3, [pc, #24]	@ (80055e8 <HAL_FLASH_Unlock+0x38>)
 80055d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	da01      	bge.n	80055da <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 80055da:	79fb      	ldrb	r3, [r7, #7]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	40022000 	.word	0x40022000
 80055ec:	45670123 	.word	0x45670123
 80055f0:	cdef89ab 	.word	0xcdef89ab

080055f4 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
 80055fe:	4b09      	ldr	r3, [pc, #36]	@ (8005624 <HAL_FLASH_Lock+0x30>)
 8005600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005602:	4a08      	ldr	r2, [pc, #32]	@ (8005624 <HAL_FLASH_Lock+0x30>)
 8005604:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005608:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 800560a:	4b06      	ldr	r3, [pc, #24]	@ (8005624 <HAL_FLASH_Lock+0x30>)
 800560c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560e:	2b00      	cmp	r3, #0
 8005610:	da01      	bge.n	8005616 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8005612:	2300      	movs	r3, #0
 8005614:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8005616:	79fb      	ldrb	r3, [r7, #7]
}
 8005618:	4618      	mov	r0, r3
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	40022000 	.word	0x40022000

08005628 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005628:	b480      	push	{r7}
 800562a:	b089      	sub	sp, #36	@ 0x24
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800563a:	e1ba      	b.n	80059b2 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	2101      	movs	r1, #1
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	fa01 f303 	lsl.w	r3, r1, r3
 8005648:	4013      	ands	r3, r2
 800564a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 81aa 	beq.w	80059ac <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a55      	ldr	r2, [pc, #340]	@ (80057b0 <HAL_GPIO_Init+0x188>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d15d      	bne.n	800571c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8005666:	2201      	movs	r2, #1
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	fa02 f303 	lsl.w	r3, r2, r3
 800566e:	43db      	mvns	r3, r3
 8005670:	69fa      	ldr	r2, [r7, #28]
 8005672:	4013      	ands	r3, r2
 8005674:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f003 0201 	and.w	r2, r3, #1
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	fa02 f303 	lsl.w	r3, r2, r3
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	4313      	orrs	r3, r2
 8005688:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	69fa      	ldr	r2, [r7, #28]
 800568e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005690:	4a48      	ldr	r2, [pc, #288]	@ (80057b4 <HAL_GPIO_Init+0x18c>)
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005698:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800569a:	4a46      	ldr	r2, [pc, #280]	@ (80057b4 <HAL_GPIO_Init+0x18c>)
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	4413      	add	r3, r2
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	08da      	lsrs	r2, r3, #3
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	3208      	adds	r2, #8
 80056ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056b2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	f003 0307 	and.w	r3, r3, #7
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	220f      	movs	r2, #15
 80056be:	fa02 f303 	lsl.w	r3, r2, r3
 80056c2:	43db      	mvns	r3, r3
 80056c4:	69fa      	ldr	r2, [r7, #28]
 80056c6:	4013      	ands	r3, r2
 80056c8:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	220b      	movs	r2, #11
 80056d4:	fa02 f303 	lsl.w	r3, r2, r3
 80056d8:	69fa      	ldr	r2, [r7, #28]
 80056da:	4313      	orrs	r3, r2
 80056dc:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80056de:	69bb      	ldr	r3, [r7, #24]
 80056e0:	08da      	lsrs	r2, r3, #3
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	3208      	adds	r2, #8
 80056e6:	69f9      	ldr	r1, [r7, #28]
 80056e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	2203      	movs	r2, #3
 80056f8:	fa02 f303 	lsl.w	r3, r2, r3
 80056fc:	43db      	mvns	r3, r3
 80056fe:	69fa      	ldr	r2, [r7, #28]
 8005700:	4013      	ands	r3, r2
 8005702:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	2202      	movs	r2, #2
 800570a:	fa02 f303 	lsl.w	r3, r2, r3
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	4313      	orrs	r3, r2
 8005712:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	e067      	b.n	80057ec <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	2b02      	cmp	r3, #2
 8005722:	d003      	beq.n	800572c <HAL_GPIO_Init+0x104>
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b12      	cmp	r3, #18
 800572a:	d145      	bne.n	80057b8 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	08da      	lsrs	r2, r3, #3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3208      	adds	r2, #8
 8005734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005738:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f003 0307 	and.w	r3, r3, #7
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	220f      	movs	r2, #15
 8005744:	fa02 f303 	lsl.w	r3, r2, r3
 8005748:	43db      	mvns	r3, r3
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	4013      	ands	r3, r2
 800574e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	f003 020f 	and.w	r2, r3, #15
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f003 0307 	and.w	r3, r3, #7
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	fa02 f303 	lsl.w	r3, r2, r3
 8005764:	69fa      	ldr	r2, [r7, #28]
 8005766:	4313      	orrs	r3, r2
 8005768:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	08da      	lsrs	r2, r3, #3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	3208      	adds	r2, #8
 8005772:	69f9      	ldr	r1, [r7, #28]
 8005774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	2203      	movs	r2, #3
 8005784:	fa02 f303 	lsl.w	r3, r2, r3
 8005788:	43db      	mvns	r3, r3
 800578a:	69fa      	ldr	r2, [r7, #28]
 800578c:	4013      	ands	r3, r2
 800578e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f003 0203 	and.w	r2, r3, #3
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	005b      	lsls	r3, r3, #1
 800579c:	fa02 f303 	lsl.w	r3, r2, r3
 80057a0:	69fa      	ldr	r2, [r7, #28]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	69fa      	ldr	r2, [r7, #28]
 80057aa:	601a      	str	r2, [r3, #0]
 80057ac:	e01e      	b.n	80057ec <HAL_GPIO_Init+0x1c4>
 80057ae:	bf00      	nop
 80057b0:	46020000 	.word	0x46020000
 80057b4:	0800cad8 	.word	0x0800cad8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	005b      	lsls	r3, r3, #1
 80057c2:	2203      	movs	r2, #3
 80057c4:	fa02 f303 	lsl.w	r3, r2, r3
 80057c8:	43db      	mvns	r3, r3
 80057ca:	69fa      	ldr	r2, [r7, #28]
 80057cc:	4013      	ands	r3, r2
 80057ce:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f003 0203 	and.w	r2, r3, #3
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	005b      	lsls	r3, r3, #1
 80057dc:	fa02 f303 	lsl.w	r3, r2, r3
 80057e0:	69fa      	ldr	r2, [r7, #28]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	69fa      	ldr	r2, [r7, #28]
 80057ea:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d00b      	beq.n	800580c <HAL_GPIO_Init+0x1e4>
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d007      	beq.n	800580c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005800:	2b11      	cmp	r3, #17
 8005802:	d003      	beq.n	800580c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b12      	cmp	r3, #18
 800580a:	d130      	bne.n	800586e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	2203      	movs	r2, #3
 8005818:	fa02 f303 	lsl.w	r3, r2, r3
 800581c:	43db      	mvns	r3, r3
 800581e:	69fa      	ldr	r2, [r7, #28]
 8005820:	4013      	ands	r3, r2
 8005822:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	68da      	ldr	r2, [r3, #12]
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	fa02 f303 	lsl.w	r3, r2, r3
 8005830:	69fa      	ldr	r2, [r7, #28]
 8005832:	4313      	orrs	r3, r2
 8005834:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005842:	2201      	movs	r2, #1
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	fa02 f303 	lsl.w	r3, r2, r3
 800584a:	43db      	mvns	r3, r3
 800584c:	69fa      	ldr	r2, [r7, #28]
 800584e:	4013      	ands	r3, r2
 8005850:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	091b      	lsrs	r3, r3, #4
 8005858:	f003 0201 	and.w	r2, r3, #1
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	69fa      	ldr	r2, [r7, #28]
 8005864:	4313      	orrs	r3, r2
 8005866:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	69fa      	ldr	r2, [r7, #28]
 800586c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	2b03      	cmp	r3, #3
 8005874:	d017      	beq.n	80058a6 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	2203      	movs	r2, #3
 8005882:	fa02 f303 	lsl.w	r3, r2, r3
 8005886:	43db      	mvns	r3, r3
 8005888:	69fa      	ldr	r2, [r7, #28]
 800588a:	4013      	ands	r3, r2
 800588c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	69fa      	ldr	r2, [r7, #28]
 800589c:	4313      	orrs	r3, r2
 800589e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	69fa      	ldr	r2, [r7, #28]
 80058a4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d07c      	beq.n	80059ac <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80058b2:	4a47      	ldr	r2, [pc, #284]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	089b      	lsrs	r3, r3, #2
 80058b8:	3318      	adds	r3, #24
 80058ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058be:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	f003 0303 	and.w	r3, r3, #3
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	220f      	movs	r2, #15
 80058ca:	fa02 f303 	lsl.w	r3, r2, r3
 80058ce:	43db      	mvns	r3, r3
 80058d0:	69fa      	ldr	r2, [r7, #28]
 80058d2:	4013      	ands	r3, r2
 80058d4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	0a9a      	lsrs	r2, r3, #10
 80058da:	4b3e      	ldr	r3, [pc, #248]	@ (80059d4 <HAL_GPIO_Init+0x3ac>)
 80058dc:	4013      	ands	r3, r2
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	f002 0203 	and.w	r2, r2, #3
 80058e4:	00d2      	lsls	r2, r2, #3
 80058e6:	4093      	lsls	r3, r2
 80058e8:	69fa      	ldr	r2, [r7, #28]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80058ee:	4938      	ldr	r1, [pc, #224]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	089b      	lsrs	r3, r3, #2
 80058f4:	3318      	adds	r3, #24
 80058f6:	69fa      	ldr	r2, [r7, #28]
 80058f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80058fc:	4b34      	ldr	r3, [pc, #208]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	43db      	mvns	r3, r3
 8005906:	69fa      	ldr	r2, [r7, #28]
 8005908:	4013      	ands	r3, r2
 800590a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8005918:	69fa      	ldr	r2, [r7, #28]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4313      	orrs	r3, r2
 800591e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005920:	4a2b      	ldr	r2, [pc, #172]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005926:	4b2a      	ldr	r3, [pc, #168]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	43db      	mvns	r3, r3
 8005930:	69fa      	ldr	r2, [r7, #28]
 8005932:	4013      	ands	r3, r2
 8005934:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8005942:	69fa      	ldr	r2, [r7, #28]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800594a:	4a21      	ldr	r2, [pc, #132]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005950:	4b1f      	ldr	r3, [pc, #124]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 8005952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005956:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	43db      	mvns	r3, r3
 800595c:	69fa      	ldr	r2, [r7, #28]
 800595e:	4013      	ands	r3, r2
 8005960:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d003      	beq.n	8005976 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 800596e:	69fa      	ldr	r2, [r7, #28]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	4313      	orrs	r3, r2
 8005974:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8005976:	4a16      	ldr	r2, [pc, #88]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800597e:	4b14      	ldr	r3, [pc, #80]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 8005980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005984:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	43db      	mvns	r3, r3
 800598a:	69fa      	ldr	r2, [r7, #28]
 800598c:	4013      	ands	r3, r2
 800598e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d003      	beq.n	80059a4 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 800599c:	69fa      	ldr	r2, [r7, #28]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80059a4:	4a0a      	ldr	r2, [pc, #40]	@ (80059d0 <HAL_GPIO_Init+0x3a8>)
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	3301      	adds	r3, #1
 80059b0:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	fa22 f303 	lsr.w	r3, r2, r3
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f47f ae3d 	bne.w	800563c <HAL_GPIO_Init+0x14>
  }
}
 80059c2:	bf00      	nop
 80059c4:	bf00      	nop
 80059c6:	3724      	adds	r7, #36	@ 0x24
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	46022000 	.word	0x46022000
 80059d4:	002f7f7f 	.word	0x002f7f7f

080059d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	460b      	mov	r3, r1
 80059e2:	807b      	strh	r3, [r7, #2]
 80059e4:	4613      	mov	r3, r2
 80059e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80059e8:	787b      	ldrb	r3, [r7, #1]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80059ee:	887a      	ldrh	r2, [r7, #2]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80059f4:	e002      	b.n	80059fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80059f6:	887a      	ldrh	r2, [r7, #2]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8005a12:	4b0f      	ldr	r3, [pc, #60]	@ (8005a50 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	88fb      	ldrh	r3, [r7, #6]
 8005a18:	4013      	ands	r3, r2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d006      	beq.n	8005a2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8005a1e:	4a0c      	ldr	r2, [pc, #48]	@ (8005a50 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005a20:	88fb      	ldrh	r3, [r7, #6]
 8005a22:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8005a24:	88fb      	ldrh	r3, [r7, #6]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fc f9a4 	bl	8001d74 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8005a2c:	4b08      	ldr	r3, [pc, #32]	@ (8005a50 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005a2e:	691a      	ldr	r2, [r3, #16]
 8005a30:	88fb      	ldrh	r3, [r7, #6]
 8005a32:	4013      	ands	r3, r2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d006      	beq.n	8005a46 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8005a38:	4a05      	ldr	r2, [pc, #20]	@ (8005a50 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005a3a:	88fb      	ldrh	r3, [r7, #6]
 8005a3c:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8005a3e:	88fb      	ldrh	r3, [r7, #6]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7fc f987 	bl	8001d54 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8005a46:	bf00      	nop
 8005a48:	3708      	adds	r7, #8
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	46022000 	.word	0x46022000

08005a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e08d      	b.n	8005b82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d106      	bne.n	8005a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f7fc fa22 	bl	8001ec4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2224      	movs	r2, #36	@ 0x24
 8005a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0201 	bic.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005aa4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ab4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d107      	bne.n	8005ace <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	689a      	ldr	r2, [r3, #8]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005aca:	609a      	str	r2, [r3, #8]
 8005acc:	e006      	b.n	8005adc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689a      	ldr	r2, [r3, #8]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005ada:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d108      	bne.n	8005af6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685a      	ldr	r2, [r3, #4]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005af2:	605a      	str	r2, [r3, #4]
 8005af4:	e007      	b.n	8005b06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6812      	ldr	r2, [r2, #0]
 8005b10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691a      	ldr	r2, [r3, #16]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	69d9      	ldr	r1, [r3, #28]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a1a      	ldr	r2, [r3, #32]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	430a      	orrs	r2, r1
 8005b52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0201 	orr.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2220      	movs	r2, #32
 8005b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af02      	add	r7, sp, #8
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	607a      	str	r2, [r7, #4]
 8005b96:	461a      	mov	r2, r3
 8005b98:	460b      	mov	r3, r1
 8005b9a:	817b      	strh	r3, [r7, #10]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b20      	cmp	r3, #32
 8005baa:	f040 80da 	bne.w	8005d62 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <HAL_I2C_Master_Transmit+0x30>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	e0d3      	b.n	8005d64 <HAL_I2C_Master_Transmit+0x1d8>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005bc4:	f7fe fc54 	bl	8004470 <HAL_GetTick>
 8005bc8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	2319      	movs	r3, #25
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f000 fa5e 	bl	8006098 <I2C_WaitOnFlagUntilTimeout>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e0be      	b.n	8005d64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2221      	movs	r2, #33	@ 0x21
 8005bea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2210      	movs	r2, #16
 8005bf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	893a      	ldrh	r2, [r7, #8]
 8005c06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	2bff      	cmp	r3, #255	@ 0xff
 8005c16:	d90e      	bls.n	8005c36 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	22ff      	movs	r2, #255	@ 0xff
 8005c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	8979      	ldrh	r1, [r7, #10]
 8005c26:	4b51      	ldr	r3, [pc, #324]	@ (8005d6c <HAL_I2C_Master_Transmit+0x1e0>)
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f000 fbf6 	bl	8006420 <I2C_TransferConfig>
 8005c34:	e06c      	b.n	8005d10 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c44:	b2da      	uxtb	r2, r3
 8005c46:	8979      	ldrh	r1, [r7, #10]
 8005c48:	4b48      	ldr	r3, [pc, #288]	@ (8005d6c <HAL_I2C_Master_Transmit+0x1e0>)
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 fbe5 	bl	8006420 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005c56:	e05b      	b.n	8005d10 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c58:	697a      	ldr	r2, [r7, #20]
 8005c5a:	6a39      	ldr	r1, [r7, #32]
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 fa74 	bl	800614a <I2C_WaitOnTXISFlagUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e07b      	b.n	8005d64 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	781a      	ldrb	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7c:	1c5a      	adds	r2, r3, #1
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c94:	3b01      	subs	r3, #1
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d034      	beq.n	8005d10 <HAL_I2C_Master_Transmit+0x184>
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d130      	bne.n	8005d10 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	6a3b      	ldr	r3, [r7, #32]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	2180      	movs	r1, #128	@ 0x80
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f000 f9ed 	bl	8006098 <I2C_WaitOnFlagUntilTimeout>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d001      	beq.n	8005cc8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e04d      	b.n	8005d64 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	2bff      	cmp	r3, #255	@ 0xff
 8005cd0:	d90e      	bls.n	8005cf0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	22ff      	movs	r2, #255	@ 0xff
 8005cd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cdc:	b2da      	uxtb	r2, r3
 8005cde:	8979      	ldrh	r1, [r7, #10]
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 fb99 	bl	8006420 <I2C_TransferConfig>
 8005cee:	e00f      	b.n	8005d10 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf4:	b29a      	uxth	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	8979      	ldrh	r1, [r7, #10]
 8005d02:	2300      	movs	r3, #0
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f000 fb88 	bl	8006420 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d19e      	bne.n	8005c58 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	6a39      	ldr	r1, [r7, #32]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fa5a 	bl	80061d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e01a      	b.n	8005d64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2220      	movs	r2, #32
 8005d34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	6859      	ldr	r1, [r3, #4]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	4b0b      	ldr	r3, [pc, #44]	@ (8005d70 <HAL_I2C_Master_Transmit+0x1e4>)
 8005d42:	400b      	ands	r3, r1
 8005d44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2220      	movs	r2, #32
 8005d4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	e000      	b.n	8005d64 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005d62:	2302      	movs	r3, #2
  }
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3718      	adds	r7, #24
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	80002000 	.word	0x80002000
 8005d70:	fe00e800 	.word	0xfe00e800

08005d74 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b088      	sub	sp, #32
 8005d78:	af02      	add	r7, sp, #8
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	4608      	mov	r0, r1
 8005d7e:	4611      	mov	r1, r2
 8005d80:	461a      	mov	r2, r3
 8005d82:	4603      	mov	r3, r0
 8005d84:	817b      	strh	r3, [r7, #10]
 8005d86:	460b      	mov	r3, r1
 8005d88:	813b      	strh	r3, [r7, #8]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b20      	cmp	r3, #32
 8005d98:	f040 80fd 	bne.w	8005f96 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d9c:	6a3b      	ldr	r3, [r7, #32]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d002      	beq.n	8005da8 <HAL_I2C_Mem_Read+0x34>
 8005da2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d105      	bne.n	8005db4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dae:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e0f1      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d101      	bne.n	8005dc2 <HAL_I2C_Mem_Read+0x4e>
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e0ea      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005dca:	f7fe fb51 	bl	8004470 <HAL_GetTick>
 8005dce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	9300      	str	r3, [sp, #0]
 8005dd4:	2319      	movs	r3, #25
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ddc:	68f8      	ldr	r0, [r7, #12]
 8005dde:	f000 f95b 	bl	8006098 <I2C_WaitOnFlagUntilTimeout>
 8005de2:	4603      	mov	r3, r0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d001      	beq.n	8005dec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e0d5      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2222      	movs	r2, #34	@ 0x22
 8005df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2240      	movs	r2, #64	@ 0x40
 8005df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6a3a      	ldr	r2, [r7, #32]
 8005e06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e14:	88f8      	ldrh	r0, [r7, #6]
 8005e16:	893a      	ldrh	r2, [r7, #8]
 8005e18:	8979      	ldrh	r1, [r7, #10]
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	9301      	str	r3, [sp, #4]
 8005e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	4603      	mov	r3, r0
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f000 f8bf 	bl	8005fa8 <I2C_RequestMemoryRead>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d005      	beq.n	8005e3c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e0ad      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	2bff      	cmp	r3, #255	@ 0xff
 8005e44:	d90e      	bls.n	8005e64 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	22ff      	movs	r2, #255	@ 0xff
 8005e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e50:	b2da      	uxtb	r2, r3
 8005e52:	8979      	ldrh	r1, [r7, #10]
 8005e54:	4b52      	ldr	r3, [pc, #328]	@ (8005fa0 <HAL_I2C_Mem_Read+0x22c>)
 8005e56:	9300      	str	r3, [sp, #0]
 8005e58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 fadf 	bl	8006420 <I2C_TransferConfig>
 8005e62:	e00f      	b.n	8005e84 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e72:	b2da      	uxtb	r2, r3
 8005e74:	8979      	ldrh	r1, [r7, #10]
 8005e76:	4b4a      	ldr	r3, [pc, #296]	@ (8005fa0 <HAL_I2C_Mem_Read+0x22c>)
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e7e:	68f8      	ldr	r0, [r7, #12]
 8005e80:	f000 face 	bl	8006420 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	2104      	movs	r1, #4
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f000 f902 	bl	8006098 <I2C_WaitOnFlagUntilTimeout>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e07c      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea8:	b2d2      	uxtb	r2, r2
 8005eaa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb0:	1c5a      	adds	r2, r3, #1
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	b29a      	uxth	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d034      	beq.n	8005f44 <HAL_I2C_Mem_Read+0x1d0>
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d130      	bne.n	8005f44 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ee8:	2200      	movs	r2, #0
 8005eea:	2180      	movs	r1, #128	@ 0x80
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f000 f8d3 	bl	8006098 <I2C_WaitOnFlagUntilTimeout>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d001      	beq.n	8005efc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e04d      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2bff      	cmp	r3, #255	@ 0xff
 8005f04:	d90e      	bls.n	8005f24 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	22ff      	movs	r2, #255	@ 0xff
 8005f0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	8979      	ldrh	r1, [r7, #10]
 8005f14:	2300      	movs	r3, #0
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f000 fa7f 	bl	8006420 <I2C_TransferConfig>
 8005f22:	e00f      	b.n	8005f44 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f32:	b2da      	uxtb	r2, r3
 8005f34:	8979      	ldrh	r1, [r7, #10]
 8005f36:	2300      	movs	r3, #0
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f000 fa6e 	bl	8006420 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d19a      	bne.n	8005e84 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f000 f940 	bl	80061d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e01a      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2220      	movs	r2, #32
 8005f68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	6859      	ldr	r1, [r3, #4]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	4b0b      	ldr	r3, [pc, #44]	@ (8005fa4 <HAL_I2C_Mem_Read+0x230>)
 8005f76:	400b      	ands	r3, r1
 8005f78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f92:	2300      	movs	r3, #0
 8005f94:	e000      	b.n	8005f98 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005f96:	2302      	movs	r3, #2
  }
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3718      	adds	r7, #24
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	80002400 	.word	0x80002400
 8005fa4:	fe00e800 	.word	0xfe00e800

08005fa8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	4608      	mov	r0, r1
 8005fb2:	4611      	mov	r1, r2
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	817b      	strh	r3, [r7, #10]
 8005fba:	460b      	mov	r3, r1
 8005fbc:	813b      	strh	r3, [r7, #8]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005fc2:	88fb      	ldrh	r3, [r7, #6]
 8005fc4:	b2da      	uxtb	r2, r3
 8005fc6:	8979      	ldrh	r1, [r7, #10]
 8005fc8:	4b20      	ldr	r3, [pc, #128]	@ (800604c <I2C_RequestMemoryRead+0xa4>)
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f000 fa26 	bl	8006420 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fd4:	69fa      	ldr	r2, [r7, #28]
 8005fd6:	69b9      	ldr	r1, [r7, #24]
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 f8b6 	bl	800614a <I2C_WaitOnTXISFlagUntilTimeout>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e02c      	b.n	8006042 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005fe8:	88fb      	ldrh	r3, [r7, #6]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d105      	bne.n	8005ffa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005fee:	893b      	ldrh	r3, [r7, #8]
 8005ff0:	b2da      	uxtb	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ff8:	e015      	b.n	8006026 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005ffa:	893b      	ldrh	r3, [r7, #8]
 8005ffc:	0a1b      	lsrs	r3, r3, #8
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	b2da      	uxtb	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006008:	69fa      	ldr	r2, [r7, #28]
 800600a:	69b9      	ldr	r1, [r7, #24]
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f000 f89c 	bl	800614a <I2C_WaitOnTXISFlagUntilTimeout>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e012      	b.n	8006042 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800601c:	893b      	ldrh	r3, [r7, #8]
 800601e:	b2da      	uxtb	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	2200      	movs	r2, #0
 800602e:	2140      	movs	r1, #64	@ 0x40
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f831 	bl	8006098 <I2C_WaitOnFlagUntilTimeout>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	80002000 	.word	0x80002000

08006050 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b02      	cmp	r3, #2
 8006064:	d103      	bne.n	800606e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2200      	movs	r2, #0
 800606c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b01      	cmp	r3, #1
 800607a:	d007      	beq.n	800608c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699a      	ldr	r2, [r3, #24]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0201 	orr.w	r2, r2, #1
 800608a:	619a      	str	r2, [r3, #24]
  }
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	603b      	str	r3, [r7, #0]
 80060a4:	4613      	mov	r3, r2
 80060a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060a8:	e03b      	b.n	8006122 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	6839      	ldr	r1, [r7, #0]
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f000 f8d6 	bl	8006260 <I2C_IsErrorOccurred>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e041      	b.n	8006142 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c4:	d02d      	beq.n	8006122 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060c6:	f7fe f9d3 	bl	8004470 <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d302      	bcc.n	80060dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d122      	bne.n	8006122 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699a      	ldr	r2, [r3, #24]
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	4013      	ands	r3, r2
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	bf0c      	ite	eq
 80060ec:	2301      	moveq	r3, #1
 80060ee:	2300      	movne	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	461a      	mov	r2, r3
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d113      	bne.n	8006122 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060fe:	f043 0220 	orr.w	r2, r3, #32
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2220      	movs	r2, #32
 800610a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e00f      	b.n	8006142 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	699a      	ldr	r2, [r3, #24]
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	4013      	ands	r3, r2
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	429a      	cmp	r2, r3
 8006130:	bf0c      	ite	eq
 8006132:	2301      	moveq	r3, #1
 8006134:	2300      	movne	r3, #0
 8006136:	b2db      	uxtb	r3, r3
 8006138:	461a      	mov	r2, r3
 800613a:	79fb      	ldrb	r3, [r7, #7]
 800613c:	429a      	cmp	r2, r3
 800613e:	d0b4      	beq.n	80060aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3710      	adds	r7, #16
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b084      	sub	sp, #16
 800614e:	af00      	add	r7, sp, #0
 8006150:	60f8      	str	r0, [r7, #12]
 8006152:	60b9      	str	r1, [r7, #8]
 8006154:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006156:	e033      	b.n	80061c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	68b9      	ldr	r1, [r7, #8]
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f87f 	bl	8006260 <I2C_IsErrorOccurred>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d001      	beq.n	800616c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e031      	b.n	80061d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006172:	d025      	beq.n	80061c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006174:	f7fe f97c 	bl	8004470 <HAL_GetTick>
 8006178:	4602      	mov	r2, r0
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	1ad3      	subs	r3, r2, r3
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	429a      	cmp	r2, r3
 8006182:	d302      	bcc.n	800618a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d11a      	bne.n	80061c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b02      	cmp	r3, #2
 8006196:	d013      	beq.n	80061c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800619c:	f043 0220 	orr.w	r2, r3, #32
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2220      	movs	r2, #32
 80061a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e007      	b.n	80061d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	f003 0302 	and.w	r3, r3, #2
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d1c4      	bne.n	8006158 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061e4:	e02f      	b.n	8006246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	68b9      	ldr	r1, [r7, #8]
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	f000 f838 	bl	8006260 <I2C_IsErrorOccurred>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e02d      	b.n	8006256 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061fa:	f7fe f939 	bl	8004470 <HAL_GetTick>
 80061fe:	4602      	mov	r2, r0
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	68ba      	ldr	r2, [r7, #8]
 8006206:	429a      	cmp	r2, r3
 8006208:	d302      	bcc.n	8006210 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d11a      	bne.n	8006246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	f003 0320 	and.w	r3, r3, #32
 800621a:	2b20      	cmp	r3, #32
 800621c:	d013      	beq.n	8006246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006222:	f043 0220 	orr.w	r2, r3, #32
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2220      	movs	r2, #32
 800622e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e007      	b.n	8006256 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	f003 0320 	and.w	r3, r3, #32
 8006250:	2b20      	cmp	r3, #32
 8006252:	d1c8      	bne.n	80061e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
	...

08006260 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b08a      	sub	sp, #40	@ 0x28
 8006264:	af00      	add	r7, sp, #0
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800626c:	2300      	movs	r3, #0
 800626e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800627a:	2300      	movs	r3, #0
 800627c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	f003 0310 	and.w	r3, r3, #16
 8006288:	2b00      	cmp	r3, #0
 800628a:	d068      	beq.n	800635e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2210      	movs	r2, #16
 8006292:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006294:	e049      	b.n	800632a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800629c:	d045      	beq.n	800632a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800629e:	f7fe f8e7 	bl	8004470 <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d302      	bcc.n	80062b4 <I2C_IsErrorOccurred+0x54>
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d13a      	bne.n	800632a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062d6:	d121      	bne.n	800631c <I2C_IsErrorOccurred+0xbc>
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062de:	d01d      	beq.n	800631c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80062e0:	7cfb      	ldrb	r3, [r7, #19]
 80062e2:	2b20      	cmp	r3, #32
 80062e4:	d01a      	beq.n	800631c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	685a      	ldr	r2, [r3, #4]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80062f6:	f7fe f8bb 	bl	8004470 <HAL_GetTick>
 80062fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062fc:	e00e      	b.n	800631c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80062fe:	f7fe f8b7 	bl	8004470 <HAL_GetTick>
 8006302:	4602      	mov	r2, r0
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	1ad3      	subs	r3, r2, r3
 8006308:	2b19      	cmp	r3, #25
 800630a:	d907      	bls.n	800631c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	f043 0320 	orr.w	r3, r3, #32
 8006312:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800631a:	e006      	b.n	800632a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	f003 0320 	and.w	r3, r3, #32
 8006326:	2b20      	cmp	r3, #32
 8006328:	d1e9      	bne.n	80062fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b20      	cmp	r3, #32
 8006336:	d003      	beq.n	8006340 <I2C_IsErrorOccurred+0xe0>
 8006338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800633c:	2b00      	cmp	r3, #0
 800633e:	d0aa      	beq.n	8006296 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006340:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006344:	2b00      	cmp	r3, #0
 8006346:	d103      	bne.n	8006350 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2220      	movs	r2, #32
 800634e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	f043 0304 	orr.w	r3, r3, #4
 8006356:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	699b      	ldr	r3, [r3, #24]
 8006364:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00b      	beq.n	8006388 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	f043 0301 	orr.w	r3, r3, #1
 8006376:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006380:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00b      	beq.n	80063aa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006392:	6a3b      	ldr	r3, [r7, #32]
 8006394:	f043 0308 	orr.w	r3, r3, #8
 8006398:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80063a2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00b      	beq.n	80063cc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	f043 0302 	orr.w	r3, r3, #2
 80063ba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80063cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d01c      	beq.n	800640e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f7ff fe3b 	bl	8006050 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	6859      	ldr	r1, [r3, #4]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	4b0d      	ldr	r3, [pc, #52]	@ (800641c <I2C_IsErrorOccurred+0x1bc>)
 80063e6:	400b      	ands	r3, r1
 80063e8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	431a      	orrs	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800640e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006412:	4618      	mov	r0, r3
 8006414:	3728      	adds	r7, #40	@ 0x28
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
 800641a:	bf00      	nop
 800641c:	fe00e800 	.word	0xfe00e800

08006420 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006420:	b480      	push	{r7}
 8006422:	b087      	sub	sp, #28
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	607b      	str	r3, [r7, #4]
 800642a:	460b      	mov	r3, r1
 800642c:	817b      	strh	r3, [r7, #10]
 800642e:	4613      	mov	r3, r2
 8006430:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006432:	897b      	ldrh	r3, [r7, #10]
 8006434:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006438:	7a7b      	ldrb	r3, [r7, #9]
 800643a:	041b      	lsls	r3, r3, #16
 800643c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006440:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	4313      	orrs	r3, r2
 800644a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800644e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	685a      	ldr	r2, [r3, #4]
 8006456:	6a3b      	ldr	r3, [r7, #32]
 8006458:	0d5b      	lsrs	r3, r3, #21
 800645a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800645e:	4b08      	ldr	r3, [pc, #32]	@ (8006480 <I2C_TransferConfig+0x60>)
 8006460:	430b      	orrs	r3, r1
 8006462:	43db      	mvns	r3, r3
 8006464:	ea02 0103 	and.w	r1, r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	430a      	orrs	r2, r1
 8006470:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006472:	bf00      	nop
 8006474:	371c      	adds	r7, #28
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	03ff63ff 	.word	0x03ff63ff

08006484 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006494:	b2db      	uxtb	r3, r3
 8006496:	2b20      	cmp	r3, #32
 8006498:	d138      	bne.n	800650c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d101      	bne.n	80064a8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80064a4:	2302      	movs	r3, #2
 80064a6:	e032      	b.n	800650e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2224      	movs	r2, #36	@ 0x24
 80064b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 0201 	bic.w	r2, r2, #1
 80064c6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064d6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6819      	ldr	r1, [r3, #0]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	683a      	ldr	r2, [r7, #0]
 80064e4:	430a      	orrs	r2, r1
 80064e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f042 0201 	orr.w	r2, r2, #1
 80064f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2220      	movs	r2, #32
 80064fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006508:	2300      	movs	r3, #0
 800650a:	e000      	b.n	800650e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800650c:	2302      	movs	r3, #2
  }
}
 800650e:	4618      	mov	r0, r3
 8006510:	370c      	adds	r7, #12
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800651a:	b480      	push	{r7}
 800651c:	b085      	sub	sp, #20
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
 8006522:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b20      	cmp	r3, #32
 800652e:	d139      	bne.n	80065a4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006536:	2b01      	cmp	r3, #1
 8006538:	d101      	bne.n	800653e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800653a:	2302      	movs	r3, #2
 800653c:	e033      	b.n	80065a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2224      	movs	r2, #36	@ 0x24
 800654a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 0201 	bic.w	r2, r2, #1
 800655c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800656c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	021b      	lsls	r3, r3, #8
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	4313      	orrs	r3, r2
 8006576:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f042 0201 	orr.w	r2, r2, #1
 800658e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2220      	movs	r2, #32
 8006594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80065a0:	2300      	movs	r3, #0
 80065a2:	e000      	b.n	80065a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80065a4:	2302      	movs	r3, #2
  }
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3714      	adds	r7, #20
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
	...

080065b4 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e0e7      	b.n	8006796 <HAL_LPTIM_Init+0x1e2>
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(hlptim->Init.Period));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d106      	bne.n	80065e6 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f7fb fcd7 	bl	8001f94 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2202      	movs	r2, #2
 80065ea:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f042 0201 	orr.w	r2, r2, #1
 80065fc:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006606:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006610:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8006612:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 fb44 	bl	8006ca4 <LPTIM_WaitForFlag>
 800661c:	4603      	mov	r3, r0
 800661e:	2b03      	cmp	r3, #3
 8006620:	d101      	bne.n	8006626 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e0b7      	b.n	8006796 <HAL_LPTIM_Init+0x1e2>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	2210      	movs	r2, #16
 800662c:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	6a12      	ldr	r2, [r2, #32]
 8006636:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8006638:	2110      	movs	r1, #16
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fb32 	bl	8006ca4 <LPTIM_WaitForFlag>
 8006640:	4603      	mov	r3, r0
 8006642:	2b03      	cmp	r3, #3
 8006644:	d101      	bne.n	800664a <HAL_LPTIM_Init+0x96>
  {
    return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e0a5      	b.n	8006796 <HAL_LPTIM_Init+0x1e2>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006650:	f003 0302 	and.w	r3, r3, #2
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10e      	bne.n	8006676 <HAL_LPTIM_Init+0xc2>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d107      	bne.n	8006676 <HAL_LPTIM_Init+0xc2>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	691a      	ldr	r2, [r3, #16]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f022 0201 	bic.w	r2, r2, #1
 8006674:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2b01      	cmp	r3, #1
 8006684:	d004      	beq.n	8006690 <HAL_LPTIM_Init+0xdc>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800668e:	d103      	bne.n	8006698 <HAL_LPTIM_Init+0xe4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f023 031e 	bic.w	r3, r3, #30
 8006696:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	695b      	ldr	r3, [r3, #20]
 800669c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d005      	beq.n	80066b0 <HAL_LPTIM_Init+0xfc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80066aa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80066ae:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	4b3b      	ldr	r3, [pc, #236]	@ (80067a0 <HAL_LPTIM_Init+0x1ec>)
 80066b4:	4013      	ands	r3, r2
 80066b6:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80066c0:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 80066c6:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 80066cc:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d107      	bne.n	80066ec <HAL_LPTIM_Init+0x138>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80066e4:	4313      	orrs	r3, r2
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d004      	beq.n	80066fe <HAL_LPTIM_Init+0x14a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80066fc:	d107      	bne.n	800670e <HAL_LPTIM_Init+0x15a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006706:	4313      	orrs	r3, r2
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	4313      	orrs	r3, r2
 800670c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006716:	4293      	cmp	r3, r2
 8006718:	d00a      	beq.n	8006730 <HAL_LPTIM_Init+0x17c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006722:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8006728:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	4313      	orrs	r3, r2
 800672e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a19      	ldr	r2, [pc, #100]	@ (80067a4 <HAL_LPTIM_Init+0x1f0>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d004      	beq.n	800674c <HAL_LPTIM_Init+0x198>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a18      	ldr	r2, [pc, #96]	@ (80067a8 <HAL_LPTIM_Init+0x1f4>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d108      	bne.n	800675e <HAL_LPTIM_Init+0x1aa>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	625a      	str	r2, [r3, #36]	@ 0x24
 800675c:	e00e      	b.n	800677c <HAL_LPTIM_Init+0x1c8>
  }
  else
  {
    if ((hlptim->Instance == LPTIM3) || (hlptim->Instance == LPTIM4))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a12      	ldr	r2, [pc, #72]	@ (80067ac <HAL_LPTIM_Init+0x1f8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d004      	beq.n	8006772 <HAL_LPTIM_Init+0x1be>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a10      	ldr	r2, [pc, #64]	@ (80067b0 <HAL_LPTIM_Init+0x1fc>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d104      	bne.n	800677c <HAL_LPTIM_Init+0x1c8>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800677a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	ff39f1fe 	.word	0xff39f1fe
 80067a4:	46004400 	.word	0x46004400
 80067a8:	40009400 	.word	0x40009400
 80067ac:	46004800 	.word	0x46004800
 80067b0:	46004c00 	.word	0x46004c00

080067b4 <HAL_LPTIM_TimeOut_Start_IT>:
  * @param  Timeout Specifies the TimeOut value to reset the counter.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Timeout)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PULSE(Timeout));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2202      	movs	r2, #2
 80067c2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Set TIMOUT bit to enable the timeout function */
  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68da      	ldr	r2, [r3, #12]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80067d4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	691a      	ldr	r2, [r3, #16]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f042 0201 	orr.w	r2, r2, #1
 80067e4:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80067ee:	605a      	str	r2, [r3, #4]

  /* Enable Compare match CH1 interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC1);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f042 0201 	orr.w	r2, r2, #1
 80067fe:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8006800:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fa4d 	bl	8006ca4 <LPTIM_WaitForFlag>
 800680a:	4603      	mov	r3, r0
 800680c:	2b03      	cmp	r3, #3
 800680e:	d101      	bne.n	8006814 <HAL_LPTIM_TimeOut_Start_IT+0x60>
  {
    return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e01d      	b.n	8006850 <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2208      	movs	r2, #8
 800681a:	605a      	str	r2, [r3, #4]

  /* Load the Timeout value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, Timeout);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8006824:	2108      	movs	r1, #8
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 fa3c 	bl	8006ca4 <LPTIM_WaitForFlag>
 800682c:	4603      	mov	r3, r0
 800682e:	2b03      	cmp	r3, #3
 8006830:	d101      	bne.n	8006836 <HAL_LPTIM_TimeOut_Start_IT+0x82>
  {
    return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e00c      	b.n	8006850 <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	691a      	ldr	r2, [r3, #16]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f042 0204 	orr.w	r2, r2, #4
 8006844:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	3708      	adds	r7, #8
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2202      	movs	r2, #2
 8006864:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10e      	bne.n	8006894 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d107      	bne.n	8006894 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	691a      	ldr	r2, [r3, #16]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f022 0201 	bic.w	r2, r2, #1
 8006892:	611a      	str	r2, [r3, #16]


  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	691a      	ldr	r2, [r3, #16]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0201 	orr.w	r2, r2, #1
 80068a2:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80068ac:	605a      	str	r2, [r3, #4]

  /* Disable interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689a      	ldr	r2, [r3, #8]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f422 72c9 	bic.w	r2, r2, #402	@ 0x192
 80068bc:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 80068be:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f9ee 	bl	8006ca4 <LPTIM_WaitForFlag>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d101      	bne.n	80068d2 <HAL_LPTIM_Counter_Stop_IT+0x7a>
  {
    return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e01a      	b.n	8006908 <HAL_LPTIM_Counter_Stop_IT+0xb0>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10e      	bne.n	80068fe <HAL_LPTIM_Counter_Stop_IT+0xa6>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d107      	bne.n	80068fe <HAL_LPTIM_Counter_Stop_IT+0xa6>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	691a      	ldr	r2, [r3, #16]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 0201 	bic.w	r2, r2, #1
 80068fc:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3708      	adds	r7, #8
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b01      	cmp	r3, #1
 8006924:	d120      	bne.n	8006968 <HAL_LPTIM_IRQHandler+0x58>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b01      	cmp	r3, #1
 8006932:	d119      	bne.n	8006968 <HAL_LPTIM_IRQHandler+0x58>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2201      	movs	r2, #1
 800693a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f000 f992 	bl	8006c7c <HAL_LPTIM_IC_CaptureCallback>
 8006958:	e002      	b.n	8006960 <HAL_LPTIM_IRQHandler+0x50>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7fb f9de 	bl	8001d1c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006972:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006976:	d122      	bne.n	80069be <HAL_LPTIM_IRQHandler+0xae>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006982:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006986:	d11a      	bne.n	80069be <HAL_LPTIM_IRQHandler+0xae>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006990:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2202      	movs	r2, #2
 8006996:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d003      	beq.n	80069b0 <HAL_LPTIM_IRQHandler+0xa0>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 f967 	bl	8006c7c <HAL_LPTIM_IC_CaptureCallback>
 80069ae:	e002      	b.n	80069b6 <HAL_LPTIM_IRQHandler+0xa6>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f7fb f9b3 	bl	8001d1c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80069c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069cc:	d117      	bne.n	80069fe <HAL_LPTIM_IRQHandler+0xee>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80069d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069dc:	d10f      	bne.n	80069fe <HAL_LPTIM_IRQHandler+0xee>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80069e6:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 f94d 	bl	8006c90 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a0c:	d117      	bne.n	8006a3e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a1c:	d10f      	bne.n	8006a3e <HAL_LPTIM_IRQHandler+0x12e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006a26:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 f92d 	bl	8006c90 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0302 	and.w	r3, r3, #2
 8006a48:	2b02      	cmp	r3, #2
 8006a4a:	d10d      	bne.n	8006a68 <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f003 0302 	and.w	r3, r3, #2
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d106      	bne.n	8006a68 <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f8ba 	bl	8006bdc <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0304 	and.w	r3, r3, #4
 8006a72:	2b04      	cmp	r3, #4
 8006a74:	d10d      	bne.n	8006a92 <HAL_LPTIM_IRQHandler+0x182>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f003 0304 	and.w	r3, r3, #4
 8006a80:	2b04      	cmp	r3, #4
 8006a82:	d106      	bne.n	8006a92 <HAL_LPTIM_IRQHandler+0x182>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2204      	movs	r2, #4
 8006a8a:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 f8af 	bl	8006bf0 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0308 	and.w	r3, r3, #8
 8006a9c:	2b08      	cmp	r3, #8
 8006a9e:	d111      	bne.n	8006ac4 <HAL_LPTIM_IRQHandler+0x1b4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f003 0308 	and.w	r3, r3, #8
 8006aaa:	2b08      	cmp	r3, #8
 8006aac:	d10a      	bne.n	8006ac4 <HAL_LPTIM_IRQHandler+0x1b4>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2208      	movs	r2, #8
 8006ab4:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 f8a0 	bl	8006c04 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ace:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006ad2:	d113      	bne.n	8006afc <HAL_LPTIM_IRQHandler+0x1ec>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ade:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006ae2:	d10b      	bne.n	8006afc <HAL_LPTIM_IRQHandler+0x1ec>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006aec:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2202      	movs	r2, #2
 8006af2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f884 	bl	8006c04 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0310 	and.w	r3, r3, #16
 8006b06:	2b10      	cmp	r3, #16
 8006b08:	d10d      	bne.n	8006b26 <HAL_LPTIM_IRQHandler+0x216>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	f003 0310 	and.w	r3, r3, #16
 8006b14:	2b10      	cmp	r3, #16
 8006b16:	d106      	bne.n	8006b26 <HAL_LPTIM_IRQHandler+0x216>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2210      	movs	r2, #16
 8006b1e:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 f879 	bl	8006c18 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0320 	and.w	r3, r3, #32
 8006b30:	2b20      	cmp	r3, #32
 8006b32:	d10d      	bne.n	8006b50 <HAL_LPTIM_IRQHandler+0x240>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 0320 	and.w	r3, r3, #32
 8006b3e:	2b20      	cmp	r3, #32
 8006b40:	d106      	bne.n	8006b50 <HAL_LPTIM_IRQHandler+0x240>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2220      	movs	r2, #32
 8006b48:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f86e 	bl	8006c2c <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b5a:	2b40      	cmp	r3, #64	@ 0x40
 8006b5c:	d10d      	bne.n	8006b7a <HAL_LPTIM_IRQHandler+0x26a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b68:	2b40      	cmp	r3, #64	@ 0x40
 8006b6a:	d106      	bne.n	8006b7a <HAL_LPTIM_IRQHandler+0x26a>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2240      	movs	r2, #64	@ 0x40
 8006b72:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 f863 	bl	8006c40 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b84:	2b80      	cmp	r3, #128	@ 0x80
 8006b86:	d10d      	bne.n	8006ba4 <HAL_LPTIM_IRQHandler+0x294>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b92:	2b80      	cmp	r3, #128	@ 0x80
 8006b94:	d106      	bne.n	8006ba4 <HAL_LPTIM_IRQHandler+0x294>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2280      	movs	r2, #128	@ 0x80
 8006b9c:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f858 	bl	8006c54 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bb2:	d10f      	bne.n	8006bd4 <HAL_LPTIM_IRQHandler+0x2c4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bc2:	d107      	bne.n	8006bd4 <HAL_LPTIM_IRQHandler+0x2c4>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bcc:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 f84a 	bl	8006c68 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bd4:	bf00      	nop
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8006c0c:	bf00      	nop
 8006c0e:	370c      	adds	r7, #12
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006cb2:	4b12      	ldr	r3, [pc, #72]	@ (8006cfc <LPTIM_WaitForFlag+0x58>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a12      	ldr	r2, [pc, #72]	@ (8006d00 <LPTIM_WaitForFlag+0x5c>)
 8006cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006cbc:	0b9b      	lsrs	r3, r3, #14
 8006cbe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006cc2:	fb02 f303 	mul.w	r3, r2, r3
 8006cc6:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d101      	bne.n	8006cd8 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d002      	beq.n	8006cee <LPTIM_WaitForFlag+0x4a>
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1ec      	bne.n	8006cc8 <LPTIM_WaitForFlag+0x24>

  return result;
 8006cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	20000010 	.word	0x20000010
 8006d00:	d1b71759 	.word	0xd1b71759

08006d04 <HAL_PWR_DisablePVD>:
/**
  * @brief  Disable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD(void)
{
 8006d04:	b480      	push	{r7}
 8006d06:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
 8006d08:	4b05      	ldr	r3, [pc, #20]	@ (8006d20 <HAL_PWR_DisablePVD+0x1c>)
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	4a04      	ldr	r2, [pc, #16]	@ (8006d20 <HAL_PWR_DisablePVD+0x1c>)
 8006d0e:	f023 0310 	bic.w	r3, r3, #16
 8006d12:	6113      	str	r3, [r2, #16]
}
 8006d14:	bf00      	nop
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	46020800 	.word	0x46020800

08006d24 <HAL_PWR_DisableWakeUpPin>:
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Disable wake-up pin */
  CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
 8006d2c:	4b06      	ldr	r3, [pc, #24]	@ (8006d48 <HAL_PWR_DisableWakeUpPin+0x24>)
 8006d2e:	695a      	ldr	r2, [r3, #20]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	43db      	mvns	r3, r3
 8006d36:	4904      	ldr	r1, [pc, #16]	@ (8006d48 <HAL_PWR_DisableWakeUpPin+0x24>)
 8006d38:	4013      	ands	r3, r2
 8006d3a:	614b      	str	r3, [r1, #20]
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr
 8006d48:	46020800 	.word	0x46020800

08006d4c <HAL_PWR_EnterSTOPMode>:
  *                                                  no clear of pending event before.
  * @note   In System STOP mode, all I/O pins keep the same state as in Run mode.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	460b      	mov	r3, r1
 8006d56:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
 8006d58:	4b11      	ldr	r3, [pc, #68]	@ (8006da0 <HAL_PWR_EnterSTOPMode+0x54>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a10      	ldr	r2, [pc, #64]	@ (8006da0 <HAL_PWR_EnterSTOPMode+0x54>)
 8006d5e:	f023 0307 	bic.w	r3, r3, #7
 8006d62:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006d64:	4b0f      	ldr	r3, [pc, #60]	@ (8006da4 <HAL_PWR_EnterSTOPMode+0x58>)
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	4a0e      	ldr	r2, [pc, #56]	@ (8006da4 <HAL_PWR_EnterSTOPMode+0x58>)
 8006d6a:	f043 0304 	orr.w	r3, r3, #4
 8006d6e:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
 8006d70:	78fb      	ldrb	r3, [r7, #3]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d101      	bne.n	8006d7a <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
 8006d76:	bf30      	wfi
 8006d78:	e005      	b.n	8006d86 <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 8006d7a:	78fb      	ldrb	r3, [r7, #3]
 8006d7c:	2b03      	cmp	r3, #3
 8006d7e:	d001      	beq.n	8006d84 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
 8006d80:	bf40      	sev
      __WFE();
 8006d82:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
 8006d84:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006d86:	4b07      	ldr	r3, [pc, #28]	@ (8006da4 <HAL_PWR_EnterSTOPMode+0x58>)
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	4a06      	ldr	r2, [pc, #24]	@ (8006da4 <HAL_PWR_EnterSTOPMode+0x58>)
 8006d8c:	f023 0304 	bic.w	r3, r3, #4
 8006d90:	6113      	str	r3, [r2, #16]
}
 8006d92:	bf00      	nop
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	46020800 	.word	0x46020800
 8006da4:	e000ed00 	.word	0xe000ed00

08006da8 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8006db0:	4b39      	ldr	r3, [pc, #228]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006db4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006db8:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d10b      	bne.n	8006dda <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dc8:	d905      	bls.n	8006dd6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006dca:	4b33      	ldr	r3, [pc, #204]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	4a32      	ldr	r2, [pc, #200]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006dd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006dd4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	e057      	b.n	8006e8a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006de0:	d90a      	bls.n	8006df8 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8006de2:	4b2d      	ldr	r3, [pc, #180]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	4a2a      	ldr	r2, [pc, #168]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006df0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006df4:	60d3      	str	r3, [r2, #12]
 8006df6:	e007      	b.n	8006e08 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8006df8:	4b27      	ldr	r3, [pc, #156]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006e00:	4925      	ldr	r1, [pc, #148]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006e08:	4b24      	ldr	r3, [pc, #144]	@ (8006e9c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a24      	ldr	r2, [pc, #144]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e12:	099b      	lsrs	r3, r3, #6
 8006e14:	2232      	movs	r2, #50	@ 0x32
 8006e16:	fb02 f303 	mul.w	r3, r2, r3
 8006e1a:	4a21      	ldr	r2, [pc, #132]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e20:	099b      	lsrs	r3, r3, #6
 8006e22:	3301      	adds	r3, #1
 8006e24:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006e26:	e002      	b.n	8006e2e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d102      	bne.n	8006e40 <HAL_PWREx_ControlVoltageScaling+0x98>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1f3      	bne.n	8006e28 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d01b      	beq.n	8006e7e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006e46:	4b15      	ldr	r3, [pc, #84]	@ (8006e9c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a15      	ldr	r2, [pc, #84]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e50:	099b      	lsrs	r3, r3, #6
 8006e52:	2232      	movs	r2, #50	@ 0x32
 8006e54:	fb02 f303 	mul.w	r3, r2, r3
 8006e58:	4a11      	ldr	r2, [pc, #68]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e5e:	099b      	lsrs	r3, r3, #6
 8006e60:	3301      	adds	r3, #1
 8006e62:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006e64:	e002      	b.n	8006e6c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e98 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d102      	bne.n	8006e7e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1f3      	bne.n	8006e66 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d101      	bne.n	8006e88 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e000      	b.n	8006e8a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	46020800 	.word	0x46020800
 8006e9c:	20000010 	.word	0x20000010
 8006ea0:	10624dd3 	.word	0x10624dd3

08006ea4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006ea8:	4b04      	ldr	r3, [pc, #16]	@ (8006ebc <HAL_PWREx_GetVoltageRange+0x18>)
 8006eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	46020800 	.word	0x46020800

08006ec0 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8006ec6:	f7fd fad3 	bl	8004470 <HAL_GetTick>
 8006eca:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
 8006ecc:	4b71      	ldr	r3, [pc, #452]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a70      	ldr	r2, [pc, #448]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006ed2:	f043 0301 	orr.w	r3, r3, #1
 8006ed6:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006ed8:	e008      	b.n	8006eec <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006eda:	f7fd fac9 	bl	8004470 <HAL_GetTick>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	2b02      	cmp	r3, #2
 8006ee6:	d901      	bls.n	8006eec <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	e0cf      	b.n	800708c <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006eec:	4b69      	ldr	r3, [pc, #420]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0304 	and.w	r3, r3, #4
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d0f0      	beq.n	8006eda <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
 8006ef8:	4b66      	ldr	r3, [pc, #408]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006f00:	4a64      	ldr	r2, [pc, #400]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f06:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
 8006f08:	4b62      	ldr	r3, [pc, #392]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f0a:	4a63      	ldr	r2, [pc, #396]	@ (8007098 <HAL_RCC_DeInit+0x1d8>)
 8006f0c:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
 8006f0e:	4b61      	ldr	r3, [pc, #388]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006f16:	4a5f      	ldr	r2, [pc, #380]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f18:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f1c:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
 8006f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	4a5c      	ldr	r2, [pc, #368]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006f28:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
 8006f2a:	f7fd faa1 	bl	8004470 <HAL_GetTick>
 8006f2e:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
 8006f30:	4b58      	ldr	r3, [pc, #352]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
 8006f36:	4b57      	ldr	r3, [pc, #348]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006f3c:	e00a      	b.n	8006f54 <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f3e:	f7fd fa97 	bl	8004470 <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d901      	bls.n	8006f54 <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e09b      	b.n	800708c <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006f54:	4b4f      	ldr	r3, [pc, #316]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f56:	69db      	ldr	r3, [r3, #28]
 8006f58:	f003 030c 	and.w	r3, r3, #12
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d1ee      	bne.n	8006f3e <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
 8006f60:	4b4c      	ldr	r3, [pc, #304]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	494b      	ldr	r1, [pc, #300]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f66:	4b4d      	ldr	r3, [pc, #308]	@ (800709c <HAL_RCC_DeInit+0x1dc>)
 8006f68:	4013      	ands	r3, r2
 8006f6a:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
 8006f6c:	4b49      	ldr	r3, [pc, #292]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a48      	ldr	r2, [pc, #288]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f72:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 8006f76:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
 8006f78:	f7fd fa7a 	bl	8004470 <HAL_GetTick>
 8006f7c:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8006f7e:	4b45      	ldr	r3, [pc, #276]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a44      	ldr	r2, [pc, #272]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006f84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f88:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006f8a:	e008      	b.n	8006f9e <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f8c:	f7fd fa70 	bl	8004470 <HAL_GetTick>
 8006f90:	4602      	mov	r2, r0
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	1ad3      	subs	r3, r2, r3
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	d901      	bls.n	8006f9e <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	e076      	b.n	800708c <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1f0      	bne.n	8006f8c <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
 8006faa:	f7fd fa61 	bl	8004470 <HAL_GetTick>
 8006fae:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 8006fb0:	4b38      	ldr	r3, [pc, #224]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a37      	ldr	r2, [pc, #220]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006fb6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006fba:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006fbc:	e008      	b.n	8006fd0 <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fbe:	f7fd fa57 	bl	8004470 <HAL_GetTick>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	1ad3      	subs	r3, r2, r3
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	d901      	bls.n	8006fd0 <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
 8006fcc:	2303      	movs	r3, #3
 8006fce:	e05d      	b.n	800708c <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006fd0:	4b30      	ldr	r3, [pc, #192]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d1f0      	bne.n	8006fbe <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
 8006fdc:	f7fd fa48 	bl	8004470 <HAL_GetTick>
 8006fe0:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 8006fe2:	4b2c      	ldr	r3, [pc, #176]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a2b      	ldr	r2, [pc, #172]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8006fe8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fec:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8006fee:	e008      	b.n	8007002 <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ff0:	f7fd fa3e 	bl	8004470 <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d901      	bls.n	8007002 <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e044      	b.n	800708c <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8007002:	4b24      	ldr	r3, [pc, #144]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1f0      	bne.n	8006ff0 <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
 800700e:	4b21      	ldr	r3, [pc, #132]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007010:	2200      	movs	r2, #0
 8007012:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
 8007014:	4b1f      	ldr	r3, [pc, #124]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007016:	4a22      	ldr	r2, [pc, #136]	@ (80070a0 <HAL_RCC_DeInit+0x1e0>)
 8007018:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 800701a:	4b1e      	ldr	r3, [pc, #120]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 800701c:	2200      	movs	r2, #0
 800701e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
 8007020:	4b1c      	ldr	r3, [pc, #112]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007022:	2200      	movs	r2, #0
 8007024:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
 8007026:	4b1b      	ldr	r3, [pc, #108]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007028:	4a1d      	ldr	r2, [pc, #116]	@ (80070a0 <HAL_RCC_DeInit+0x1e0>)
 800702a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 800702c:	4b19      	ldr	r3, [pc, #100]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 800702e:	2200      	movs	r2, #0
 8007030:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
 8007032:	4b18      	ldr	r3, [pc, #96]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007034:	2200      	movs	r2, #0
 8007036:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
 8007038:	4b16      	ldr	r3, [pc, #88]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 800703a:	4a19      	ldr	r2, [pc, #100]	@ (80070a0 <HAL_RCC_DeInit+0x1e0>)
 800703c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 800703e:	4b15      	ldr	r3, [pc, #84]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007040:	2200      	movs	r2, #0
 8007042:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8007044:	4b13      	ldr	r3, [pc, #76]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007046:	2200      	movs	r2, #0
 8007048:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 800704a:	4b12      	ldr	r3, [pc, #72]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 800704c:	f04f 32ff 	mov.w	r2, #4294967295
 8007050:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8007052:	4b10      	ldr	r3, [pc, #64]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 8007054:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007058:	4a0e      	ldr	r2, [pc, #56]	@ (8007094 <HAL_RCC_DeInit+0x1d4>)
 800705a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800705e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8007062:	4b10      	ldr	r3, [pc, #64]	@ (80070a4 <HAL_RCC_DeInit+0x1e4>)
 8007064:	4a10      	ldr	r2, [pc, #64]	@ (80070a8 <HAL_RCC_DeInit+0x1e8>)
 8007066:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8007068:	4b10      	ldr	r3, [pc, #64]	@ (80070ac <HAL_RCC_DeInit+0x1ec>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a0f      	ldr	r2, [pc, #60]	@ (80070ac <HAL_RCC_DeInit+0x1ec>)
 800706e:	f023 030f 	bic.w	r3, r3, #15
 8007072:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 8007074:	4b0d      	ldr	r3, [pc, #52]	@ (80070ac <HAL_RCC_DeInit+0x1ec>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 030f 	and.w	r3, r3, #15
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e003      	b.n	800708c <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
 8007084:	200f      	movs	r0, #15
 8007086:	f7fd f969 	bl	800435c <HAL_InitTick>
 800708a:	4603      	mov	r3, r0

}
 800708c:	4618      	mov	r0, r3
 800708e:	3708      	adds	r7, #8
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	46020c00 	.word	0x46020c00
 8007098:	00084210 	.word	0x00084210
 800709c:	eaf6ac2d 	.word	0xeaf6ac2d
 80070a0:	01010280 	.word	0x01010280
 80070a4:	20000010 	.word	0x20000010
 80070a8:	003d0900 	.word	0x003d0900
 80070ac:	40022000 	.word	0x40022000

080070b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b08e      	sub	sp, #56	@ 0x38
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80070b8:	2300      	movs	r3, #0
 80070ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d102      	bne.n	80070ca <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	f000 bec8 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070ca:	4b99      	ldr	r3, [pc, #612]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80070cc:	69db      	ldr	r3, [r3, #28]
 80070ce:	f003 030c 	and.w	r3, r3, #12
 80070d2:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070d4:	4b96      	ldr	r3, [pc, #600]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80070d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d8:	f003 0303 	and.w	r3, r3, #3
 80070dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 0310 	and.w	r3, r3, #16
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 816c 	beq.w	80073c4 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80070ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d007      	beq.n	8007102 <HAL_RCC_OscConfig+0x52>
 80070f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f4:	2b0c      	cmp	r3, #12
 80070f6:	f040 80de 	bne.w	80072b6 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80070fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	f040 80da 	bne.w	80072b6 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	69db      	ldr	r3, [r3, #28]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d102      	bne.n	8007110 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	f000 bea5 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007114:	4b86      	ldr	r3, [pc, #536]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d004      	beq.n	800712a <HAL_RCC_OscConfig+0x7a>
 8007120:	4b83      	ldr	r3, [pc, #524]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007128:	e005      	b.n	8007136 <HAL_RCC_OscConfig+0x86>
 800712a:	4b81      	ldr	r3, [pc, #516]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800712c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007130:	041b      	lsls	r3, r3, #16
 8007132:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007136:	4293      	cmp	r3, r2
 8007138:	d255      	bcs.n	80071e6 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800713a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713c:	2b00      	cmp	r3, #0
 800713e:	d10a      	bne.n	8007156 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007144:	4618      	mov	r0, r3
 8007146:	f001 f99d 	bl	8008484 <RCC_SetFlashLatencyFromMSIRange>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d002      	beq.n	8007156 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	f000 be82 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007156:	4b76      	ldr	r3, [pc, #472]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	4a75      	ldr	r2, [pc, #468]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800715c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007160:	6093      	str	r3, [r2, #8]
 8007162:	4b73      	ldr	r3, [pc, #460]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800716e:	4970      	ldr	r1, [pc, #448]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007170:	4313      	orrs	r3, r2
 8007172:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007178:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800717c:	d309      	bcc.n	8007192 <HAL_RCC_OscConfig+0xe2>
 800717e:	4b6c      	ldr	r3, [pc, #432]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f023 021f 	bic.w	r2, r3, #31
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a1b      	ldr	r3, [r3, #32]
 800718a:	4969      	ldr	r1, [pc, #420]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800718c:	4313      	orrs	r3, r2
 800718e:	60cb      	str	r3, [r1, #12]
 8007190:	e07e      	b.n	8007290 <HAL_RCC_OscConfig+0x1e0>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007196:	2b00      	cmp	r3, #0
 8007198:	da0a      	bge.n	80071b0 <HAL_RCC_OscConfig+0x100>
 800719a:	4b65      	ldr	r3, [pc, #404]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	015b      	lsls	r3, r3, #5
 80071a8:	4961      	ldr	r1, [pc, #388]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	60cb      	str	r3, [r1, #12]
 80071ae:	e06f      	b.n	8007290 <HAL_RCC_OscConfig+0x1e0>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071b8:	d30a      	bcc.n	80071d0 <HAL_RCC_OscConfig+0x120>
 80071ba:	4b5d      	ldr	r3, [pc, #372]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	029b      	lsls	r3, r3, #10
 80071c8:	4959      	ldr	r1, [pc, #356]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	60cb      	str	r3, [r1, #12]
 80071ce:	e05f      	b.n	8007290 <HAL_RCC_OscConfig+0x1e0>
 80071d0:	4b57      	ldr	r3, [pc, #348]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a1b      	ldr	r3, [r3, #32]
 80071dc:	03db      	lsls	r3, r3, #15
 80071de:	4954      	ldr	r1, [pc, #336]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	60cb      	str	r3, [r1, #12]
 80071e4:	e054      	b.n	8007290 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80071e6:	4b52      	ldr	r3, [pc, #328]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	4a51      	ldr	r2, [pc, #324]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80071f0:	6093      	str	r3, [r2, #8]
 80071f2:	4b4f      	ldr	r3, [pc, #316]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071fe:	494c      	ldr	r1, [pc, #304]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007200:	4313      	orrs	r3, r2
 8007202:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007208:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800720c:	d309      	bcc.n	8007222 <HAL_RCC_OscConfig+0x172>
 800720e:	4b48      	ldr	r3, [pc, #288]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	f023 021f 	bic.w	r2, r3, #31
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a1b      	ldr	r3, [r3, #32]
 800721a:	4945      	ldr	r1, [pc, #276]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800721c:	4313      	orrs	r3, r2
 800721e:	60cb      	str	r3, [r1, #12]
 8007220:	e028      	b.n	8007274 <HAL_RCC_OscConfig+0x1c4>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007226:	2b00      	cmp	r3, #0
 8007228:	da0a      	bge.n	8007240 <HAL_RCC_OscConfig+0x190>
 800722a:	4b41      	ldr	r3, [pc, #260]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800722c:	68db      	ldr	r3, [r3, #12]
 800722e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	015b      	lsls	r3, r3, #5
 8007238:	493d      	ldr	r1, [pc, #244]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800723a:	4313      	orrs	r3, r2
 800723c:	60cb      	str	r3, [r1, #12]
 800723e:	e019      	b.n	8007274 <HAL_RCC_OscConfig+0x1c4>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007248:	d30a      	bcc.n	8007260 <HAL_RCC_OscConfig+0x1b0>
 800724a:	4b39      	ldr	r3, [pc, #228]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	029b      	lsls	r3, r3, #10
 8007258:	4935      	ldr	r1, [pc, #212]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800725a:	4313      	orrs	r3, r2
 800725c:	60cb      	str	r3, [r1, #12]
 800725e:	e009      	b.n	8007274 <HAL_RCC_OscConfig+0x1c4>
 8007260:	4b33      	ldr	r3, [pc, #204]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6a1b      	ldr	r3, [r3, #32]
 800726c:	03db      	lsls	r3, r3, #15
 800726e:	4930      	ldr	r1, [pc, #192]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007270:	4313      	orrs	r3, r2
 8007272:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007276:	2b00      	cmp	r3, #0
 8007278:	d10a      	bne.n	8007290 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727e:	4618      	mov	r0, r3
 8007280:	f001 f900 	bl	8008484 <RCC_SetFlashLatencyFromMSIRange>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d002      	beq.n	8007290 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	f000 bde5 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007290:	f001 f8de 	bl	8008450 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007294:	4b27      	ldr	r3, [pc, #156]	@ (8007334 <HAL_RCC_OscConfig+0x284>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f7fd f85f 	bl	800435c <HAL_InitTick>
 800729e:	4603      	mov	r3, r0
 80072a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80072a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 808a 	beq.w	80073c2 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80072ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072b2:	f000 bdd2 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d066      	beq.n	800738c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80072be:	4b1c      	ldr	r3, [pc, #112]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80072c4:	f043 0301 	orr.w	r3, r3, #1
 80072c8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80072ca:	f7fd f8d1 	bl	8004470 <HAL_GetTick>
 80072ce:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80072d0:	e009      	b.n	80072e6 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80072d2:	f7fd f8cd 	bl	8004470 <HAL_GetTick>
 80072d6:	4602      	mov	r2, r0
 80072d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d902      	bls.n	80072e6 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	f000 bdba 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80072e6:	4b12      	ldr	r3, [pc, #72]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f003 0304 	and.w	r3, r3, #4
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d0ef      	beq.n	80072d2 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80072f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	4a0e      	ldr	r2, [pc, #56]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 80072f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80072fc:	6093      	str	r3, [r2, #8]
 80072fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800730a:	4909      	ldr	r1, [pc, #36]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800730c:	4313      	orrs	r3, r2
 800730e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007314:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007318:	d30e      	bcc.n	8007338 <HAL_RCC_OscConfig+0x288>
 800731a:	4b05      	ldr	r3, [pc, #20]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	f023 021f 	bic.w	r2, r3, #31
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	4902      	ldr	r1, [pc, #8]	@ (8007330 <HAL_RCC_OscConfig+0x280>)
 8007328:	4313      	orrs	r3, r2
 800732a:	60cb      	str	r3, [r1, #12]
 800732c:	e04a      	b.n	80073c4 <HAL_RCC_OscConfig+0x314>
 800732e:	bf00      	nop
 8007330:	46020c00 	.word	0x46020c00
 8007334:	20000014 	.word	0x20000014
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800733c:	2b00      	cmp	r3, #0
 800733e:	da0a      	bge.n	8007356 <HAL_RCC_OscConfig+0x2a6>
 8007340:	4b98      	ldr	r3, [pc, #608]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6a1b      	ldr	r3, [r3, #32]
 800734c:	015b      	lsls	r3, r3, #5
 800734e:	4995      	ldr	r1, [pc, #596]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007350:	4313      	orrs	r3, r2
 8007352:	60cb      	str	r3, [r1, #12]
 8007354:	e036      	b.n	80073c4 <HAL_RCC_OscConfig+0x314>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800735e:	d30a      	bcc.n	8007376 <HAL_RCC_OscConfig+0x2c6>
 8007360:	4b90      	ldr	r3, [pc, #576]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	029b      	lsls	r3, r3, #10
 800736e:	498d      	ldr	r1, [pc, #564]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007370:	4313      	orrs	r3, r2
 8007372:	60cb      	str	r3, [r1, #12]
 8007374:	e026      	b.n	80073c4 <HAL_RCC_OscConfig+0x314>
 8007376:	4b8b      	ldr	r3, [pc, #556]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a1b      	ldr	r3, [r3, #32]
 8007382:	03db      	lsls	r3, r3, #15
 8007384:	4987      	ldr	r1, [pc, #540]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007386:	4313      	orrs	r3, r2
 8007388:	60cb      	str	r3, [r1, #12]
 800738a:	e01b      	b.n	80073c4 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800738c:	4b85      	ldr	r3, [pc, #532]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a84      	ldr	r2, [pc, #528]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007392:	f023 0301 	bic.w	r3, r3, #1
 8007396:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007398:	f7fd f86a 	bl	8004470 <HAL_GetTick>
 800739c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800739e:	e009      	b.n	80073b4 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80073a0:	f7fd f866 	bl	8004470 <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d902      	bls.n	80073b4 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	f000 bd53 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80073b4:	4b7b      	ldr	r3, [pc, #492]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0304 	and.w	r3, r3, #4
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d1ef      	bne.n	80073a0 <HAL_RCC_OscConfig+0x2f0>
 80073c0:	e000      	b.n	80073c4 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80073c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f000 808b 	beq.w	80074e8 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	2b08      	cmp	r3, #8
 80073d6:	d005      	beq.n	80073e4 <HAL_RCC_OscConfig+0x334>
 80073d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073da:	2b0c      	cmp	r3, #12
 80073dc:	d109      	bne.n	80073f2 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80073de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e0:	2b03      	cmp	r3, #3
 80073e2:	d106      	bne.n	80073f2 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d17d      	bne.n	80074e8 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	f000 bd34 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073fa:	d106      	bne.n	800740a <HAL_RCC_OscConfig+0x35a>
 80073fc:	4b69      	ldr	r3, [pc, #420]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a68      	ldr	r2, [pc, #416]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007402:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007406:	6013      	str	r3, [r2, #0]
 8007408:	e041      	b.n	800748e <HAL_RCC_OscConfig+0x3de>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007412:	d112      	bne.n	800743a <HAL_RCC_OscConfig+0x38a>
 8007414:	4b63      	ldr	r3, [pc, #396]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a62      	ldr	r2, [pc, #392]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800741a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800741e:	6013      	str	r3, [r2, #0]
 8007420:	4b60      	ldr	r3, [pc, #384]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a5f      	ldr	r2, [pc, #380]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007426:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800742a:	6013      	str	r3, [r2, #0]
 800742c:	4b5d      	ldr	r3, [pc, #372]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a5c      	ldr	r2, [pc, #368]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007432:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007436:	6013      	str	r3, [r2, #0]
 8007438:	e029      	b.n	800748e <HAL_RCC_OscConfig+0x3de>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8007442:	d112      	bne.n	800746a <HAL_RCC_OscConfig+0x3ba>
 8007444:	4b57      	ldr	r3, [pc, #348]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a56      	ldr	r2, [pc, #344]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800744a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800744e:	6013      	str	r3, [r2, #0]
 8007450:	4b54      	ldr	r3, [pc, #336]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a53      	ldr	r2, [pc, #332]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800745a:	6013      	str	r3, [r2, #0]
 800745c:	4b51      	ldr	r3, [pc, #324]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a50      	ldr	r2, [pc, #320]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007462:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	e011      	b.n	800748e <HAL_RCC_OscConfig+0x3de>
 800746a:	4b4e      	ldr	r3, [pc, #312]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a4d      	ldr	r2, [pc, #308]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007470:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007474:	6013      	str	r3, [r2, #0]
 8007476:	4b4b      	ldr	r3, [pc, #300]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a4a      	ldr	r2, [pc, #296]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800747c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	4b48      	ldr	r3, [pc, #288]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a47      	ldr	r2, [pc, #284]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007488:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800748c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d014      	beq.n	80074c0 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8007496:	f7fc ffeb 	bl	8004470 <HAL_GetTick>
 800749a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800749c:	e009      	b.n	80074b2 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800749e:	f7fc ffe7 	bl	8004470 <HAL_GetTick>
 80074a2:	4602      	mov	r2, r0
 80074a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	2b64      	cmp	r3, #100	@ 0x64
 80074aa:	d902      	bls.n	80074b2 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	f000 bcd4 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074b2:	4b3c      	ldr	r3, [pc, #240]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d0ef      	beq.n	800749e <HAL_RCC_OscConfig+0x3ee>
 80074be:	e013      	b.n	80074e8 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80074c0:	f7fc ffd6 	bl	8004470 <HAL_GetTick>
 80074c4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80074c6:	e009      	b.n	80074dc <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074c8:	f7fc ffd2 	bl	8004470 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	2b64      	cmp	r3, #100	@ 0x64
 80074d4:	d902      	bls.n	80074dc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	f000 bcbf 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80074dc:	4b31      	ldr	r3, [pc, #196]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1ef      	bne.n	80074c8 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 0302 	and.w	r3, r3, #2
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d05f      	beq.n	80075b4 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80074f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f6:	2b04      	cmp	r3, #4
 80074f8:	d005      	beq.n	8007506 <HAL_RCC_OscConfig+0x456>
 80074fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fc:	2b0c      	cmp	r3, #12
 80074fe:	d114      	bne.n	800752a <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007502:	2b02      	cmp	r3, #2
 8007504:	d111      	bne.n	800752a <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d102      	bne.n	8007514 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	f000 bca3 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007514:	4b23      	ldr	r3, [pc, #140]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	041b      	lsls	r3, r3, #16
 8007522:	4920      	ldr	r1, [pc, #128]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007524:	4313      	orrs	r3, r2
 8007526:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007528:	e044      	b.n	80075b4 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d024      	beq.n	800757c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8007532:	4b1c      	ldr	r3, [pc, #112]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a1b      	ldr	r2, [pc, #108]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800753c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800753e:	f7fc ff97 	bl	8004470 <HAL_GetTick>
 8007542:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007544:	e009      	b.n	800755a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007546:	f7fc ff93 	bl	8004470 <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	2b02      	cmp	r3, #2
 8007552:	d902      	bls.n	800755a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007554:	2303      	movs	r3, #3
 8007556:	f000 bc80 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800755a:	4b12      	ldr	r3, [pc, #72]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007562:	2b00      	cmp	r3, #0
 8007564:	d0ef      	beq.n	8007546 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007566:	4b0f      	ldr	r3, [pc, #60]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	041b      	lsls	r3, r3, #16
 8007574:	490b      	ldr	r1, [pc, #44]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007576:	4313      	orrs	r3, r2
 8007578:	610b      	str	r3, [r1, #16]
 800757a:	e01b      	b.n	80075b4 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800757c:	4b09      	ldr	r3, [pc, #36]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a08      	ldr	r2, [pc, #32]	@ (80075a4 <HAL_RCC_OscConfig+0x4f4>)
 8007582:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007586:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007588:	f7fc ff72 	bl	8004470 <HAL_GetTick>
 800758c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800758e:	e00b      	b.n	80075a8 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007590:	f7fc ff6e 	bl	8004470 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	2b02      	cmp	r3, #2
 800759c:	d904      	bls.n	80075a8 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	f000 bc5b 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
 80075a4:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80075a8:	4baf      	ldr	r3, [pc, #700]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1ed      	bne.n	8007590 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 0308 	and.w	r3, r3, #8
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 80c8 	beq.w	8007752 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80075c2:	2300      	movs	r3, #0
 80075c4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075c8:	4ba7      	ldr	r3, [pc, #668]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80075ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ce:	f003 0304 	and.w	r3, r3, #4
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d111      	bne.n	80075fa <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075d6:	4ba4      	ldr	r3, [pc, #656]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80075d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075dc:	4aa2      	ldr	r2, [pc, #648]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80075de:	f043 0304 	orr.w	r3, r3, #4
 80075e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80075e6:	4ba0      	ldr	r3, [pc, #640]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80075e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ec:	f003 0304 	and.w	r3, r3, #4
 80075f0:	617b      	str	r3, [r7, #20]
 80075f2:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80075f4:	2301      	movs	r3, #1
 80075f6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80075fa:	4b9c      	ldr	r3, [pc, #624]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 80075fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fe:	f003 0301 	and.w	r3, r3, #1
 8007602:	2b00      	cmp	r3, #0
 8007604:	d119      	bne.n	800763a <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007606:	4b99      	ldr	r3, [pc, #612]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 8007608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760a:	4a98      	ldr	r2, [pc, #608]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 800760c:	f043 0301 	orr.w	r3, r3, #1
 8007610:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007612:	f7fc ff2d 	bl	8004470 <HAL_GetTick>
 8007616:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007618:	e009      	b.n	800762e <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800761a:	f7fc ff29 	bl	8004470 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b02      	cmp	r3, #2
 8007626:	d902      	bls.n	800762e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	f000 bc16 	b.w	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800762e:	4b8f      	ldr	r3, [pc, #572]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 8007630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	2b00      	cmp	r3, #0
 8007638:	d0ef      	beq.n	800761a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d05f      	beq.n	8007702 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8007642:	4b89      	ldr	r3, [pc, #548]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007644:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007648:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	699a      	ldr	r2, [r3, #24]
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007654:	429a      	cmp	r2, r3
 8007656:	d037      	beq.n	80076c8 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007658:	6a3b      	ldr	r3, [r7, #32]
 800765a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d006      	beq.n	8007670 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8007662:	6a3b      	ldr	r3, [r7, #32]
 8007664:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007668:	2b00      	cmp	r3, #0
 800766a:	d101      	bne.n	8007670 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e3f4      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8007670:	6a3b      	ldr	r3, [r7, #32]
 8007672:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007676:	2b00      	cmp	r3, #0
 8007678:	d01b      	beq.n	80076b2 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800767a:	4b7b      	ldr	r3, [pc, #492]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 800767c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007680:	4a79      	ldr	r2, [pc, #484]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007682:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007686:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800768a:	f7fc fef1 	bl	8004470 <HAL_GetTick>
 800768e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007690:	e008      	b.n	80076a4 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007692:	f7fc feed 	bl	8004470 <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	2b05      	cmp	r3, #5
 800769e:	d901      	bls.n	80076a4 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e3da      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80076a4:	4b70      	ldr	r3, [pc, #448]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80076a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1ef      	bne.n	8007692 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80076b2:	4b6d      	ldr	r3, [pc, #436]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80076b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076b8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	699b      	ldr	r3, [r3, #24]
 80076c0:	4969      	ldr	r1, [pc, #420]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80076c8:	4b67      	ldr	r3, [pc, #412]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80076ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ce:	4a66      	ldr	r2, [pc, #408]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80076d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80076d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80076d8:	f7fc feca 	bl	8004470 <HAL_GetTick>
 80076dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80076de:	e008      	b.n	80076f2 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076e0:	f7fc fec6 	bl	8004470 <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	2b05      	cmp	r3, #5
 80076ec:	d901      	bls.n	80076f2 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	e3b3      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80076f2:	4b5d      	ldr	r3, [pc, #372]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80076f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d0ef      	beq.n	80076e0 <HAL_RCC_OscConfig+0x630>
 8007700:	e01b      	b.n	800773a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8007702:	4b59      	ldr	r3, [pc, #356]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007704:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007708:	4a57      	ldr	r2, [pc, #348]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 800770a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800770e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007712:	f7fc fead 	bl	8004470 <HAL_GetTick>
 8007716:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007718:	e008      	b.n	800772c <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800771a:	f7fc fea9 	bl	8004470 <HAL_GetTick>
 800771e:	4602      	mov	r2, r0
 8007720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007722:	1ad3      	subs	r3, r2, r3
 8007724:	2b05      	cmp	r3, #5
 8007726:	d901      	bls.n	800772c <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8007728:	2303      	movs	r3, #3
 800772a:	e396      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800772c:	4b4e      	ldr	r3, [pc, #312]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 800772e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007732:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1ef      	bne.n	800771a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800773a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800773e:	2b01      	cmp	r3, #1
 8007740:	d107      	bne.n	8007752 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007742:	4b49      	ldr	r3, [pc, #292]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007744:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007748:	4a47      	ldr	r2, [pc, #284]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 800774a:	f023 0304 	bic.w	r3, r3, #4
 800774e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 0304 	and.w	r3, r3, #4
 800775a:	2b00      	cmp	r3, #0
 800775c:	f000 8111 	beq.w	8007982 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8007760:	2300      	movs	r3, #0
 8007762:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007766:	4b40      	ldr	r3, [pc, #256]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007768:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800776c:	f003 0304 	and.w	r3, r3, #4
 8007770:	2b00      	cmp	r3, #0
 8007772:	d111      	bne.n	8007798 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007774:	4b3c      	ldr	r3, [pc, #240]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007776:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800777a:	4a3b      	ldr	r2, [pc, #236]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 800777c:	f043 0304 	orr.w	r3, r3, #4
 8007780:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007784:	4b38      	ldr	r3, [pc, #224]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007786:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800778a:	f003 0304 	and.w	r3, r3, #4
 800778e:	613b      	str	r3, [r7, #16]
 8007790:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8007792:	2301      	movs	r3, #1
 8007794:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007798:	4b34      	ldr	r3, [pc, #208]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 800779a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d118      	bne.n	80077d6 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80077a4:	4b31      	ldr	r3, [pc, #196]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 80077a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a8:	4a30      	ldr	r2, [pc, #192]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 80077aa:	f043 0301 	orr.w	r3, r3, #1
 80077ae:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077b0:	f7fc fe5e 	bl	8004470 <HAL_GetTick>
 80077b4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80077b6:	e008      	b.n	80077ca <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077b8:	f7fc fe5a 	bl	8004470 <HAL_GetTick>
 80077bc:	4602      	mov	r2, r0
 80077be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d901      	bls.n	80077ca <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	e347      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80077ca:	4b28      	ldr	r3, [pc, #160]	@ (800786c <HAL_RCC_OscConfig+0x7bc>)
 80077cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ce:	f003 0301 	and.w	r3, r3, #1
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d0f0      	beq.n	80077b8 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d01f      	beq.n	8007822 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f003 0304 	and.w	r3, r3, #4
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d010      	beq.n	8007810 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80077ee:	4b1e      	ldr	r3, [pc, #120]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80077f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077f4:	4a1c      	ldr	r2, [pc, #112]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 80077f6:	f043 0304 	orr.w	r3, r3, #4
 80077fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80077fe:	4b1a      	ldr	r3, [pc, #104]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007800:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007804:	4a18      	ldr	r2, [pc, #96]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007806:	f043 0301 	orr.w	r3, r3, #1
 800780a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800780e:	e018      	b.n	8007842 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007810:	4b15      	ldr	r3, [pc, #84]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007816:	4a14      	ldr	r2, [pc, #80]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007818:	f043 0301 	orr.w	r3, r3, #1
 800781c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007820:	e00f      	b.n	8007842 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007822:	4b11      	ldr	r3, [pc, #68]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007824:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007828:	4a0f      	ldr	r2, [pc, #60]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 800782a:	f023 0301 	bic.w	r3, r3, #1
 800782e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007832:	4b0d      	ldr	r3, [pc, #52]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 8007834:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007838:	4a0b      	ldr	r2, [pc, #44]	@ (8007868 <HAL_RCC_OscConfig+0x7b8>)
 800783a:	f023 0304 	bic.w	r3, r3, #4
 800783e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d057      	beq.n	80078fa <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800784a:	f7fc fe11 	bl	8004470 <HAL_GetTick>
 800784e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007850:	e00e      	b.n	8007870 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007852:	f7fc fe0d 	bl	8004470 <HAL_GetTick>
 8007856:	4602      	mov	r2, r0
 8007858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007860:	4293      	cmp	r3, r2
 8007862:	d905      	bls.n	8007870 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8007864:	2303      	movs	r3, #3
 8007866:	e2f8      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
 8007868:	46020c00 	.word	0x46020c00
 800786c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007870:	4b9c      	ldr	r3, [pc, #624]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007872:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007876:	f003 0302 	and.w	r3, r3, #2
 800787a:	2b00      	cmp	r3, #0
 800787c:	d0e9      	beq.n	8007852 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007886:	2b00      	cmp	r3, #0
 8007888:	d01b      	beq.n	80078c2 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800788a:	4b96      	ldr	r3, [pc, #600]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 800788c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007890:	4a94      	ldr	r2, [pc, #592]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007896:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800789a:	e00a      	b.n	80078b2 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800789c:	f7fc fde8 	bl	8004470 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d901      	bls.n	80078b2 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e2d3      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80078b2:	4b8c      	ldr	r3, [pc, #560]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80078b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d0ed      	beq.n	800789c <HAL_RCC_OscConfig+0x7ec>
 80078c0:	e053      	b.n	800796a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80078c2:	4b88      	ldr	r3, [pc, #544]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80078c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078c8:	4a86      	ldr	r2, [pc, #536]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80078ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80078d2:	e00a      	b.n	80078ea <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078d4:	f7fc fdcc 	bl	8004470 <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d901      	bls.n	80078ea <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80078e6:	2303      	movs	r3, #3
 80078e8:	e2b7      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80078ea:	4b7e      	ldr	r3, [pc, #504]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80078ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d1ed      	bne.n	80078d4 <HAL_RCC_OscConfig+0x824>
 80078f8:	e037      	b.n	800796a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80078fa:	f7fc fdb9 	bl	8004470 <HAL_GetTick>
 80078fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007900:	e00a      	b.n	8007918 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007902:	f7fc fdb5 	bl	8004470 <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007910:	4293      	cmp	r3, r2
 8007912:	d901      	bls.n	8007918 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e2a0      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007918:	4b72      	ldr	r3, [pc, #456]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 800791a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800791e:	f003 0302 	and.w	r3, r3, #2
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1ed      	bne.n	8007902 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8007926:	4b6f      	ldr	r3, [pc, #444]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007928:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800792c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007930:	2b00      	cmp	r3, #0
 8007932:	d01a      	beq.n	800796a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007934:	4b6b      	ldr	r3, [pc, #428]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007936:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800793a:	4a6a      	ldr	r2, [pc, #424]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 800793c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007940:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007944:	e00a      	b.n	800795c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007946:	f7fc fd93 	bl	8004470 <HAL_GetTick>
 800794a:	4602      	mov	r2, r0
 800794c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007954:	4293      	cmp	r3, r2
 8007956:	d901      	bls.n	800795c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8007958:	2303      	movs	r3, #3
 800795a:	e27e      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800795c:	4b61      	ldr	r3, [pc, #388]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 800795e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007962:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007966:	2b00      	cmp	r3, #0
 8007968:	d1ed      	bne.n	8007946 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800796a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800796e:	2b01      	cmp	r3, #1
 8007970:	d107      	bne.n	8007982 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007972:	4b5c      	ldr	r3, [pc, #368]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007978:	4a5a      	ldr	r2, [pc, #360]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 800797a:	f023 0304 	bic.w	r3, r3, #4
 800797e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 0320 	and.w	r3, r3, #32
 800798a:	2b00      	cmp	r3, #0
 800798c:	d036      	beq.n	80079fc <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007992:	2b00      	cmp	r3, #0
 8007994:	d019      	beq.n	80079ca <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8007996:	4b53      	ldr	r3, [pc, #332]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a52      	ldr	r2, [pc, #328]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 800799c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80079a0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80079a2:	f7fc fd65 	bl	8004470 <HAL_GetTick>
 80079a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80079a8:	e008      	b.n	80079bc <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80079aa:	f7fc fd61 	bl	8004470 <HAL_GetTick>
 80079ae:	4602      	mov	r2, r0
 80079b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b2:	1ad3      	subs	r3, r2, r3
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d901      	bls.n	80079bc <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80079b8:	2303      	movs	r3, #3
 80079ba:	e24e      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80079bc:	4b49      	ldr	r3, [pc, #292]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d0f0      	beq.n	80079aa <HAL_RCC_OscConfig+0x8fa>
 80079c8:	e018      	b.n	80079fc <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80079ca:	4b46      	ldr	r3, [pc, #280]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a45      	ldr	r2, [pc, #276]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80079d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079d4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80079d6:	f7fc fd4b 	bl	8004470 <HAL_GetTick>
 80079da:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80079dc:	e008      	b.n	80079f0 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80079de:	f7fc fd47 	bl	8004470 <HAL_GetTick>
 80079e2:	4602      	mov	r2, r0
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	1ad3      	subs	r3, r2, r3
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	d901      	bls.n	80079f0 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	e234      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80079f0:	4b3c      	ldr	r3, [pc, #240]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1f0      	bne.n	80079de <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d036      	beq.n	8007a76 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d019      	beq.n	8007a44 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8007a10:	4b34      	ldr	r3, [pc, #208]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a33      	ldr	r2, [pc, #204]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007a1a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007a1c:	f7fc fd28 	bl	8004470 <HAL_GetTick>
 8007a20:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007a22:	e008      	b.n	8007a36 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007a24:	f7fc fd24 	bl	8004470 <HAL_GetTick>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d901      	bls.n	8007a36 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8007a32:	2303      	movs	r3, #3
 8007a34:	e211      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8007a36:	4b2b      	ldr	r3, [pc, #172]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d0f0      	beq.n	8007a24 <HAL_RCC_OscConfig+0x974>
 8007a42:	e018      	b.n	8007a76 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8007a44:	4b27      	ldr	r3, [pc, #156]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a26      	ldr	r2, [pc, #152]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a4e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007a50:	f7fc fd0e 	bl	8004470 <HAL_GetTick>
 8007a54:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8007a56:	e008      	b.n	8007a6a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8007a58:	f7fc fd0a 	bl	8004470 <HAL_GetTick>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a60:	1ad3      	subs	r3, r2, r3
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d901      	bls.n	8007a6a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8007a66:	2303      	movs	r3, #3
 8007a68:	e1f7      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8007a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1f0      	bne.n	8007a58 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d07f      	beq.n	8007b82 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d062      	beq.n	8007b50 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8007a8a:	4b16      	ldr	r3, [pc, #88]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	4a15      	ldr	r2, [pc, #84]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007a94:	6093      	str	r3, [r2, #8]
 8007a96:	4b13      	ldr	r3, [pc, #76]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa2:	4910      	ldr	r1, [pc, #64]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aac:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007ab0:	d309      	bcc.n	8007ac6 <HAL_RCC_OscConfig+0xa16>
 8007ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	f023 021f 	bic.w	r2, r3, #31
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a1b      	ldr	r3, [r3, #32]
 8007abe:	4909      	ldr	r1, [pc, #36]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	60cb      	str	r3, [r1, #12]
 8007ac4:	e02a      	b.n	8007b1c <HAL_RCC_OscConfig+0xa6c>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	da0c      	bge.n	8007ae8 <HAL_RCC_OscConfig+0xa38>
 8007ace:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6a1b      	ldr	r3, [r3, #32]
 8007ada:	015b      	lsls	r3, r3, #5
 8007adc:	4901      	ldr	r1, [pc, #4]	@ (8007ae4 <HAL_RCC_OscConfig+0xa34>)
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60cb      	str	r3, [r1, #12]
 8007ae2:	e01b      	b.n	8007b1c <HAL_RCC_OscConfig+0xa6c>
 8007ae4:	46020c00 	.word	0x46020c00
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007af0:	d30a      	bcc.n	8007b08 <HAL_RCC_OscConfig+0xa58>
 8007af2:	4ba1      	ldr	r3, [pc, #644]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	029b      	lsls	r3, r3, #10
 8007b00:	499d      	ldr	r1, [pc, #628]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b02:	4313      	orrs	r3, r2
 8007b04:	60cb      	str	r3, [r1, #12]
 8007b06:	e009      	b.n	8007b1c <HAL_RCC_OscConfig+0xa6c>
 8007b08:	4b9b      	ldr	r3, [pc, #620]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a1b      	ldr	r3, [r3, #32]
 8007b14:	03db      	lsls	r3, r3, #15
 8007b16:	4998      	ldr	r1, [pc, #608]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8007b1c:	4b96      	ldr	r3, [pc, #600]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a95      	ldr	r2, [pc, #596]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b22:	f043 0310 	orr.w	r3, r3, #16
 8007b26:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007b28:	f7fc fca2 	bl	8004470 <HAL_GetTick>
 8007b2c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8007b2e:	e008      	b.n	8007b42 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007b30:	f7fc fc9e 	bl	8004470 <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d901      	bls.n	8007b42 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e18b      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8007b42:	4b8d      	ldr	r3, [pc, #564]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 0320 	and.w	r3, r3, #32
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d0f0      	beq.n	8007b30 <HAL_RCC_OscConfig+0xa80>
 8007b4e:	e018      	b.n	8007b82 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8007b50:	4b89      	ldr	r3, [pc, #548]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a88      	ldr	r2, [pc, #544]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b56:	f023 0310 	bic.w	r3, r3, #16
 8007b5a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007b5c:	f7fc fc88 	bl	8004470 <HAL_GetTick>
 8007b60:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007b62:	e008      	b.n	8007b76 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007b64:	f7fc fc84 	bl	8004470 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d901      	bls.n	8007b76 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e171      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007b76:	4b80      	ldr	r3, [pc, #512]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 0320 	and.w	r3, r3, #32
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1f0      	bne.n	8007b64 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	f000 8166 	beq.w	8007e58 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b92:	4b79      	ldr	r3, [pc, #484]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007b94:	69db      	ldr	r3, [r3, #28]
 8007b96:	f003 030c 	and.w	r3, r3, #12
 8007b9a:	2b0c      	cmp	r3, #12
 8007b9c:	f000 80f2 	beq.w	8007d84 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	f040 80c5 	bne.w	8007d34 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007baa:	4b73      	ldr	r3, [pc, #460]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a72      	ldr	r2, [pc, #456]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007bb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bb4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007bb6:	f7fc fc5b 	bl	8004470 <HAL_GetTick>
 8007bba:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bbc:	e008      	b.n	8007bd0 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bbe:	f7fc fc57 	bl	8004470 <HAL_GetTick>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc6:	1ad3      	subs	r3, r2, r3
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d901      	bls.n	8007bd0 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	e144      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bd0:	4b69      	ldr	r3, [pc, #420]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1f0      	bne.n	8007bbe <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007bdc:	4b66      	ldr	r3, [pc, #408]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007be2:	f003 0304 	and.w	r3, r3, #4
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d111      	bne.n	8007c0e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8007bea:	4b63      	ldr	r3, [pc, #396]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007bec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007bf0:	4a61      	ldr	r2, [pc, #388]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007bf2:	f043 0304 	orr.w	r3, r3, #4
 8007bf6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007bfa:	4b5f      	ldr	r3, [pc, #380]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c00:	f003 0304 	and.w	r3, r3, #4
 8007c04:	60fb      	str	r3, [r7, #12]
 8007c06:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8007c0e:	4b5b      	ldr	r3, [pc, #364]	@ (8007d7c <HAL_RCC_OscConfig+0xccc>)
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007c1a:	d102      	bne.n	8007c22 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007c22:	4b56      	ldr	r3, [pc, #344]	@ (8007d7c <HAL_RCC_OscConfig+0xccc>)
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	4a55      	ldr	r2, [pc, #340]	@ (8007d7c <HAL_RCC_OscConfig+0xccc>)
 8007c28:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c2c:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8007c2e:	4b52      	ldr	r3, [pc, #328]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c36:	f023 0303 	bic.w	r3, r3, #3
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007c42:	3a01      	subs	r2, #1
 8007c44:	0212      	lsls	r2, r2, #8
 8007c46:	4311      	orrs	r1, r2
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007c4c:	430a      	orrs	r2, r1
 8007c4e:	494a      	ldr	r1, [pc, #296]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007c50:	4313      	orrs	r3, r2
 8007c52:	628b      	str	r3, [r1, #40]	@ 0x28
 8007c54:	4b48      	ldr	r3, [pc, #288]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007c56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c58:	4b49      	ldr	r3, [pc, #292]	@ (8007d80 <HAL_RCC_OscConfig+0xcd0>)
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007c60:	3a01      	subs	r2, #1
 8007c62:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007c6a:	3a01      	subs	r2, #1
 8007c6c:	0252      	lsls	r2, r2, #9
 8007c6e:	b292      	uxth	r2, r2
 8007c70:	4311      	orrs	r1, r2
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007c76:	3a01      	subs	r2, #1
 8007c78:	0412      	lsls	r2, r2, #16
 8007c7a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007c7e:	4311      	orrs	r1, r2
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007c84:	3a01      	subs	r2, #1
 8007c86:	0612      	lsls	r2, r2, #24
 8007c88:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007c8c:	430a      	orrs	r2, r1
 8007c8e:	493a      	ldr	r1, [pc, #232]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007c90:	4313      	orrs	r3, r2
 8007c92:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007c94:	4b38      	ldr	r3, [pc, #224]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c98:	4a37      	ldr	r2, [pc, #220]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007c9a:	f023 0310 	bic.w	r3, r3, #16
 8007c9e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ca4:	4a34      	ldr	r2, [pc, #208]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007ca6:	00db      	lsls	r3, r3, #3
 8007ca8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007caa:	4b33      	ldr	r3, [pc, #204]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cae:	4a32      	ldr	r2, [pc, #200]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007cb0:	f043 0310 	orr.w	r3, r3, #16
 8007cb4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8007cb6:	4b30      	ldr	r3, [pc, #192]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cba:	f023 020c 	bic.w	r2, r3, #12
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cc2:	492d      	ldr	r1, [pc, #180]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8007cc8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d105      	bne.n	8007cdc <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8007d7c <HAL_RCC_OscConfig+0xccc>)
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	4a29      	ldr	r2, [pc, #164]	@ (8007d7c <HAL_RCC_OscConfig+0xccc>)
 8007cd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007cda:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8007cdc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d107      	bne.n	8007cf4 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8007ce4:	4b24      	ldr	r3, [pc, #144]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cea:	4a23      	ldr	r2, [pc, #140]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007cec:	f023 0304 	bic.w	r3, r3, #4
 8007cf0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8007cf4:	4b20      	ldr	r3, [pc, #128]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a1f      	ldr	r2, [pc, #124]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007cfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007cfe:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007d00:	f7fc fbb6 	bl	8004470 <HAL_GetTick>
 8007d04:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007d06:	e008      	b.n	8007d1a <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d08:	f7fc fbb2 	bl	8004470 <HAL_GetTick>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d10:	1ad3      	subs	r3, r2, r3
 8007d12:	2b02      	cmp	r3, #2
 8007d14:	d901      	bls.n	8007d1a <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8007d16:	2303      	movs	r3, #3
 8007d18:	e09f      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007d1a:	4b17      	ldr	r3, [pc, #92]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d0f0      	beq.n	8007d08 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007d26:	4b14      	ldr	r3, [pc, #80]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d2a:	4a13      	ldr	r2, [pc, #76]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d30:	6293      	str	r3, [r2, #40]	@ 0x28
 8007d32:	e091      	b.n	8007e58 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007d34:	4b10      	ldr	r3, [pc, #64]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a0f      	ldr	r2, [pc, #60]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d3e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007d40:	f7fc fb96 	bl	8004470 <HAL_GetTick>
 8007d44:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007d46:	e008      	b.n	8007d5a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d48:	f7fc fb92 	bl	8004470 <HAL_GetTick>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d901      	bls.n	8007d5a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8007d56:	2303      	movs	r3, #3
 8007d58:	e07f      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007d5a:	4b07      	ldr	r3, [pc, #28]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1f0      	bne.n	8007d48 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007d66:	4b04      	ldr	r3, [pc, #16]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d6a:	4a03      	ldr	r2, [pc, #12]	@ (8007d78 <HAL_RCC_OscConfig+0xcc8>)
 8007d6c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007d70:	f023 0303 	bic.w	r3, r3, #3
 8007d74:	6293      	str	r3, [r2, #40]	@ 0x28
 8007d76:	e06f      	b.n	8007e58 <HAL_RCC_OscConfig+0xda8>
 8007d78:	46020c00 	.word	0x46020c00
 8007d7c:	46020800 	.word	0x46020800
 8007d80:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007d84:	4b37      	ldr	r3, [pc, #220]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d88:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d8a:	4b36      	ldr	r3, [pc, #216]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d8e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d039      	beq.n	8007e0c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	f003 0203 	and.w	r2, r3, #3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d132      	bne.n	8007e0c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	0a1b      	lsrs	r3, r3, #8
 8007daa:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db2:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d129      	bne.n	8007e0c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d122      	bne.n	8007e0c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007dc6:	69bb      	ldr	r3, [r7, #24]
 8007dc8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dd0:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d11a      	bne.n	8007e0c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	0a5b      	lsrs	r3, r3, #9
 8007dda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007de2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d111      	bne.n	8007e0c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	0c1b      	lsrs	r3, r3, #16
 8007dec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007df4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d108      	bne.n	8007e0c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	0e1b      	lsrs	r3, r3, #24
 8007dfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e06:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d001      	beq.n	8007e10 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e024      	b.n	8007e5a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007e10:	4b14      	ldr	r3, [pc, #80]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e14:	08db      	lsrs	r3, r3, #3
 8007e16:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d01a      	beq.n	8007e58 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007e22:	4b10      	ldr	r3, [pc, #64]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e26:	4a0f      	ldr	r2, [pc, #60]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007e28:	f023 0310 	bic.w	r3, r3, #16
 8007e2c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e2e:	f7fc fb1f 	bl	8004470 <HAL_GetTick>
 8007e32:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8007e34:	bf00      	nop
 8007e36:	f7fc fb1b 	bl	8004470 <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d0f9      	beq.n	8007e36 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e46:	4a07      	ldr	r2, [pc, #28]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007e48:	00db      	lsls	r3, r3, #3
 8007e4a:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007e4c:	4b05      	ldr	r3, [pc, #20]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e50:	4a04      	ldr	r2, [pc, #16]	@ (8007e64 <HAL_RCC_OscConfig+0xdb4>)
 8007e52:	f043 0310 	orr.w	r3, r3, #16
 8007e56:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3738      	adds	r7, #56	@ 0x38
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	46020c00 	.word	0x46020c00

08007e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b086      	sub	sp, #24
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d101      	bne.n	8007e7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	e1d9      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e7c:	4b9b      	ldr	r3, [pc, #620]	@ (80080ec <HAL_RCC_ClockConfig+0x284>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 030f 	and.w	r3, r3, #15
 8007e84:	683a      	ldr	r2, [r7, #0]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d910      	bls.n	8007eac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e8a:	4b98      	ldr	r3, [pc, #608]	@ (80080ec <HAL_RCC_ClockConfig+0x284>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f023 020f 	bic.w	r2, r3, #15
 8007e92:	4996      	ldr	r1, [pc, #600]	@ (80080ec <HAL_RCC_ClockConfig+0x284>)
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e9a:	4b94      	ldr	r3, [pc, #592]	@ (80080ec <HAL_RCC_ClockConfig+0x284>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 030f 	and.w	r3, r3, #15
 8007ea2:	683a      	ldr	r2, [r7, #0]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d001      	beq.n	8007eac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e1c1      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f003 0310 	and.w	r3, r3, #16
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d010      	beq.n	8007eda <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	695a      	ldr	r2, [r3, #20]
 8007ebc:	4b8c      	ldr	r3, [pc, #560]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ec0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d908      	bls.n	8007eda <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8007ec8:	4b89      	ldr	r3, [pc, #548]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ecc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	695b      	ldr	r3, [r3, #20]
 8007ed4:	4986      	ldr	r1, [pc, #536]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 0308 	and.w	r3, r3, #8
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d012      	beq.n	8007f0c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	691a      	ldr	r2, [r3, #16]
 8007eea:	4b81      	ldr	r3, [pc, #516]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007eec:	6a1b      	ldr	r3, [r3, #32]
 8007eee:	091b      	lsrs	r3, r3, #4
 8007ef0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d909      	bls.n	8007f0c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007ef8:	4b7d      	ldr	r3, [pc, #500]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007efa:	6a1b      	ldr	r3, [r3, #32]
 8007efc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	011b      	lsls	r3, r3, #4
 8007f06:	497a      	ldr	r1, [pc, #488]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f003 0304 	and.w	r3, r3, #4
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d010      	beq.n	8007f3a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68da      	ldr	r2, [r3, #12]
 8007f1c:	4b74      	ldr	r3, [pc, #464]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f1e:	6a1b      	ldr	r3, [r3, #32]
 8007f20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d908      	bls.n	8007f3a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007f28:	4b71      	ldr	r3, [pc, #452]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f2a:	6a1b      	ldr	r3, [r3, #32]
 8007f2c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	496e      	ldr	r1, [pc, #440]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f36:	4313      	orrs	r3, r2
 8007f38:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 0302 	and.w	r3, r3, #2
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d010      	beq.n	8007f68 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	689a      	ldr	r2, [r3, #8]
 8007f4a:	4b69      	ldr	r3, [pc, #420]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	f003 030f 	and.w	r3, r3, #15
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d908      	bls.n	8007f68 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007f56:	4b66      	ldr	r3, [pc, #408]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f58:	6a1b      	ldr	r3, [r3, #32]
 8007f5a:	f023 020f 	bic.w	r2, r3, #15
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	4963      	ldr	r1, [pc, #396]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f64:	4313      	orrs	r3, r2
 8007f66:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f003 0301 	and.w	r3, r3, #1
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f000 80d2 	beq.w	800811a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8007f76:	2300      	movs	r3, #0
 8007f78:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	2b03      	cmp	r3, #3
 8007f80:	d143      	bne.n	800800a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f82:	4b5b      	ldr	r3, [pc, #364]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f88:	f003 0304 	and.w	r3, r3, #4
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d110      	bne.n	8007fb2 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007f90:	4b57      	ldr	r3, [pc, #348]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f96:	4a56      	ldr	r2, [pc, #344]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007f98:	f043 0304 	orr.w	r3, r3, #4
 8007f9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007fa0:	4b53      	ldr	r3, [pc, #332]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fa6:	f003 0304 	and.w	r3, r3, #4
 8007faa:	60bb      	str	r3, [r7, #8]
 8007fac:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8007fb2:	f7fc fa5d 	bl	8004470 <HAL_GetTick>
 8007fb6:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8007fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80080f4 <HAL_RCC_ClockConfig+0x28c>)
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00f      	beq.n	8007fe4 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007fc4:	e008      	b.n	8007fd8 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8007fc6:	f7fc fa53 	bl	8004470 <HAL_GetTick>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	1ad3      	subs	r3, r2, r3
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d901      	bls.n	8007fd8 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e12b      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007fd8:	4b46      	ldr	r3, [pc, #280]	@ (80080f4 <HAL_RCC_ClockConfig+0x28c>)
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d0f0      	beq.n	8007fc6 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007fe4:	7dfb      	ldrb	r3, [r7, #23]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d107      	bne.n	8007ffa <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007fea:	4b41      	ldr	r3, [pc, #260]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ff0:	4a3f      	ldr	r2, [pc, #252]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007ff2:	f023 0304 	bic.w	r3, r3, #4
 8007ff6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008002:	2b00      	cmp	r3, #0
 8008004:	d121      	bne.n	800804a <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e112      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	2b02      	cmp	r3, #2
 8008010:	d107      	bne.n	8008022 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008012:	4b37      	ldr	r3, [pc, #220]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800801a:	2b00      	cmp	r3, #0
 800801c:	d115      	bne.n	800804a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	e106      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d107      	bne.n	800803a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800802a:	4b31      	ldr	r3, [pc, #196]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f003 0304 	and.w	r3, r3, #4
 8008032:	2b00      	cmp	r3, #0
 8008034:	d109      	bne.n	800804a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e0fa      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800803a:	4b2d      	ldr	r3, [pc, #180]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008042:	2b00      	cmp	r3, #0
 8008044:	d101      	bne.n	800804a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	e0f2      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800804a:	4b29      	ldr	r3, [pc, #164]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 800804c:	69db      	ldr	r3, [r3, #28]
 800804e:	f023 0203 	bic.w	r2, r3, #3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	4926      	ldr	r1, [pc, #152]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8008058:	4313      	orrs	r3, r2
 800805a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800805c:	f7fc fa08 	bl	8004470 <HAL_GetTick>
 8008060:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	2b03      	cmp	r3, #3
 8008068:	d112      	bne.n	8008090 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800806a:	e00a      	b.n	8008082 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800806c:	f7fc fa00 	bl	8004470 <HAL_GetTick>
 8008070:	4602      	mov	r2, r0
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	1ad3      	subs	r3, r2, r3
 8008076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800807a:	4293      	cmp	r3, r2
 800807c:	d901      	bls.n	8008082 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800807e:	2303      	movs	r3, #3
 8008080:	e0d6      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008082:	4b1b      	ldr	r3, [pc, #108]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 8008084:	69db      	ldr	r3, [r3, #28]
 8008086:	f003 030c 	and.w	r3, r3, #12
 800808a:	2b0c      	cmp	r3, #12
 800808c:	d1ee      	bne.n	800806c <HAL_RCC_ClockConfig+0x204>
 800808e:	e044      	b.n	800811a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	2b02      	cmp	r3, #2
 8008096:	d112      	bne.n	80080be <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008098:	e00a      	b.n	80080b0 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800809a:	f7fc f9e9 	bl	8004470 <HAL_GetTick>
 800809e:	4602      	mov	r2, r0
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	1ad3      	subs	r3, r2, r3
 80080a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d901      	bls.n	80080b0 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80080ac:	2303      	movs	r3, #3
 80080ae:	e0bf      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80080b0:	4b0f      	ldr	r3, [pc, #60]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 80080b2:	69db      	ldr	r3, [r3, #28]
 80080b4:	f003 030c 	and.w	r3, r3, #12
 80080b8:	2b08      	cmp	r3, #8
 80080ba:	d1ee      	bne.n	800809a <HAL_RCC_ClockConfig+0x232>
 80080bc:	e02d      	b.n	800811a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d123      	bne.n	800810e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80080c6:	e00a      	b.n	80080de <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080c8:	f7fc f9d2 	bl	8004470 <HAL_GetTick>
 80080cc:	4602      	mov	r2, r0
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d901      	bls.n	80080de <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e0a8      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80080de:	4b04      	ldr	r3, [pc, #16]	@ (80080f0 <HAL_RCC_ClockConfig+0x288>)
 80080e0:	69db      	ldr	r3, [r3, #28]
 80080e2:	f003 030c 	and.w	r3, r3, #12
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d1ee      	bne.n	80080c8 <HAL_RCC_ClockConfig+0x260>
 80080ea:	e016      	b.n	800811a <HAL_RCC_ClockConfig+0x2b2>
 80080ec:	40022000 	.word	0x40022000
 80080f0:	46020c00 	.word	0x46020c00
 80080f4:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080f8:	f7fc f9ba 	bl	8004470 <HAL_GetTick>
 80080fc:	4602      	mov	r2, r0
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008106:	4293      	cmp	r3, r2
 8008108:	d901      	bls.n	800810e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800810a:	2303      	movs	r3, #3
 800810c:	e090      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800810e:	4b4a      	ldr	r3, [pc, #296]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 8008110:	69db      	ldr	r3, [r3, #28]
 8008112:	f003 030c 	and.w	r3, r3, #12
 8008116:	2b04      	cmp	r3, #4
 8008118:	d1ee      	bne.n	80080f8 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 0302 	and.w	r3, r3, #2
 8008122:	2b00      	cmp	r3, #0
 8008124:	d010      	beq.n	8008148 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	4b43      	ldr	r3, [pc, #268]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 800812c:	6a1b      	ldr	r3, [r3, #32]
 800812e:	f003 030f 	and.w	r3, r3, #15
 8008132:	429a      	cmp	r2, r3
 8008134:	d208      	bcs.n	8008148 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8008136:	4b40      	ldr	r3, [pc, #256]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 8008138:	6a1b      	ldr	r3, [r3, #32]
 800813a:	f023 020f 	bic.w	r2, r3, #15
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	493d      	ldr	r1, [pc, #244]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 8008144:	4313      	orrs	r3, r2
 8008146:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008148:	4b3c      	ldr	r3, [pc, #240]	@ (800823c <HAL_RCC_ClockConfig+0x3d4>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f003 030f 	and.w	r3, r3, #15
 8008150:	683a      	ldr	r2, [r7, #0]
 8008152:	429a      	cmp	r2, r3
 8008154:	d210      	bcs.n	8008178 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008156:	4b39      	ldr	r3, [pc, #228]	@ (800823c <HAL_RCC_ClockConfig+0x3d4>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f023 020f 	bic.w	r2, r3, #15
 800815e:	4937      	ldr	r1, [pc, #220]	@ (800823c <HAL_RCC_ClockConfig+0x3d4>)
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	4313      	orrs	r3, r2
 8008164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008166:	4b35      	ldr	r3, [pc, #212]	@ (800823c <HAL_RCC_ClockConfig+0x3d4>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 030f 	and.w	r3, r3, #15
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	429a      	cmp	r2, r3
 8008172:	d001      	beq.n	8008178 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	e05b      	b.n	8008230 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0304 	and.w	r3, r3, #4
 8008180:	2b00      	cmp	r3, #0
 8008182:	d010      	beq.n	80081a6 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	68da      	ldr	r2, [r3, #12]
 8008188:	4b2b      	ldr	r3, [pc, #172]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 800818a:	6a1b      	ldr	r3, [r3, #32]
 800818c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008190:	429a      	cmp	r2, r3
 8008192:	d208      	bcs.n	80081a6 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008194:	4b28      	ldr	r3, [pc, #160]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 8008196:	6a1b      	ldr	r3, [r3, #32]
 8008198:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	4925      	ldr	r1, [pc, #148]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0308 	and.w	r3, r3, #8
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d012      	beq.n	80081d8 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	691a      	ldr	r2, [r3, #16]
 80081b6:	4b20      	ldr	r3, [pc, #128]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	091b      	lsrs	r3, r3, #4
 80081bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d209      	bcs.n	80081d8 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80081c4:	4b1c      	ldr	r3, [pc, #112]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 80081c6:	6a1b      	ldr	r3, [r3, #32]
 80081c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	011b      	lsls	r3, r3, #4
 80081d2:	4919      	ldr	r1, [pc, #100]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 80081d4:	4313      	orrs	r3, r2
 80081d6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 0310 	and.w	r3, r3, #16
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d010      	beq.n	8008206 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	695a      	ldr	r2, [r3, #20]
 80081e8:	4b13      	ldr	r3, [pc, #76]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 80081ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d208      	bcs.n	8008206 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80081f4:	4b10      	ldr	r3, [pc, #64]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 80081f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	695b      	ldr	r3, [r3, #20]
 8008200:	490d      	ldr	r1, [pc, #52]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 8008202:	4313      	orrs	r3, r2
 8008204:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008206:	f000 f821 	bl	800824c <HAL_RCC_GetSysClockFreq>
 800820a:	4602      	mov	r2, r0
 800820c:	4b0a      	ldr	r3, [pc, #40]	@ (8008238 <HAL_RCC_ClockConfig+0x3d0>)
 800820e:	6a1b      	ldr	r3, [r3, #32]
 8008210:	f003 030f 	and.w	r3, r3, #15
 8008214:	490a      	ldr	r1, [pc, #40]	@ (8008240 <HAL_RCC_ClockConfig+0x3d8>)
 8008216:	5ccb      	ldrb	r3, [r1, r3]
 8008218:	fa22 f303 	lsr.w	r3, r2, r3
 800821c:	4a09      	ldr	r2, [pc, #36]	@ (8008244 <HAL_RCC_ClockConfig+0x3dc>)
 800821e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008220:	4b09      	ldr	r3, [pc, #36]	@ (8008248 <HAL_RCC_ClockConfig+0x3e0>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4618      	mov	r0, r3
 8008226:	f7fc f899 	bl	800435c <HAL_InitTick>
 800822a:	4603      	mov	r3, r0
 800822c:	73fb      	strb	r3, [r7, #15]

  return status;
 800822e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3718      	adds	r7, #24
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	46020c00 	.word	0x46020c00
 800823c:	40022000 	.word	0x40022000
 8008240:	0800ca78 	.word	0x0800ca78
 8008244:	20000010 	.word	0x20000010
 8008248:	20000014 	.word	0x20000014

0800824c <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800824c:	b480      	push	{r7}
 800824e:	b08b      	sub	sp, #44	@ 0x2c
 8008250:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8008252:	2300      	movs	r3, #0
 8008254:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8008256:	2300      	movs	r3, #0
 8008258:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800825a:	4b78      	ldr	r3, [pc, #480]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800825c:	69db      	ldr	r3, [r3, #28]
 800825e:	f003 030c 	and.w	r3, r3, #12
 8008262:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008264:	4b75      	ldr	r3, [pc, #468]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008268:	f003 0303 	and.w	r3, r3, #3
 800826c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d005      	beq.n	8008280 <HAL_RCC_GetSysClockFreq+0x34>
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	2b0c      	cmp	r3, #12
 8008278:	d121      	bne.n	80082be <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d11e      	bne.n	80082be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8008280:	4b6e      	ldr	r3, [pc, #440]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d107      	bne.n	800829c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800828c:	4b6b      	ldr	r3, [pc, #428]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800828e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008292:	0b1b      	lsrs	r3, r3, #12
 8008294:	f003 030f 	and.w	r3, r3, #15
 8008298:	627b      	str	r3, [r7, #36]	@ 0x24
 800829a:	e005      	b.n	80082a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800829c:	4b67      	ldr	r3, [pc, #412]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	0f1b      	lsrs	r3, r3, #28
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80082a8:	4a65      	ldr	r2, [pc, #404]	@ (8008440 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80082aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082b0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d110      	bne.n	80082da <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80082b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ba:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80082bc:	e00d      	b.n	80082da <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80082be:	4b5f      	ldr	r3, [pc, #380]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80082c0:	69db      	ldr	r3, [r3, #28]
 80082c2:	f003 030c 	and.w	r3, r3, #12
 80082c6:	2b04      	cmp	r3, #4
 80082c8:	d102      	bne.n	80082d0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80082ca:	4b5e      	ldr	r3, [pc, #376]	@ (8008444 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80082cc:	623b      	str	r3, [r7, #32]
 80082ce:	e004      	b.n	80082da <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	2b08      	cmp	r3, #8
 80082d4:	d101      	bne.n	80082da <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80082d6:	4b5b      	ldr	r3, [pc, #364]	@ (8008444 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80082d8:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	2b0c      	cmp	r3, #12
 80082de:	f040 80a5 	bne.w	800842c <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80082e2:	4b56      	ldr	r3, [pc, #344]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80082e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e6:	f003 0303 	and.w	r3, r3, #3
 80082ea:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80082ec:	4b53      	ldr	r3, [pc, #332]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80082ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f0:	0a1b      	lsrs	r3, r3, #8
 80082f2:	f003 030f 	and.w	r3, r3, #15
 80082f6:	3301      	adds	r3, #1
 80082f8:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80082fa:	4b50      	ldr	r3, [pc, #320]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80082fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082fe:	091b      	lsrs	r3, r3, #4
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008306:	4b4d      	ldr	r3, [pc, #308]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800830a:	08db      	lsrs	r3, r3, #3
 800830c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	fb02 f303 	mul.w	r3, r2, r3
 8008316:	ee07 3a90 	vmov	s15, r3
 800831a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800831e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	2b02      	cmp	r3, #2
 8008326:	d003      	beq.n	8008330 <HAL_RCC_GetSysClockFreq+0xe4>
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	2b03      	cmp	r3, #3
 800832c:	d022      	beq.n	8008374 <HAL_RCC_GetSysClockFreq+0x128>
 800832e:	e043      	b.n	80083b8 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	ee07 3a90 	vmov	s15, r3
 8008336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800833a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8008448 <HAL_RCC_GetSysClockFreq+0x1fc>
 800833e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008342:	4b3e      	ldr	r3, [pc, #248]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800834a:	ee07 3a90 	vmov	s15, r3
 800834e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008352:	ed97 6a01 	vldr	s12, [r7, #4]
 8008356:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800844c <HAL_RCC_GetSysClockFreq+0x200>
 800835a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800835e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008366:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800836a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800836e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008372:	e046      	b.n	8008402 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	ee07 3a90 	vmov	s15, r3
 800837a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800837e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8008448 <HAL_RCC_GetSysClockFreq+0x1fc>
 8008382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008386:	4b2d      	ldr	r3, [pc, #180]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800838a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800838e:	ee07 3a90 	vmov	s15, r3
 8008392:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008396:	ed97 6a01 	vldr	s12, [r7, #4]
 800839a:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800844c <HAL_RCC_GetSysClockFreq+0x200>
 800839e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80083a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80083a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80083ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083b6:	e024      	b.n	8008402 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80083b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ba:	ee07 3a90 	vmov	s15, r3
 80083be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	ee07 3a90 	vmov	s15, r3
 80083c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083d0:	4b1a      	ldr	r3, [pc, #104]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80083d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083d8:	ee07 3a90 	vmov	s15, r3
 80083dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80083e0:	ed97 6a01 	vldr	s12, [r7, #4]
 80083e4:	eddf 5a19 	vldr	s11, [pc, #100]	@ 800844c <HAL_RCC_GetSysClockFreq+0x200>
 80083e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80083ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80083f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80083f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083fc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008400:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8008402:	4b0e      	ldr	r3, [pc, #56]	@ (800843c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008406:	0e1b      	lsrs	r3, r3, #24
 8008408:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800840c:	3301      	adds	r3, #1
 800840e:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	ee07 3a90 	vmov	s15, r3
 8008416:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800841a:	edd7 6a07 	vldr	s13, [r7, #28]
 800841e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008422:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008426:	ee17 3a90 	vmov	r3, s15
 800842a:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800842c:	6a3b      	ldr	r3, [r7, #32]
}
 800842e:	4618      	mov	r0, r3
 8008430:	372c      	adds	r7, #44	@ 0x2c
 8008432:	46bd      	mov	sp, r7
 8008434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	46020c00 	.word	0x46020c00
 8008440:	0800ca88 	.word	0x0800ca88
 8008444:	00f42400 	.word	0x00f42400
 8008448:	4b742400 	.word	0x4b742400
 800844c:	46000000 	.word	0x46000000

08008450 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008454:	f7ff fefa 	bl	800824c <HAL_RCC_GetSysClockFreq>
 8008458:	4602      	mov	r2, r0
 800845a:	4b07      	ldr	r3, [pc, #28]	@ (8008478 <HAL_RCC_GetHCLKFreq+0x28>)
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	f003 030f 	and.w	r3, r3, #15
 8008462:	4906      	ldr	r1, [pc, #24]	@ (800847c <HAL_RCC_GetHCLKFreq+0x2c>)
 8008464:	5ccb      	ldrb	r3, [r1, r3]
 8008466:	fa22 f303 	lsr.w	r3, r2, r3
 800846a:	4a05      	ldr	r2, [pc, #20]	@ (8008480 <HAL_RCC_GetHCLKFreq+0x30>)
 800846c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800846e:	4b04      	ldr	r3, [pc, #16]	@ (8008480 <HAL_RCC_GetHCLKFreq+0x30>)
 8008470:	681b      	ldr	r3, [r3, #0]
}
 8008472:	4618      	mov	r0, r3
 8008474:	bd80      	pop	{r7, pc}
 8008476:	bf00      	nop
 8008478:	46020c00 	.word	0x46020c00
 800847c:	0800ca78 	.word	0x0800ca78
 8008480:	20000010 	.word	0x20000010

08008484 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b086      	sub	sp, #24
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800848c:	4b3e      	ldr	r3, [pc, #248]	@ (8008588 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800848e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008492:	f003 0304 	and.w	r3, r3, #4
 8008496:	2b00      	cmp	r3, #0
 8008498:	d003      	beq.n	80084a2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800849a:	f7fe fd03 	bl	8006ea4 <HAL_PWREx_GetVoltageRange>
 800849e:	6178      	str	r0, [r7, #20]
 80084a0:	e019      	b.n	80084d6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80084a2:	4b39      	ldr	r3, [pc, #228]	@ (8008588 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80084a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084a8:	4a37      	ldr	r2, [pc, #220]	@ (8008588 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80084aa:	f043 0304 	orr.w	r3, r3, #4
 80084ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80084b2:	4b35      	ldr	r3, [pc, #212]	@ (8008588 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80084b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084b8:	f003 0304 	and.w	r3, r3, #4
 80084bc:	60fb      	str	r3, [r7, #12]
 80084be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80084c0:	f7fe fcf0 	bl	8006ea4 <HAL_PWREx_GetVoltageRange>
 80084c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80084c6:	4b30      	ldr	r3, [pc, #192]	@ (8008588 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80084c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084cc:	4a2e      	ldr	r2, [pc, #184]	@ (8008588 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80084ce:	f023 0304 	bic.w	r3, r3, #4
 80084d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084dc:	d003      	beq.n	80084e6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084e4:	d109      	bne.n	80084fa <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084ec:	d202      	bcs.n	80084f4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80084ee:	2301      	movs	r3, #1
 80084f0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80084f2:	e033      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80084f4:	2300      	movs	r3, #0
 80084f6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80084f8:	e030      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008500:	d208      	bcs.n	8008514 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008508:	d102      	bne.n	8008510 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800850a:	2303      	movs	r3, #3
 800850c:	613b      	str	r3, [r7, #16]
 800850e:	e025      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e035      	b.n	8008580 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800851a:	d90f      	bls.n	800853c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d109      	bne.n	8008536 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008528:	d902      	bls.n	8008530 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800852a:	2300      	movs	r3, #0
 800852c:	613b      	str	r3, [r7, #16]
 800852e:	e015      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8008530:	2301      	movs	r3, #1
 8008532:	613b      	str	r3, [r7, #16]
 8008534:	e012      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8008536:	2300      	movs	r3, #0
 8008538:	613b      	str	r3, [r7, #16]
 800853a:	e00f      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008542:	d109      	bne.n	8008558 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800854a:	d102      	bne.n	8008552 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800854c:	2301      	movs	r3, #1
 800854e:	613b      	str	r3, [r7, #16]
 8008550:	e004      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8008552:	2302      	movs	r3, #2
 8008554:	613b      	str	r3, [r7, #16]
 8008556:	e001      	b.n	800855c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8008558:	2301      	movs	r3, #1
 800855a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800855c:	4b0b      	ldr	r3, [pc, #44]	@ (800858c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f023 020f 	bic.w	r2, r3, #15
 8008564:	4909      	ldr	r1, [pc, #36]	@ (800858c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	4313      	orrs	r3, r2
 800856a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800856c:	4b07      	ldr	r3, [pc, #28]	@ (800858c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f003 030f 	and.w	r3, r3, #15
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	429a      	cmp	r2, r3
 8008578:	d001      	beq.n	800857e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e000      	b.n	8008580 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3718      	adds	r7, #24
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	46020c00 	.word	0x46020c00
 800858c:	40022000 	.word	0x40022000

08008590 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008594:	b0b4      	sub	sp, #208	@ 0xd0
 8008596:	af00      	add	r7, sp, #0
 8008598:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800859c:	2300      	movs	r3, #0
 800859e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80085a2:	2300      	movs	r3, #0
 80085a4:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80085a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b0:	f002 0401 	and.w	r4, r2, #1
 80085b4:	2500      	movs	r5, #0
 80085b6:	ea54 0305 	orrs.w	r3, r4, r5
 80085ba:	d00b      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80085bc:	4bc4      	ldr	r3, [pc, #784]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085c2:	f023 0103 	bic.w	r1, r3, #3
 80085c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085cc:	4ac0      	ldr	r2, [pc, #768]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085ce:	430b      	orrs	r3, r1
 80085d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80085d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085dc:	f002 0804 	and.w	r8, r2, #4
 80085e0:	f04f 0900 	mov.w	r9, #0
 80085e4:	ea58 0309 	orrs.w	r3, r8, r9
 80085e8:	d00b      	beq.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80085ea:	4bb9      	ldr	r3, [pc, #740]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085f0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80085f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085fa:	4ab5      	ldr	r2, [pc, #724]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085fc:	430b      	orrs	r3, r1
 80085fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008602:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860a:	f002 0a08 	and.w	sl, r2, #8
 800860e:	f04f 0b00 	mov.w	fp, #0
 8008612:	ea5a 030b 	orrs.w	r3, sl, fp
 8008616:	d00b      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008618:	4bad      	ldr	r3, [pc, #692]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800861a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800861e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008622:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008628:	4aa9      	ldr	r2, [pc, #676]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800862a:	430b      	orrs	r3, r1
 800862c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008630:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	f002 0310 	and.w	r3, r2, #16
 800863c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008640:	2300      	movs	r3, #0
 8008642:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008646:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800864a:	460b      	mov	r3, r1
 800864c:	4313      	orrs	r3, r2
 800864e:	d00b      	beq.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8008650:	4b9f      	ldr	r3, [pc, #636]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008656:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800865a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800865e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008660:	4a9b      	ldr	r2, [pc, #620]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008662:	430b      	orrs	r3, r1
 8008664:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008668:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800866c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008670:	f002 0320 	and.w	r3, r2, #32
 8008674:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008678:	2300      	movs	r3, #0
 800867a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800867e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008682:	460b      	mov	r3, r1
 8008684:	4313      	orrs	r3, r2
 8008686:	d00b      	beq.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8008688:	4b91      	ldr	r3, [pc, #580]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800868a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800868e:	f023 0107 	bic.w	r1, r3, #7
 8008692:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008698:	4a8d      	ldr	r2, [pc, #564]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800869a:	430b      	orrs	r3, r1
 800869c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80086ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80086b0:	2300      	movs	r3, #0
 80086b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80086b6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80086ba:	460b      	mov	r3, r1
 80086bc:	4313      	orrs	r3, r2
 80086be:	d00b      	beq.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80086c0:	4b83      	ldr	r3, [pc, #524]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80086c6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80086ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086d0:	4a7f      	ldr	r2, [pc, #508]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086d2:	430b      	orrs	r3, r1
 80086d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80086d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80086e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80086e8:	2300      	movs	r3, #0
 80086ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80086ee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80086f2:	460b      	mov	r3, r1
 80086f4:	4313      	orrs	r3, r2
 80086f6:	d00b      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80086f8:	4b75      	ldr	r3, [pc, #468]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80086fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008702:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008706:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008708:	4a71      	ldr	r2, [pc, #452]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800870a:	430b      	orrs	r3, r1
 800870c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008710:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008718:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800871c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008720:	2300      	movs	r3, #0
 8008722:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008726:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800872a:	460b      	mov	r3, r1
 800872c:	4313      	orrs	r3, r2
 800872e:	d00b      	beq.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8008730:	4b67      	ldr	r3, [pc, #412]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008732:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008736:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800873a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800873e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008740:	4a63      	ldr	r2, [pc, #396]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008742:	430b      	orrs	r3, r1
 8008744:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008748:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800874c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008750:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008754:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008758:	2300      	movs	r3, #0
 800875a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800875e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008762:	460b      	mov	r3, r1
 8008764:	4313      	orrs	r3, r2
 8008766:	d00b      	beq.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8008768:	4b59      	ldr	r3, [pc, #356]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800876a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800876e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8008772:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008778:	4a55      	ldr	r2, [pc, #340]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800877a:	430b      	orrs	r3, r1
 800877c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008780:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008788:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800878c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008790:	2300      	movs	r3, #0
 8008792:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008796:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800879a:	460b      	mov	r3, r1
 800879c:	4313      	orrs	r3, r2
 800879e:	d00b      	beq.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80087a0:	4b4b      	ldr	r3, [pc, #300]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80087a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087a6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80087aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087b0:	4a47      	ldr	r2, [pc, #284]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80087b2:	430b      	orrs	r3, r1
 80087b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80087b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80087c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087c6:	2300      	movs	r3, #0
 80087c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80087ca:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80087ce:	460b      	mov	r3, r1
 80087d0:	4313      	orrs	r3, r2
 80087d2:	d00b      	beq.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80087d4:	4b3e      	ldr	r3, [pc, #248]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80087d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80087da:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80087de:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80087e4:	4a3a      	ldr	r2, [pc, #232]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80087e6:	430b      	orrs	r3, r1
 80087e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80087ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80087f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80087fa:	2300      	movs	r3, #0
 80087fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80087fe:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008802:	460b      	mov	r3, r1
 8008804:	4313      	orrs	r3, r2
 8008806:	d00b      	beq.n	8008820 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8008808:	4b31      	ldr	r3, [pc, #196]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800880a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800880e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008812:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008816:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008818:	4a2d      	ldr	r2, [pc, #180]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800881a:	430b      	orrs	r3, r1
 800881c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008820:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008828:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800882c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800882e:	2300      	movs	r3, #0
 8008830:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008832:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008836:	460b      	mov	r3, r1
 8008838:	4313      	orrs	r3, r2
 800883a:	d04f      	beq.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800883c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008840:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008844:	2b80      	cmp	r3, #128	@ 0x80
 8008846:	d02d      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8008848:	2b80      	cmp	r3, #128	@ 0x80
 800884a:	d827      	bhi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800884c:	2b60      	cmp	r3, #96	@ 0x60
 800884e:	d02b      	beq.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8008850:	2b60      	cmp	r3, #96	@ 0x60
 8008852:	d823      	bhi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8008854:	2b40      	cmp	r3, #64	@ 0x40
 8008856:	d006      	beq.n	8008866 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8008858:	2b40      	cmp	r3, #64	@ 0x40
 800885a:	d81f      	bhi.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800885c:	2b00      	cmp	r3, #0
 800885e:	d009      	beq.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8008860:	2b20      	cmp	r3, #32
 8008862:	d011      	beq.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8008864:	e01a      	b.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008866:	4b1a      	ldr	r3, [pc, #104]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800886a:	4a19      	ldr	r2, [pc, #100]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800886c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008870:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008872:	e01a      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008874:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008878:	3308      	adds	r3, #8
 800887a:	4618      	mov	r0, r3
 800887c:	f000 fbaa 	bl	8008fd4 <RCCEx_PLL2_Config>
 8008880:	4603      	mov	r3, r0
 8008882:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008886:	e010      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008888:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800888c:	332c      	adds	r3, #44	@ 0x2c
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fc38 	bl	8009104 <RCCEx_PLL3_Config>
 8008894:	4603      	mov	r3, r0
 8008896:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 800889a:	e006      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x31a>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80088a2:	e002      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 80088a4:	bf00      	nop
 80088a6:	e000      	b.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 80088a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088aa:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d110      	bne.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80088b2:	4b07      	ldr	r3, [pc, #28]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80088b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80088b8:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80088bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088c4:	4a02      	ldr	r2, [pc, #8]	@ (80088d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80088c6:	430b      	orrs	r3, r1
 80088c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80088cc:	e006      	b.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80088ce:	bf00      	nop
 80088d0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088d4:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80088d8:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80088dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80088e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80088ea:	2300      	movs	r3, #0
 80088ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80088ee:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80088f2:	460b      	mov	r3, r1
 80088f4:	4313      	orrs	r3, r2
 80088f6:	d046      	beq.n	8008986 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80088f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008900:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008904:	d028      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008906:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800890a:	d821      	bhi.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800890c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008910:	d022      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008912:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008916:	d81b      	bhi.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008918:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800891c:	d01c      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800891e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008922:	d815      	bhi.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008924:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008928:	d008      	beq.n	800893c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800892a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800892e:	d80f      	bhi.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008930:	2b00      	cmp	r3, #0
 8008932:	d011      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8008934:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008938:	d00e      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800893a:	e009      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800893c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008940:	3308      	adds	r3, #8
 8008942:	4618      	mov	r0, r3
 8008944:	f000 fb46 	bl	8008fd4 <RCCEx_PLL2_Config>
 8008948:	4603      	mov	r3, r0
 800894a:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800894e:	e004      	b.n	800895a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008956:	e000      	b.n	800895a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        break;
 8008958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800895a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800895e:	2b00      	cmp	r3, #0
 8008960:	d10d      	bne.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008962:	4bb6      	ldr	r3, [pc, #728]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008964:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008968:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800896c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008970:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008974:	4ab1      	ldr	r2, [pc, #708]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008976:	430b      	orrs	r3, r1
 8008978:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800897c:	e003      	b.n	8008986 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800897e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008982:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8008986:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008992:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008994:	2300      	movs	r3, #0
 8008996:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008998:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800899c:	460b      	mov	r3, r1
 800899e:	4313      	orrs	r3, r2
 80089a0:	d03e      	beq.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80089a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80089a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089aa:	2b04      	cmp	r3, #4
 80089ac:	d81d      	bhi.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x45a>
 80089ae:	a201      	add	r2, pc, #4	@ (adr r2, 80089b4 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80089b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b4:	080089f3 	.word	0x080089f3
 80089b8:	080089c9 	.word	0x080089c9
 80089bc:	080089d7 	.word	0x080089d7
 80089c0:	080089f3 	.word	0x080089f3
 80089c4:	080089f3 	.word	0x080089f3
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80089c8:	4b9c      	ldr	r3, [pc, #624]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089cc:	4a9b      	ldr	r2, [pc, #620]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089d2:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80089d4:	e00e      	b.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80089d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80089da:	332c      	adds	r3, #44	@ 0x2c
 80089dc:	4618      	mov	r0, r3
 80089de:	f000 fb91 	bl	8009104 <RCCEx_PLL3_Config>
 80089e2:	4603      	mov	r3, r0
 80089e4:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80089e8:	e004      	b.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80089f0:	e000      	b.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0x464>
        break;
 80089f2:	bf00      	nop
    }
    if (ret == HAL_OK)
 80089f4:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d10d      	bne.n	8008a18 <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80089fc:	4b8f      	ldr	r3, [pc, #572]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008a02:	f023 0107 	bic.w	r1, r3, #7
 8008a06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a0e:	4a8b      	ldr	r2, [pc, #556]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a10:	430b      	orrs	r3, r1
 8008a12:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008a16:	e003      	b.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x490>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a18:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008a1c:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8008a20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a28:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008a2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a2e:	2300      	movs	r3, #0
 8008a30:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a32:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008a36:	460b      	mov	r3, r1
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	d04a      	beq.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8008a3c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a48:	d028      	beq.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8008a4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a4e:	d821      	bhi.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008a50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a54:	d024      	beq.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8008a56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a5a:	d81b      	bhi.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008a5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a60:	d00e      	beq.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8008a62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a66:	d815      	bhi.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d01b      	beq.n	8008aa4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8008a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a70:	d110      	bne.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008a72:	4b72      	ldr	r3, [pc, #456]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a76:	4a71      	ldr	r2, [pc, #452]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a7c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008a7e:	e012      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008a80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a84:	332c      	adds	r3, #44	@ 0x2c
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 fb3c 	bl	8009104 <RCCEx_PLL3_Config>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008a92:	e008      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008a94:	2301      	movs	r3, #1
 8008a96:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008a9a:	e004      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008a9c:	bf00      	nop
 8008a9e:	e002      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008aa0:	bf00      	nop
 8008aa2:	e000      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008aa4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008aa6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d10d      	bne.n	8008aca <HAL_RCCEx_PeriphCLKConfig+0x53a>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8008aae:	4b63      	ldr	r3, [pc, #396]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008ab0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ab4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008ab8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ac0:	4a5e      	ldr	r2, [pc, #376]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008ac2:	430b      	orrs	r3, r1
 8008ac4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008ac8:	e003      	b.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0x542>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aca:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008ace:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ad2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ada:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008ade:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ae4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008ae8:	460b      	mov	r3, r1
 8008aea:	4313      	orrs	r3, r2
 8008aec:	f000 80ba 	beq.w	8008c64 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008af0:	2300      	movs	r3, #0
 8008af2:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008af6:	4b51      	ldr	r3, [pc, #324]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008afc:	f003 0304 	and.w	r3, r3, #4
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d113      	bne.n	8008b2c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b04:	4b4d      	ldr	r3, [pc, #308]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b0a:	4a4c      	ldr	r2, [pc, #304]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b0c:	f043 0304 	orr.w	r3, r3, #4
 8008b10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008b14:	4b49      	ldr	r3, [pc, #292]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b1a:	f003 0304 	and.w	r3, r3, #4
 8008b1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
      pwrclkchanged = SET;
 8008b26:	2301      	movs	r3, #1
 8008b28:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8008b2c:	4b44      	ldr	r3, [pc, #272]	@ (8008c40 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8008b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b30:	4a43      	ldr	r2, [pc, #268]	@ (8008c40 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8008b32:	f043 0301 	orr.w	r3, r3, #1
 8008b36:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008b38:	f7fb fc9a 	bl	8004470 <HAL_GetTick>
 8008b3c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008b40:	e00b      	b.n	8008b5a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b42:	f7fb fc95 	bl	8004470 <HAL_GetTick>
 8008b46:	4602      	mov	r2, r0
 8008b48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008b4c:	1ad3      	subs	r3, r2, r3
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d903      	bls.n	8008b5a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      {
        ret = HAL_TIMEOUT;
 8008b52:	2303      	movs	r3, #3
 8008b54:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008b58:	e005      	b.n	8008b66 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008b5a:	4b39      	ldr	r3, [pc, #228]	@ (8008c40 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8008b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5e:	f003 0301 	and.w	r3, r3, #1
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d0ed      	beq.n	8008b42 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
      }
    }

    if (ret == HAL_OK)
 8008b66:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d16a      	bne.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008b6e:	4b33      	ldr	r3, [pc, #204]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b78:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008b7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d023      	beq.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8008b84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b88:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8008b8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d01b      	beq.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0x63c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008b94:	4b29      	ldr	r3, [pc, #164]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008b96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b9e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008ba2:	4b26      	ldr	r3, [pc, #152]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008ba4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ba8:	4a24      	ldr	r2, [pc, #144]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008bb2:	4b22      	ldr	r3, [pc, #136]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008bb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bb8:	4a20      	ldr	r2, [pc, #128]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bbe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008bc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008bc8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008bcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008bd0:	f003 0301 	and.w	r3, r3, #1
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d019      	beq.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x67c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bd8:	f7fb fc4a 	bl	8004470 <HAL_GetTick>
 8008bdc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008be0:	e00d      	b.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008be2:	f7fb fc45 	bl	8004470 <HAL_GetTick>
 8008be6:	4602      	mov	r2, r0
 8008be8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008bec:	1ad2      	subs	r2, r2, r3
 8008bee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d903      	bls.n	8008bfe <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8008bf6:	2303      	movs	r3, #3
 8008bf8:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
            break;
 8008bfc:	e006      	b.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x67c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008c00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c04:	f003 0302 	and.w	r3, r3, #2
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d0ea      	beq.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if (ret == HAL_OK)
 8008c0c:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d10d      	bne.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008c14:	4b09      	ldr	r3, [pc, #36]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c1a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008c1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008c26:	4a05      	ldr	r2, [pc, #20]	@ (8008c3c <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008c28:	430b      	orrs	r3, r1
 8008c2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008c2e:	e00d      	b.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008c30:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008c34:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
 8008c38:	e008      	b.n	8008c4c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8008c3a:	bf00      	nop
 8008c3c:	46020c00 	.word	0x46020c00
 8008c40:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c44:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008c48:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008c4c:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d107      	bne.n	8008c64 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c54:	4bc0      	ldr	r3, [pc, #768]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c5a:	4abf      	ldr	r2, [pc, #764]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c5c:	f023 0304 	bic.w	r3, r3, #4
 8008c60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8008c64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008c70:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c72:	2300      	movs	r3, #0
 8008c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c76:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	d042      	beq.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x776>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8008c80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c88:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008c8c:	d022      	beq.n	8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x744>
 8008c8e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008c92:	d81b      	bhi.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008c94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c98:	d011      	beq.n	8008cbe <HAL_RCCEx_PeriphCLKConfig+0x72e>
 8008c9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c9e:	d815      	bhi.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d019      	beq.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8008ca4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008ca8:	d110      	bne.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008caa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cae:	3308      	adds	r3, #8
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f000 f98f 	bl	8008fd4 <RCCEx_PLL2_Config>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008cbc:	e00d      	b.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008cbe:	4ba6      	ldr	r3, [pc, #664]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cc2:	4aa5      	ldr	r2, [pc, #660]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008cc8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008cca:	e006      	b.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008cd2:	e002      	b.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008cd4:	bf00      	nop
 8008cd6:	e000      	b.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008cd8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008cda:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d10d      	bne.n	8008cfe <HAL_RCCEx_PeriphCLKConfig+0x76e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8008ce2:	4b9d      	ldr	r3, [pc, #628]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ce8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008cec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cf4:	4a98      	ldr	r2, [pc, #608]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cf6:	430b      	orrs	r3, r1
 8008cf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008cfc:	e003      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x776>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cfe:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008d02:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008d06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008d12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d14:	2300      	movs	r3, #0
 8008d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d18:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	d02d      	beq.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x7ee>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008d22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d2e:	d00b      	beq.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8008d30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d34:	d804      	bhi.n	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d008      	beq.n	8008d4c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8008d3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d3e:	d007      	beq.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008d46:	e004      	b.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008d48:	bf00      	nop
 8008d4a:	e002      	b.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008d4c:	bf00      	nop
 8008d4e:	e000      	b.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008d50:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008d52:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d10d      	bne.n	8008d76 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008d5a:	4b7f      	ldr	r3, [pc, #508]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d60:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008d64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d6c:	4a7a      	ldr	r2, [pc, #488]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d6e:	430b      	orrs	r3, r1
 8008d70:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008d74:	e003      	b.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d76:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008d7a:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8008d7e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d86:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008d8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d90:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008d94:	460b      	mov	r3, r1
 8008d96:	4313      	orrs	r3, r2
 8008d98:	d019      	beq.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x83e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8008d9a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008da2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008da6:	d105      	bne.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0x824>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008da8:	4b6b      	ldr	r3, [pc, #428]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dac:	4a6a      	ldr	r2, [pc, #424]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008dae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008db2:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8008db4:	4b68      	ldr	r3, [pc, #416]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008db6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008dba:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008dbe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008dc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008dc6:	4a64      	ldr	r2, [pc, #400]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008dc8:	430b      	orrs	r3, r1
 8008dca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008dce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008dda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ddc:	2300      	movs	r3, #0
 8008dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008de0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008de4:	460b      	mov	r3, r1
 8008de6:	4313      	orrs	r3, r2
 8008de8:	d00c      	beq.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008dea:	4b5b      	ldr	r3, [pc, #364]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008df0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008df4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008df8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008dfc:	4956      	ldr	r1, [pc, #344]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008e04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008e10:	623b      	str	r3, [r7, #32]
 8008e12:	2300      	movs	r3, #0
 8008e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e16:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008e1a:	460b      	mov	r3, r1
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	d00c      	beq.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008e20:	4b4d      	ldr	r3, [pc, #308]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e26:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008e2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e2e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008e32:	4949      	ldr	r1, [pc, #292]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e34:	4313      	orrs	r3, r2
 8008e36:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008e3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e42:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008e46:	61bb      	str	r3, [r7, #24]
 8008e48:	2300      	movs	r3, #0
 8008e4a:	61fb      	str	r3, [r7, #28]
 8008e4c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008e50:	460b      	mov	r3, r1
 8008e52:	4313      	orrs	r3, r2
 8008e54:	d00c      	beq.n	8008e70 <HAL_RCCEx_PeriphCLKConfig+0x8e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008e56:	4b40      	ldr	r3, [pc, #256]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e5c:	f023 0218 	bic.w	r2, r3, #24
 8008e60:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008e68:	493b      	ldr	r1, [pc, #236]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008e70:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e78:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008e7c:	613b      	str	r3, [r7, #16]
 8008e7e:	2300      	movs	r3, #0
 8008e80:	617b      	str	r3, [r7, #20]
 8008e82:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008e86:	460b      	mov	r3, r1
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	d032      	beq.n	8008ef2 <HAL_RCCEx_PeriphCLKConfig+0x962>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8008e8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008e94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e98:	d105      	bne.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0x916>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e9e:	4a2e      	ldr	r2, [pc, #184]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ea0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ea4:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8008ea6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008eaa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008eae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008eb2:	d108      	bne.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x936>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008eb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008eb8:	3308      	adds	r3, #8
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f000 f88a 	bl	8008fd4 <RCCEx_PLL2_Config>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
    }
    if (ret == HAL_OK)
 8008ec6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10d      	bne.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x95a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008ece:	4b22      	ldr	r3, [pc, #136]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ed0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ed4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ed8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008ee0:	491d      	ldr	r1, [pc, #116]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008ee8:	e003      	b.n	8008ef2 <HAL_RCCEx_PeriphCLKConfig+0x962>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eea:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008eee:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8008ef2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efa:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008efe:	60bb      	str	r3, [r7, #8]
 8008f00:	2300      	movs	r3, #0
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008f08:	460b      	mov	r3, r1
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	d03d      	beq.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x9fa>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008f0e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f1a:	d00e      	beq.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8008f1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f20:	d815      	bhi.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d01a      	beq.n	8008f5c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008f26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f2a:	d110      	bne.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x9be>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f30:	4a09      	ldr	r2, [pc, #36]	@ (8008f58 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f36:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008f38:	e011      	b.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008f3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f3e:	3308      	adds	r3, #8
 8008f40:	4618      	mov	r0, r3
 8008f42:	f000 f847 	bl	8008fd4 <RCCEx_PLL2_Config>
 8008f46:	4603      	mov	r3, r0
 8008f48:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008f4c:	e007      	b.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      default:
        ret = HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008f54:	e003      	b.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 8008f56:	bf00      	nop
 8008f58:	46020c00 	.word	0x46020c00
        break;
 8008f5c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008f5e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d10d      	bne.n	8008f82 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8008f66:	4b1a      	ldr	r3, [pc, #104]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f6c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008f70:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f78:	4915      	ldr	r1, [pc, #84]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008f80:	e003      	b.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x9fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f82:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008f86:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8008f8a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f92:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008f96:	603b      	str	r3, [r7, #0]
 8008f98:	2300      	movs	r3, #0
 8008f9a:	607b      	str	r3, [r7, #4]
 8008f9c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	d00c      	beq.n	8008fc0 <HAL_RCCEx_PeriphCLKConfig+0xa30>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8008fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008fa8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008fac:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008fb0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008fb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008fb8:	4905      	ldr	r1, [pc, #20]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8008fc0:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	37d0      	adds	r7, #208	@ 0xd0
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fce:	bf00      	nop
 8008fd0:	46020c00 	.word	0x46020c00

08008fd4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008fdc:	4b47      	ldr	r3, [pc, #284]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a46      	ldr	r2, [pc, #280]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8008fe2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008fe6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008fe8:	f7fb fa42 	bl	8004470 <HAL_GetTick>
 8008fec:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008fee:	e008      	b.n	8009002 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008ff0:	f7fb fa3e 	bl	8004470 <HAL_GetTick>
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	1ad3      	subs	r3, r2, r3
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	d901      	bls.n	8009002 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008ffe:	2303      	movs	r3, #3
 8009000:	e077      	b.n	80090f2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009002:	4b3e      	ldr	r3, [pc, #248]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800900a:	2b00      	cmp	r3, #0
 800900c:	d1f0      	bne.n	8008ff0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800900e:	4b3b      	ldr	r3, [pc, #236]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8009010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009012:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009016:	f023 0303 	bic.w	r3, r3, #3
 800901a:	687a      	ldr	r2, [r7, #4]
 800901c:	6811      	ldr	r1, [r2, #0]
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	6852      	ldr	r2, [r2, #4]
 8009022:	3a01      	subs	r2, #1
 8009024:	0212      	lsls	r2, r2, #8
 8009026:	430a      	orrs	r2, r1
 8009028:	4934      	ldr	r1, [pc, #208]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 800902a:	4313      	orrs	r3, r2
 800902c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800902e:	4b33      	ldr	r3, [pc, #204]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8009030:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009032:	4b33      	ldr	r3, [pc, #204]	@ (8009100 <RCCEx_PLL2_Config+0x12c>)
 8009034:	4013      	ands	r3, r2
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	6892      	ldr	r2, [r2, #8]
 800903a:	3a01      	subs	r2, #1
 800903c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	68d2      	ldr	r2, [r2, #12]
 8009044:	3a01      	subs	r2, #1
 8009046:	0252      	lsls	r2, r2, #9
 8009048:	b292      	uxth	r2, r2
 800904a:	4311      	orrs	r1, r2
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	6912      	ldr	r2, [r2, #16]
 8009050:	3a01      	subs	r2, #1
 8009052:	0412      	lsls	r2, r2, #16
 8009054:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009058:	4311      	orrs	r1, r2
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	6952      	ldr	r2, [r2, #20]
 800905e:	3a01      	subs	r2, #1
 8009060:	0612      	lsls	r2, r2, #24
 8009062:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009066:	430a      	orrs	r2, r1
 8009068:	4924      	ldr	r1, [pc, #144]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 800906a:	4313      	orrs	r3, r2
 800906c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800906e:	4b23      	ldr	r3, [pc, #140]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8009070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009072:	f023 020c 	bic.w	r2, r3, #12
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	4920      	ldr	r1, [pc, #128]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 800907c:	4313      	orrs	r3, r2
 800907e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009080:	4b1e      	ldr	r3, [pc, #120]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8009082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6a1b      	ldr	r3, [r3, #32]
 8009088:	491c      	ldr	r1, [pc, #112]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 800908a:	4313      	orrs	r3, r2
 800908c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800908e:	4b1b      	ldr	r3, [pc, #108]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8009090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009092:	4a1a      	ldr	r2, [pc, #104]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 8009094:	f023 0310 	bic.w	r3, r3, #16
 8009098:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800909a:	4b18      	ldr	r3, [pc, #96]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 800909c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800909e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090a2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80090a6:	687a      	ldr	r2, [r7, #4]
 80090a8:	69d2      	ldr	r2, [r2, #28]
 80090aa:	00d2      	lsls	r2, r2, #3
 80090ac:	4913      	ldr	r1, [pc, #76]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80090b2:	4b12      	ldr	r3, [pc, #72]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 80090b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b6:	4a11      	ldr	r2, [pc, #68]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 80090b8:	f043 0310 	orr.w	r3, r3, #16
 80090bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80090be:	4b0f      	ldr	r3, [pc, #60]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a0e      	ldr	r2, [pc, #56]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 80090c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80090c8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80090ca:	f7fb f9d1 	bl	8004470 <HAL_GetTick>
 80090ce:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80090d0:	e008      	b.n	80090e4 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80090d2:	f7fb f9cd 	bl	8004470 <HAL_GetTick>
 80090d6:	4602      	mov	r2, r0
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	1ad3      	subs	r3, r2, r3
 80090dc:	2b02      	cmp	r3, #2
 80090de:	d901      	bls.n	80090e4 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80090e0:	2303      	movs	r3, #3
 80090e2:	e006      	b.n	80090f2 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80090e4:	4b05      	ldr	r3, [pc, #20]	@ (80090fc <RCCEx_PLL2_Config+0x128>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d0f0      	beq.n	80090d2 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80090f0:	2300      	movs	r3, #0

}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3710      	adds	r7, #16
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	bf00      	nop
 80090fc:	46020c00 	.word	0x46020c00
 8009100:	80800000 	.word	0x80800000

08009104 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800910c:	4b47      	ldr	r3, [pc, #284]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a46      	ldr	r2, [pc, #280]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 8009112:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009116:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009118:	f7fb f9aa 	bl	8004470 <HAL_GetTick>
 800911c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800911e:	e008      	b.n	8009132 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009120:	f7fb f9a6 	bl	8004470 <HAL_GetTick>
 8009124:	4602      	mov	r2, r0
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	2b02      	cmp	r3, #2
 800912c:	d901      	bls.n	8009132 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e077      	b.n	8009222 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009132:	4b3e      	ldr	r3, [pc, #248]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1f0      	bne.n	8009120 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800913e:	4b3b      	ldr	r3, [pc, #236]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 8009140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009142:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009146:	f023 0303 	bic.w	r3, r3, #3
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	6811      	ldr	r1, [r2, #0]
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	6852      	ldr	r2, [r2, #4]
 8009152:	3a01      	subs	r2, #1
 8009154:	0212      	lsls	r2, r2, #8
 8009156:	430a      	orrs	r2, r1
 8009158:	4934      	ldr	r1, [pc, #208]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 800915a:	4313      	orrs	r3, r2
 800915c:	630b      	str	r3, [r1, #48]	@ 0x30
 800915e:	4b33      	ldr	r3, [pc, #204]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 8009160:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009162:	4b33      	ldr	r3, [pc, #204]	@ (8009230 <RCCEx_PLL3_Config+0x12c>)
 8009164:	4013      	ands	r3, r2
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	6892      	ldr	r2, [r2, #8]
 800916a:	3a01      	subs	r2, #1
 800916c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	68d2      	ldr	r2, [r2, #12]
 8009174:	3a01      	subs	r2, #1
 8009176:	0252      	lsls	r2, r2, #9
 8009178:	b292      	uxth	r2, r2
 800917a:	4311      	orrs	r1, r2
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	6912      	ldr	r2, [r2, #16]
 8009180:	3a01      	subs	r2, #1
 8009182:	0412      	lsls	r2, r2, #16
 8009184:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009188:	4311      	orrs	r1, r2
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	6952      	ldr	r2, [r2, #20]
 800918e:	3a01      	subs	r2, #1
 8009190:	0612      	lsls	r2, r2, #24
 8009192:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009196:	430a      	orrs	r2, r1
 8009198:	4924      	ldr	r1, [pc, #144]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 800919a:	4313      	orrs	r3, r2
 800919c:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800919e:	4b23      	ldr	r3, [pc, #140]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a2:	f023 020c 	bic.w	r2, r3, #12
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	699b      	ldr	r3, [r3, #24]
 80091aa:	4920      	ldr	r1, [pc, #128]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091ac:	4313      	orrs	r3, r2
 80091ae:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80091b0:	4b1e      	ldr	r3, [pc, #120]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6a1b      	ldr	r3, [r3, #32]
 80091b8:	491c      	ldr	r1, [pc, #112]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091ba:	4313      	orrs	r3, r2
 80091bc:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80091be:	4b1b      	ldr	r3, [pc, #108]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091c2:	4a1a      	ldr	r2, [pc, #104]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091c4:	f023 0310 	bic.w	r3, r3, #16
 80091c8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80091ca:	4b18      	ldr	r3, [pc, #96]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80091d2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	69d2      	ldr	r2, [r2, #28]
 80091da:	00d2      	lsls	r2, r2, #3
 80091dc:	4913      	ldr	r1, [pc, #76]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091de:	4313      	orrs	r3, r2
 80091e0:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80091e2:	4b12      	ldr	r3, [pc, #72]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e6:	4a11      	ldr	r2, [pc, #68]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091e8:	f043 0310 	orr.w	r3, r3, #16
 80091ec:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80091ee:	4b0f      	ldr	r3, [pc, #60]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a0e      	ldr	r2, [pc, #56]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 80091f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091f8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80091fa:	f7fb f939 	bl	8004470 <HAL_GetTick>
 80091fe:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009200:	e008      	b.n	8009214 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009202:	f7fb f935 	bl	8004470 <HAL_GetTick>
 8009206:	4602      	mov	r2, r0
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	2b02      	cmp	r3, #2
 800920e:	d901      	bls.n	8009214 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009210:	2303      	movs	r3, #3
 8009212:	e006      	b.n	8009222 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009214:	4b05      	ldr	r3, [pc, #20]	@ (800922c <RCCEx_PLL3_Config+0x128>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d0f0      	beq.n	8009202 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
 800922a:	bf00      	nop
 800922c:	46020c00 	.word	0x46020c00
 8009230:	80800000 	.word	0x80800000

08009234 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d101      	bne.n	8009246 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009242:	2301      	movs	r3, #1
 8009244:	e0fb      	b.n	800943e <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a7f      	ldr	r2, [pc, #508]	@ (8009448 <HAL_SPI_Init+0x214>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d004      	beq.n	800925a <HAL_SPI_Init+0x26>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a7d      	ldr	r2, [pc, #500]	@ (800944c <HAL_SPI_Init+0x218>)
 8009256:	4293      	cmp	r3, r2
 8009258:	e000      	b.n	800925c <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800925a:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a78      	ldr	r2, [pc, #480]	@ (8009448 <HAL_SPI_Init+0x214>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d004      	beq.n	8009276 <HAL_SPI_Init+0x42>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a76      	ldr	r2, [pc, #472]	@ (800944c <HAL_SPI_Init+0x218>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d105      	bne.n	8009282 <HAL_SPI_Init+0x4e>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	68db      	ldr	r3, [r3, #12]
 800927a:	2b0f      	cmp	r3, #15
 800927c:	d901      	bls.n	8009282 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800927e:	2301      	movs	r3, #1
 8009280:	e0dd      	b.n	800943e <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 fd6c 	bl	8009d60 <SPI_GetPacketSize>
 8009288:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4a6e      	ldr	r2, [pc, #440]	@ (8009448 <HAL_SPI_Init+0x214>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d004      	beq.n	800929e <HAL_SPI_Init+0x6a>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a6c      	ldr	r2, [pc, #432]	@ (800944c <HAL_SPI_Init+0x218>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d102      	bne.n	80092a4 <HAL_SPI_Init+0x70>
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2b08      	cmp	r3, #8
 80092a2:	d816      	bhi.n	80092d2 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80092a8:	4a69      	ldr	r2, [pc, #420]	@ (8009450 <HAL_SPI_Init+0x21c>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d00e      	beq.n	80092cc <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a68      	ldr	r2, [pc, #416]	@ (8009454 <HAL_SPI_Init+0x220>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d009      	beq.n	80092cc <HAL_SPI_Init+0x98>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a66      	ldr	r2, [pc, #408]	@ (8009458 <HAL_SPI_Init+0x224>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d004      	beq.n	80092cc <HAL_SPI_Init+0x98>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a65      	ldr	r2, [pc, #404]	@ (800945c <HAL_SPI_Init+0x228>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d104      	bne.n	80092d6 <HAL_SPI_Init+0xa2>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2b10      	cmp	r3, #16
 80092d0:	d901      	bls.n	80092d6 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e0b3      	b.n	800943e <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d106      	bne.n	80092f0 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f7f8 fec8 	bl	8002080 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2202      	movs	r2, #2
 80092f4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f022 0201 	bic.w	r2, r2, #1
 8009306:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009312:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800931c:	d119      	bne.n	8009352 <HAL_SPI_Init+0x11e>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009326:	d103      	bne.n	8009330 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800932c:	2b00      	cmp	r3, #0
 800932e:	d008      	beq.n	8009342 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009334:	2b00      	cmp	r3, #0
 8009336:	d10c      	bne.n	8009352 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800933c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009340:	d107      	bne.n	8009352 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009350:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00f      	beq.n	800937e <HAL_SPI_Init+0x14a>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	2b06      	cmp	r3, #6
 8009364:	d90b      	bls.n	800937e <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	430a      	orrs	r2, r1
 800937a:	601a      	str	r2, [r3, #0]
 800937c:	e007      	b.n	800938e <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800938c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	69da      	ldr	r2, [r3, #28]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009396:	431a      	orrs	r2, r3
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	431a      	orrs	r2, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093a0:	ea42 0103 	orr.w	r1, r2, r3
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	68da      	ldr	r2, [r3, #12]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	430a      	orrs	r2, r1
 80093ae:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093b8:	431a      	orrs	r2, r3
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093be:	431a      	orrs	r2, r3
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	699b      	ldr	r3, [r3, #24]
 80093c4:	431a      	orrs	r2, r3
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	431a      	orrs	r2, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	695b      	ldr	r3, [r3, #20]
 80093d0:	431a      	orrs	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6a1b      	ldr	r3, [r3, #32]
 80093d6:	431a      	orrs	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	431a      	orrs	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093e2:	431a      	orrs	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	431a      	orrs	r2, r3
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093ee:	431a      	orrs	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093f4:	431a      	orrs	r2, r3
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093fa:	ea42 0103 	orr.w	r1, r2, r3
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	430a      	orrs	r2, r1
 8009408:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009412:	2b00      	cmp	r3, #0
 8009414:	d00a      	beq.n	800942c <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	430a      	orrs	r2, r1
 800942a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
 8009446:	bf00      	nop
 8009448:	46002000 	.word	0x46002000
 800944c:	56002000 	.word	0x56002000
 8009450:	40013000 	.word	0x40013000
 8009454:	50013000 	.word	0x50013000
 8009458:	40003800 	.word	0x40003800
 800945c:	50003800 	.word	0x50003800

08009460 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b088      	sub	sp, #32
 8009464:	af02      	add	r7, sp, #8
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	603b      	str	r3, [r7, #0]
 800946c:	4613      	mov	r3, r2
 800946e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	3320      	adds	r3, #32
 8009476:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009478:	f7fa fffa 	bl	8004470 <HAL_GetTick>
 800947c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009484:	b2db      	uxtb	r3, r3
 8009486:	2b01      	cmp	r3, #1
 8009488:	d001      	beq.n	800948e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800948a:	2302      	movs	r3, #2
 800948c:	e1f3      	b.n	8009876 <HAL_SPI_Transmit+0x416>
  }

  if ((pData == NULL) || (Size == 0UL))
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d002      	beq.n	800949a <HAL_SPI_Transmit+0x3a>
 8009494:	88fb      	ldrh	r3, [r7, #6]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d101      	bne.n	800949e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e1eb      	b.n	8009876 <HAL_SPI_Transmit+0x416>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d101      	bne.n	80094ac <HAL_SPI_Transmit+0x4c>
 80094a8:	2302      	movs	r3, #2
 80094aa:	e1e4      	b.n	8009876 <HAL_SPI_Transmit+0x416>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2203      	movs	r2, #3
 80094b8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2200      	movs	r2, #0
 80094c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	68ba      	ldr	r2, [r7, #8]
 80094c8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	88fa      	ldrh	r2, [r7, #6]
 80094ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	88fa      	ldrh	r2, [r7, #6]
 80094d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2200      	movs	r2, #0
 80094e4:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2200      	movs	r2, #0
 80094f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2200      	movs	r2, #0
 80094fa:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	689b      	ldr	r3, [r3, #8]
 8009500:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009504:	d108      	bne.n	8009518 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009514:	601a      	str	r2, [r3, #0]
 8009516:	e009      	b.n	800952c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	68db      	ldr	r3, [r3, #12]
 800951e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800952a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	0c1b      	lsrs	r3, r3, #16
 8009534:	041b      	lsls	r3, r3, #16
 8009536:	88f9      	ldrh	r1, [r7, #6]
 8009538:	68fa      	ldr	r2, [r7, #12]
 800953a:	6812      	ldr	r2, [r2, #0]
 800953c:	430b      	orrs	r3, r1
 800953e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	681a      	ldr	r2, [r3, #0]
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f042 0201 	orr.w	r2, r2, #1
 800954e:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	69db      	ldr	r3, [r3, #28]
 8009556:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800955a:	2b00      	cmp	r3, #0
 800955c:	d10c      	bne.n	8009578 <HAL_SPI_Transmit+0x118>
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009566:	d107      	bne.n	8009578 <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009576:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	2b0f      	cmp	r3, #15
 800957e:	d95b      	bls.n	8009638 <HAL_SPI_Transmit+0x1d8>
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a8f      	ldr	r2, [pc, #572]	@ (80097c4 <HAL_SPI_Transmit+0x364>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d04f      	beq.n	800962a <HAL_SPI_Transmit+0x1ca>
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a8e      	ldr	r2, [pc, #568]	@ (80097c8 <HAL_SPI_Transmit+0x368>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d04a      	beq.n	800962a <HAL_SPI_Transmit+0x1ca>
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a8c      	ldr	r2, [pc, #560]	@ (80097cc <HAL_SPI_Transmit+0x36c>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d045      	beq.n	800962a <HAL_SPI_Transmit+0x1ca>
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a8b      	ldr	r2, [pc, #556]	@ (80097d0 <HAL_SPI_Transmit+0x370>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d147      	bne.n	8009638 <HAL_SPI_Transmit+0x1d8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80095a8:	e03f      	b.n	800962a <HAL_SPI_Transmit+0x1ca>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	695b      	ldr	r3, [r3, #20]
 80095b0:	f003 0302 	and.w	r3, r3, #2
 80095b4:	2b02      	cmp	r3, #2
 80095b6:	d114      	bne.n	80095e2 <HAL_SPI_Transmit+0x182>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	6812      	ldr	r2, [r2, #0]
 80095c2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095c8:	1d1a      	adds	r2, r3, #4
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	3b01      	subs	r3, #1
 80095d8:	b29a      	uxth	r2, r3
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80095e0:	e023      	b.n	800962a <HAL_SPI_Transmit+0x1ca>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095e2:	f7fa ff45 	bl	8004470 <HAL_GetTick>
 80095e6:	4602      	mov	r2, r0
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	1ad3      	subs	r3, r2, r3
 80095ec:	683a      	ldr	r2, [r7, #0]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d803      	bhi.n	80095fa <HAL_SPI_Transmit+0x19a>
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f8:	d102      	bne.n	8009600 <HAL_SPI_Transmit+0x1a0>
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d114      	bne.n	800962a <HAL_SPI_Transmit+0x1ca>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f000 fadf 	bl	8009bc4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800960c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2201      	movs	r2, #1
 800961a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	2200      	movs	r2, #0
 8009622:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009626:	2303      	movs	r3, #3
 8009628:	e125      	b.n	8009876 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009630:	b29b      	uxth	r3, r3
 8009632:	2b00      	cmp	r3, #0
 8009634:	d1b9      	bne.n	80095aa <HAL_SPI_Transmit+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009636:	e0f8      	b.n	800982a <HAL_SPI_Transmit+0x3ca>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	68db      	ldr	r3, [r3, #12]
 800963c:	2b07      	cmp	r3, #7
 800963e:	f240 80ed 	bls.w	800981c <HAL_SPI_Transmit+0x3bc>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009642:	e05d      	b.n	8009700 <HAL_SPI_Transmit+0x2a0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	f003 0302 	and.w	r3, r3, #2
 800964e:	2b02      	cmp	r3, #2
 8009650:	d132      	bne.n	80096b8 <HAL_SPI_Transmit+0x258>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009658:	b29b      	uxth	r3, r3
 800965a:	2b01      	cmp	r3, #1
 800965c:	d918      	bls.n	8009690 <HAL_SPI_Transmit+0x230>
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009662:	2b00      	cmp	r3, #0
 8009664:	d014      	beq.n	8009690 <HAL_SPI_Transmit+0x230>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	6812      	ldr	r2, [r2, #0]
 8009670:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009676:	1d1a      	adds	r2, r3, #4
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009682:	b29b      	uxth	r3, r3
 8009684:	3b02      	subs	r3, #2
 8009686:	b29a      	uxth	r2, r3
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800968e:	e037      	b.n	8009700 <HAL_SPI_Transmit+0x2a0>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009694:	881a      	ldrh	r2, [r3, #0]
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800969e:	1c9a      	adds	r2, r3, #2
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	3b01      	subs	r3, #1
 80096ae:	b29a      	uxth	r2, r3
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80096b6:	e023      	b.n	8009700 <HAL_SPI_Transmit+0x2a0>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80096b8:	f7fa feda 	bl	8004470 <HAL_GetTick>
 80096bc:	4602      	mov	r2, r0
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	1ad3      	subs	r3, r2, r3
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d803      	bhi.n	80096d0 <HAL_SPI_Transmit+0x270>
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ce:	d102      	bne.n	80096d6 <HAL_SPI_Transmit+0x276>
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d114      	bne.n	8009700 <HAL_SPI_Transmit+0x2a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80096d6:	68f8      	ldr	r0, [r7, #12]
 80096d8:	f000 fa74 	bl	8009bc4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096e2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2201      	movs	r2, #1
 80096f0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e0ba      	b.n	8009876 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009706:	b29b      	uxth	r3, r3
 8009708:	2b00      	cmp	r3, #0
 800970a:	d19b      	bne.n	8009644 <HAL_SPI_Transmit+0x1e4>
 800970c:	e08d      	b.n	800982a <HAL_SPI_Transmit+0x3ca>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	695b      	ldr	r3, [r3, #20]
 8009714:	f003 0302 	and.w	r3, r3, #2
 8009718:	2b02      	cmp	r3, #2
 800971a:	d15b      	bne.n	80097d4 <HAL_SPI_Transmit+0x374>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009722:	b29b      	uxth	r3, r3
 8009724:	2b03      	cmp	r3, #3
 8009726:	d918      	bls.n	800975a <HAL_SPI_Transmit+0x2fa>
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800972c:	2b40      	cmp	r3, #64	@ 0x40
 800972e:	d914      	bls.n	800975a <HAL_SPI_Transmit+0x2fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	6812      	ldr	r2, [r2, #0]
 800973a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009740:	1d1a      	adds	r2, r3, #4
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800974c:	b29b      	uxth	r3, r3
 800974e:	3b04      	subs	r3, #4
 8009750:	b29a      	uxth	r2, r3
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009758:	e060      	b.n	800981c <HAL_SPI_Transmit+0x3bc>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009760:	b29b      	uxth	r3, r3
 8009762:	2b01      	cmp	r3, #1
 8009764:	d917      	bls.n	8009796 <HAL_SPI_Transmit+0x336>
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800976a:	2b00      	cmp	r3, #0
 800976c:	d013      	beq.n	8009796 <HAL_SPI_Transmit+0x336>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009772:	881a      	ldrh	r2, [r3, #0]
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800977c:	1c9a      	adds	r2, r3, #2
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009788:	b29b      	uxth	r3, r3
 800978a:	3b02      	subs	r3, #2
 800978c:	b29a      	uxth	r2, r3
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009794:	e042      	b.n	800981c <HAL_SPI_Transmit+0x3bc>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	3320      	adds	r3, #32
 80097a0:	7812      	ldrb	r2, [r2, #0]
 80097a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097a8:	1c5a      	adds	r2, r3, #1
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	3b01      	subs	r3, #1
 80097b8:	b29a      	uxth	r2, r3
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80097c0:	e02c      	b.n	800981c <HAL_SPI_Transmit+0x3bc>
 80097c2:	bf00      	nop
 80097c4:	40013000 	.word	0x40013000
 80097c8:	50013000 	.word	0x50013000
 80097cc:	40003800 	.word	0x40003800
 80097d0:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097d4:	f7fa fe4c 	bl	8004470 <HAL_GetTick>
 80097d8:	4602      	mov	r2, r0
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	1ad3      	subs	r3, r2, r3
 80097de:	683a      	ldr	r2, [r7, #0]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d803      	bhi.n	80097ec <HAL_SPI_Transmit+0x38c>
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ea:	d102      	bne.n	80097f2 <HAL_SPI_Transmit+0x392>
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d114      	bne.n	800981c <HAL_SPI_Transmit+0x3bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80097f2:	68f8      	ldr	r0, [r7, #12]
 80097f4:	f000 f9e6 	bl	8009bc4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2201      	movs	r2, #1
 800980c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2200      	movs	r2, #0
 8009814:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009818:	2303      	movs	r3, #3
 800981a:	e02c      	b.n	8009876 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009822:	b29b      	uxth	r3, r3
 8009824:	2b00      	cmp	r3, #0
 8009826:	f47f af72 	bne.w	800970e <HAL_SPI_Transmit+0x2ae>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	9300      	str	r3, [sp, #0]
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2200      	movs	r2, #0
 8009832:	2108      	movs	r1, #8
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f000 fa65 	bl	8009d04 <SPI_WaitOnFlagUntilTimeout>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	d007      	beq.n	8009850 <HAL_SPI_Transmit+0x3f0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009846:	f043 0220 	orr.w	r2, r3, #32
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f000 f9b7 	bl	8009bc4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2201      	movs	r2, #1
 800985a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2200      	movs	r2, #0
 8009862:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800986c:	2b00      	cmp	r3, #0
 800986e:	d001      	beq.n	8009874 <HAL_SPI_Transmit+0x414>
  {
    return HAL_ERROR;
 8009870:	2301      	movs	r3, #1
 8009872:	e000      	b.n	8009876 <HAL_SPI_Transmit+0x416>
  }
  else
  {
    return HAL_OK;
 8009874:	2300      	movs	r3, #0
  }
}
 8009876:	4618      	mov	r0, r3
 8009878:	3718      	adds	r7, #24
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop

08009880 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b086      	sub	sp, #24
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	603b      	str	r3, [r7, #0]
 800988c:	4613      	mov	r3, r2
 800988e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	3330      	adds	r3, #48	@ 0x30
 8009896:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009898:	f7fa fdea 	bl	8004470 <HAL_GetTick>
 800989c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80098a4:	b2db      	uxtb	r3, r3
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d001      	beq.n	80098ae <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 80098aa:	2302      	movs	r3, #2
 80098ac:	e17e      	b.n	8009bac <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d002      	beq.n	80098ba <HAL_SPI_Receive+0x3a>
 80098b4:	88fb      	ldrh	r3, [r7, #6]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d101      	bne.n	80098be <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	e176      	b.n	8009bac <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d101      	bne.n	80098cc <HAL_SPI_Receive+0x4c>
 80098c8:	2302      	movs	r3, #2
 80098ca:	e16f      	b.n	8009bac <HAL_SPI_Receive+0x32c>
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2201      	movs	r2, #1
 80098d0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2204      	movs	r2, #4
 80098d8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2200      	movs	r2, #0
 80098e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	68ba      	ldr	r2, [r7, #8]
 80098e8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	88fa      	ldrh	r2, [r7, #6]
 80098ee:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	88fa      	ldrh	r2, [r7, #6]
 80098f6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2200      	movs	r2, #0
 80098fe:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2200      	movs	r2, #0
 800990c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2200      	movs	r2, #0
 8009914:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2200      	movs	r2, #0
 800991a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009924:	d108      	bne.n	8009938 <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009934:	601a      	str	r2, [r3, #0]
 8009936:	e009      	b.n	800994c <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	68db      	ldr	r3, [r3, #12]
 800993e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800994a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	0c1b      	lsrs	r3, r3, #16
 8009954:	041b      	lsls	r3, r3, #16
 8009956:	88f9      	ldrh	r1, [r7, #6]
 8009958:	68fa      	ldr	r2, [r7, #12]
 800995a:	6812      	ldr	r2, [r2, #0]
 800995c:	430b      	orrs	r3, r1
 800995e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681a      	ldr	r2, [r3, #0]
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f042 0201 	orr.w	r2, r2, #1
 800996e:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	69db      	ldr	r3, [r3, #28]
 8009976:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800997a:	2b00      	cmp	r3, #0
 800997c:	d10c      	bne.n	8009998 <HAL_SPI_Receive+0x118>
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009986:	d107      	bne.n	8009998 <HAL_SPI_Receive+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	681a      	ldr	r2, [r3, #0]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009996:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	68db      	ldr	r3, [r3, #12]
 800999c:	2b0f      	cmp	r3, #15
 800999e:	d95c      	bls.n	8009a5a <HAL_SPI_Receive+0x1da>
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a83      	ldr	r2, [pc, #524]	@ (8009bb4 <HAL_SPI_Receive+0x334>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d050      	beq.n	8009a4c <HAL_SPI_Receive+0x1cc>
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a82      	ldr	r2, [pc, #520]	@ (8009bb8 <HAL_SPI_Receive+0x338>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d04b      	beq.n	8009a4c <HAL_SPI_Receive+0x1cc>
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a80      	ldr	r2, [pc, #512]	@ (8009bbc <HAL_SPI_Receive+0x33c>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d046      	beq.n	8009a4c <HAL_SPI_Receive+0x1cc>
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	4a7f      	ldr	r2, [pc, #508]	@ (8009bc0 <HAL_SPI_Receive+0x340>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d148      	bne.n	8009a5a <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80099c8:	e040      	b.n	8009a4c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	695a      	ldr	r2, [r3, #20]
 80099d0:	f248 0308 	movw	r3, #32776	@ 0x8008
 80099d4:	4013      	ands	r3, r2
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d014      	beq.n	8009a04 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099e2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80099e4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099ea:	1d1a      	adds	r2, r3, #4
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80099f6:	b29b      	uxth	r3, r3
 80099f8:	3b01      	subs	r3, #1
 80099fa:	b29a      	uxth	r2, r3
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009a02:	e023      	b.n	8009a4c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a04:	f7fa fd34 	bl	8004470 <HAL_GetTick>
 8009a08:	4602      	mov	r2, r0
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	1ad3      	subs	r3, r2, r3
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d803      	bhi.n	8009a1c <HAL_SPI_Receive+0x19c>
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a1a:	d102      	bne.n	8009a22 <HAL_SPI_Receive+0x1a2>
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d114      	bne.n	8009a4c <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009a22:	68f8      	ldr	r0, [r7, #12]
 8009a24:	f000 f8ce 	bl	8009bc4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009a48:	2303      	movs	r3, #3
 8009a4a:	e0af      	b.n	8009bac <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1b8      	bne.n	80099ca <HAL_SPI_Receive+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009a58:	e095      	b.n	8009b86 <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	68db      	ldr	r3, [r3, #12]
 8009a5e:	2b07      	cmp	r3, #7
 8009a60:	f240 808b 	bls.w	8009b7a <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8009a64:	e03f      	b.n	8009ae6 <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	695b      	ldr	r3, [r3, #20]
 8009a6c:	f003 0301 	and.w	r3, r3, #1
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d114      	bne.n	8009a9e <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	8812      	ldrh	r2, [r2, #0]
 8009a7c:	b292      	uxth	r2, r2
 8009a7e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a84:	1c9a      	adds	r2, r3, #2
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	3b01      	subs	r3, #1
 8009a94:	b29a      	uxth	r2, r3
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009a9c:	e023      	b.n	8009ae6 <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a9e:	f7fa fce7 	bl	8004470 <HAL_GetTick>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	1ad3      	subs	r3, r2, r3
 8009aa8:	683a      	ldr	r2, [r7, #0]
 8009aaa:	429a      	cmp	r2, r3
 8009aac:	d803      	bhi.n	8009ab6 <HAL_SPI_Receive+0x236>
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ab4:	d102      	bne.n	8009abc <HAL_SPI_Receive+0x23c>
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d114      	bne.n	8009ae6 <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f000 f881 	bl	8009bc4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ac8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2200      	movs	r2, #0
 8009ade:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009ae2:	2303      	movs	r3, #3
 8009ae4:	e062      	b.n	8009bac <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d1b9      	bne.n	8009a66 <HAL_SPI_Receive+0x1e6>
 8009af2:	e048      	b.n	8009b86 <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	695b      	ldr	r3, [r3, #20]
 8009afa:	f003 0301 	and.w	r3, r3, #1
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d117      	bne.n	8009b32 <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b0e:	7812      	ldrb	r2, [r2, #0]
 8009b10:	b2d2      	uxtb	r2, r2
 8009b12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b18:	1c5a      	adds	r2, r3, #1
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	3b01      	subs	r3, #1
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009b30:	e023      	b.n	8009b7a <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b32:	f7fa fc9d 	bl	8004470 <HAL_GetTick>
 8009b36:	4602      	mov	r2, r0
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	1ad3      	subs	r3, r2, r3
 8009b3c:	683a      	ldr	r2, [r7, #0]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d803      	bhi.n	8009b4a <HAL_SPI_Receive+0x2ca>
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b48:	d102      	bne.n	8009b50 <HAL_SPI_Receive+0x2d0>
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d114      	bne.n	8009b7a <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009b50:	68f8      	ldr	r0, [r7, #12]
 8009b52:	f000 f837 	bl	8009bc4 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b5c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2201      	movs	r2, #1
 8009b6a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2200      	movs	r2, #0
 8009b72:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009b76:	2303      	movs	r3, #3
 8009b78:	e018      	b.n	8009bac <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d1b6      	bne.n	8009af4 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f000 f81c 	bl	8009bc4 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d001      	beq.n	8009baa <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	e000      	b.n	8009bac <HAL_SPI_Receive+0x32c>
  }
  else
  {
    return HAL_OK;
 8009baa:	2300      	movs	r3, #0
  }
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3718      	adds	r7, #24
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}
 8009bb4:	40013000 	.word	0x40013000
 8009bb8:	50013000 	.word	0x50013000
 8009bbc:	40003800 	.word	0x40003800
 8009bc0:	50003800 	.word	0x50003800

08009bc4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	695b      	ldr	r3, [r3, #20]
 8009bd2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	699a      	ldr	r2, [r3, #24]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f042 0208 	orr.w	r2, r2, #8
 8009be2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	699a      	ldr	r2, [r3, #24]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f042 0210 	orr.w	r2, r2, #16
 8009bf2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f022 0201 	bic.w	r2, r2, #1
 8009c02:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	691b      	ldr	r3, [r3, #16]
 8009c0a:	687a      	ldr	r2, [r7, #4]
 8009c0c:	6812      	ldr	r2, [r2, #0]
 8009c0e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8009c12:	f023 0303 	bic.w	r3, r3, #3
 8009c16:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	689a      	ldr	r2, [r3, #8]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009c26:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	2b04      	cmp	r3, #4
 8009c32:	d014      	beq.n	8009c5e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	f003 0320 	and.w	r3, r3, #32
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d00f      	beq.n	8009c5e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c44:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	699a      	ldr	r2, [r3, #24]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f042 0220 	orr.w	r2, r2, #32
 8009c5c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	2b03      	cmp	r3, #3
 8009c68:	d014      	beq.n	8009c94 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d00f      	beq.n	8009c94 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c7a:	f043 0204 	orr.w	r2, r3, #4
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	699a      	ldr	r2, [r3, #24]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c92:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d00f      	beq.n	8009cbe <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ca4:	f043 0201 	orr.w	r2, r3, #1
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	699a      	ldr	r2, [r3, #24]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009cbc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d00f      	beq.n	8009ce8 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cce:	f043 0208 	orr.w	r2, r3, #8
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	699a      	ldr	r2, [r3, #24]
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009ce6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8009cf8:	bf00      	nop
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	603b      	str	r3, [r7, #0]
 8009d10:	4613      	mov	r3, r2
 8009d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009d14:	e010      	b.n	8009d38 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d16:	f7fa fbab 	bl	8004470 <HAL_GetTick>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	69bb      	ldr	r3, [r7, #24]
 8009d1e:	1ad3      	subs	r3, r2, r3
 8009d20:	683a      	ldr	r2, [r7, #0]
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d803      	bhi.n	8009d2e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d2c:	d102      	bne.n	8009d34 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d101      	bne.n	8009d38 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e00f      	b.n	8009d58 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	695a      	ldr	r2, [r3, #20]
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	4013      	ands	r3, r2
 8009d42:	68ba      	ldr	r2, [r7, #8]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	bf0c      	ite	eq
 8009d48:	2301      	moveq	r3, #1
 8009d4a:	2300      	movne	r3, #0
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	461a      	mov	r2, r3
 8009d50:	79fb      	ldrb	r3, [r7, #7]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d0df      	beq.n	8009d16 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009d56:	2300      	movs	r3, #0
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b085      	sub	sp, #20
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d6c:	095b      	lsrs	r3, r3, #5
 8009d6e:	3301      	adds	r3, #1
 8009d70:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	68db      	ldr	r3, [r3, #12]
 8009d76:	3301      	adds	r3, #1
 8009d78:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	3307      	adds	r3, #7
 8009d7e:	08db      	lsrs	r3, r3, #3
 8009d80:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	68fa      	ldr	r2, [r7, #12]
 8009d86:	fb02 f303 	mul.w	r3, r2, r3
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8009d96:	b480      	push	{r7}
 8009d98:	b083      	sub	sp, #12
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
 8009d9e:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	d12e      	bne.n	8009e0a <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009db2:	2b01      	cmp	r3, #1
 8009db4:	d101      	bne.n	8009dba <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8009db6:	2302      	movs	r3, #2
 8009db8:	e028      	b.n	8009e0c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2202      	movs	r2, #2
 8009dc6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f022 0201 	bic.w	r2, r2, #1
 8009dd8:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8009de6:	ea42 0103 	orr.w	r1, r2, r3
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	689a      	ldr	r2, [r3, #8]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	430a      	orrs	r2, r1
 8009df4:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2200      	movs	r2, #0
 8009e02:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009e06:	2300      	movs	r3, #0
 8009e08:	e000      	b.n	8009e0c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8009e0a:	2301      	movs	r3, #1
  }
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	370c      	adds	r7, #12
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr

08009e18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b082      	sub	sp, #8
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d101      	bne.n	8009e2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e049      	b.n	8009ebe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d106      	bne.n	8009e44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f7f8 f99e 	bl	8002180 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2202      	movs	r2, #2
 8009e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681a      	ldr	r2, [r3, #0]
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	3304      	adds	r3, #4
 8009e54:	4619      	mov	r1, r3
 8009e56:	4610      	mov	r0, r2
 8009e58:	f000 ff3e 	bl	800acd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2201      	movs	r2, #1
 8009e60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2201      	movs	r2, #1
 8009e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2201      	movs	r2, #1
 8009e70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2201      	movs	r2, #1
 8009eb0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ebc:	2300      	movs	r3, #0
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3708      	adds	r7, #8
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}

08009ec6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009ec6:	b580      	push	{r7, lr}
 8009ec8:	b082      	sub	sp, #8
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d101      	bne.n	8009ed8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e049      	b.n	8009f6c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d106      	bne.n	8009ef2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f000 f841 	bl	8009f74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2202      	movs	r2, #2
 8009ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	3304      	adds	r3, #4
 8009f02:	4619      	mov	r1, r3
 8009f04:	4610      	mov	r0, r2
 8009f06:	f000 fee7 	bl	800acd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2201      	movs	r2, #1
 8009f16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2201      	movs	r2, #1
 8009f26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2201      	movs	r2, #1
 8009f36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2201      	movs	r2, #1
 8009f46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2201      	movs	r2, #1
 8009f56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2201      	movs	r2, #1
 8009f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f6a:	2300      	movs	r3, #0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b083      	sub	sp, #12
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009f7c:	bf00      	nop
 8009f7e:	370c      	adds	r7, #12
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b086      	sub	sp, #24
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	60f8      	str	r0, [r7, #12]
 8009f90:	60b9      	str	r1, [r7, #8]
 8009f92:	607a      	str	r2, [r7, #4]
 8009f94:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009f96:	2300      	movs	r3, #0
 8009f98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d109      	bne.n	8009fb4 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	bf0c      	ite	eq
 8009fac:	2301      	moveq	r3, #1
 8009fae:	2300      	movne	r3, #0
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	e03c      	b.n	800a02e <HAL_TIM_PWM_Start_DMA+0xa6>
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	2b04      	cmp	r3, #4
 8009fb8:	d109      	bne.n	8009fce <HAL_TIM_PWM_Start_DMA+0x46>
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	bf0c      	ite	eq
 8009fc6:	2301      	moveq	r3, #1
 8009fc8:	2300      	movne	r3, #0
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	e02f      	b.n	800a02e <HAL_TIM_PWM_Start_DMA+0xa6>
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	2b08      	cmp	r3, #8
 8009fd2:	d109      	bne.n	8009fe8 <HAL_TIM_PWM_Start_DMA+0x60>
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	2b02      	cmp	r3, #2
 8009fde:	bf0c      	ite	eq
 8009fe0:	2301      	moveq	r3, #1
 8009fe2:	2300      	movne	r3, #0
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	e022      	b.n	800a02e <HAL_TIM_PWM_Start_DMA+0xa6>
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	2b0c      	cmp	r3, #12
 8009fec:	d109      	bne.n	800a002 <HAL_TIM_PWM_Start_DMA+0x7a>
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b02      	cmp	r3, #2
 8009ff8:	bf0c      	ite	eq
 8009ffa:	2301      	moveq	r3, #1
 8009ffc:	2300      	movne	r3, #0
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	e015      	b.n	800a02e <HAL_TIM_PWM_Start_DMA+0xa6>
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	2b10      	cmp	r3, #16
 800a006:	d109      	bne.n	800a01c <HAL_TIM_PWM_Start_DMA+0x94>
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	2b02      	cmp	r3, #2
 800a012:	bf0c      	ite	eq
 800a014:	2301      	moveq	r3, #1
 800a016:	2300      	movne	r3, #0
 800a018:	b2db      	uxtb	r3, r3
 800a01a:	e008      	b.n	800a02e <HAL_TIM_PWM_Start_DMA+0xa6>
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a022:	b2db      	uxtb	r3, r3
 800a024:	2b02      	cmp	r3, #2
 800a026:	bf0c      	ite	eq
 800a028:	2301      	moveq	r3, #1
 800a02a:	2300      	movne	r3, #0
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d001      	beq.n	800a036 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800a032:	2302      	movs	r3, #2
 800a034:	e202      	b.n	800a43c <HAL_TIM_PWM_Start_DMA+0x4b4>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d109      	bne.n	800a050 <HAL_TIM_PWM_Start_DMA+0xc8>
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a042:	b2db      	uxtb	r3, r3
 800a044:	2b01      	cmp	r3, #1
 800a046:	bf0c      	ite	eq
 800a048:	2301      	moveq	r3, #1
 800a04a:	2300      	movne	r3, #0
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	e03c      	b.n	800a0ca <HAL_TIM_PWM_Start_DMA+0x142>
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	2b04      	cmp	r3, #4
 800a054:	d109      	bne.n	800a06a <HAL_TIM_PWM_Start_DMA+0xe2>
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a05c:	b2db      	uxtb	r3, r3
 800a05e:	2b01      	cmp	r3, #1
 800a060:	bf0c      	ite	eq
 800a062:	2301      	moveq	r3, #1
 800a064:	2300      	movne	r3, #0
 800a066:	b2db      	uxtb	r3, r3
 800a068:	e02f      	b.n	800a0ca <HAL_TIM_PWM_Start_DMA+0x142>
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	2b08      	cmp	r3, #8
 800a06e:	d109      	bne.n	800a084 <HAL_TIM_PWM_Start_DMA+0xfc>
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b01      	cmp	r3, #1
 800a07a:	bf0c      	ite	eq
 800a07c:	2301      	moveq	r3, #1
 800a07e:	2300      	movne	r3, #0
 800a080:	b2db      	uxtb	r3, r3
 800a082:	e022      	b.n	800a0ca <HAL_TIM_PWM_Start_DMA+0x142>
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	2b0c      	cmp	r3, #12
 800a088:	d109      	bne.n	800a09e <HAL_TIM_PWM_Start_DMA+0x116>
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a090:	b2db      	uxtb	r3, r3
 800a092:	2b01      	cmp	r3, #1
 800a094:	bf0c      	ite	eq
 800a096:	2301      	moveq	r3, #1
 800a098:	2300      	movne	r3, #0
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	e015      	b.n	800a0ca <HAL_TIM_PWM_Start_DMA+0x142>
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	2b10      	cmp	r3, #16
 800a0a2:	d109      	bne.n	800a0b8 <HAL_TIM_PWM_Start_DMA+0x130>
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	bf0c      	ite	eq
 800a0b0:	2301      	moveq	r3, #1
 800a0b2:	2300      	movne	r3, #0
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	e008      	b.n	800a0ca <HAL_TIM_PWM_Start_DMA+0x142>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	bf0c      	ite	eq
 800a0c4:	2301      	moveq	r3, #1
 800a0c6:	2300      	movne	r3, #0
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d034      	beq.n	800a138 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d002      	beq.n	800a0da <HAL_TIM_PWM_Start_DMA+0x152>
 800a0d4:	887b      	ldrh	r3, [r7, #2]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d101      	bne.n	800a0de <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	e1ae      	b.n	800a43c <HAL_TIM_PWM_Start_DMA+0x4b4>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d104      	bne.n	800a0ee <HAL_TIM_PWM_Start_DMA+0x166>
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2202      	movs	r2, #2
 800a0e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a0ec:	e026      	b.n	800a13c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	2b04      	cmp	r3, #4
 800a0f2:	d104      	bne.n	800a0fe <HAL_TIM_PWM_Start_DMA+0x176>
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2202      	movs	r2, #2
 800a0f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a0fc:	e01e      	b.n	800a13c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	2b08      	cmp	r3, #8
 800a102:	d104      	bne.n	800a10e <HAL_TIM_PWM_Start_DMA+0x186>
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2202      	movs	r2, #2
 800a108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a10c:	e016      	b.n	800a13c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	2b0c      	cmp	r3, #12
 800a112:	d104      	bne.n	800a11e <HAL_TIM_PWM_Start_DMA+0x196>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2202      	movs	r2, #2
 800a118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a11c:	e00e      	b.n	800a13c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	2b10      	cmp	r3, #16
 800a122:	d104      	bne.n	800a12e <HAL_TIM_PWM_Start_DMA+0x1a6>
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2202      	movs	r2, #2
 800a128:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a12c:	e006      	b.n	800a13c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2202      	movs	r2, #2
 800a132:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a136:	e001      	b.n	800a13c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e17f      	b.n	800a43c <HAL_TIM_PWM_Start_DMA+0x4b4>
  }

  switch (Channel)
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	2b0c      	cmp	r3, #12
 800a140:	f200 80ae 	bhi.w	800a2a0 <HAL_TIM_PWM_Start_DMA+0x318>
 800a144:	a201      	add	r2, pc, #4	@ (adr r2, 800a14c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800a146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a14a:	bf00      	nop
 800a14c:	0800a181 	.word	0x0800a181
 800a150:	0800a2a1 	.word	0x0800a2a1
 800a154:	0800a2a1 	.word	0x0800a2a1
 800a158:	0800a2a1 	.word	0x0800a2a1
 800a15c:	0800a1c9 	.word	0x0800a1c9
 800a160:	0800a2a1 	.word	0x0800a2a1
 800a164:	0800a2a1 	.word	0x0800a2a1
 800a168:	0800a2a1 	.word	0x0800a2a1
 800a16c:	0800a211 	.word	0x0800a211
 800a170:	0800a2a1 	.word	0x0800a2a1
 800a174:	0800a2a1 	.word	0x0800a2a1
 800a178:	0800a2a1 	.word	0x0800a2a1
 800a17c:	0800a259 	.word	0x0800a259
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a184:	4a67      	ldr	r2, [pc, #412]	@ (800a324 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a186:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a18c:	4a66      	ldr	r2, [pc, #408]	@ (800a328 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a18e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a194:	4a65      	ldr	r2, [pc, #404]	@ (800a32c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a196:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a19c:	6879      	ldr	r1, [r7, #4]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	3334      	adds	r3, #52	@ 0x34
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	887b      	ldrh	r3, [r7, #2]
 800a1a8:	f000 fc96 	bl	800aad8 <TIM_DMA_Start_IT>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d001      	beq.n	800a1b6 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	e142      	b.n	800a43c <HAL_TIM_PWM_Start_DMA+0x4b4>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	68da      	ldr	r2, [r3, #12]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a1c4:	60da      	str	r2, [r3, #12]
      break;
 800a1c6:	e06e      	b.n	800a2a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1cc:	4a55      	ldr	r2, [pc, #340]	@ (800a324 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a1ce:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1d4:	4a54      	ldr	r2, [pc, #336]	@ (800a328 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a1d6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1dc:	4a53      	ldr	r2, [pc, #332]	@ (800a32c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a1de:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a1e4:	6879      	ldr	r1, [r7, #4]
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	3338      	adds	r3, #56	@ 0x38
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	887b      	ldrh	r3, [r7, #2]
 800a1f0:	f000 fc72 	bl	800aad8 <TIM_DMA_Start_IT>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d001      	beq.n	800a1fe <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e11e      	b.n	800a43c <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68da      	ldr	r2, [r3, #12]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a20c:	60da      	str	r2, [r3, #12]
      break;
 800a20e:	e04a      	b.n	800a2a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a214:	4a43      	ldr	r2, [pc, #268]	@ (800a324 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a216:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a21c:	4a42      	ldr	r2, [pc, #264]	@ (800a328 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a21e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a224:	4a41      	ldr	r2, [pc, #260]	@ (800a32c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a226:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a22c:	6879      	ldr	r1, [r7, #4]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	333c      	adds	r3, #60	@ 0x3c
 800a234:	461a      	mov	r2, r3
 800a236:	887b      	ldrh	r3, [r7, #2]
 800a238:	f000 fc4e 	bl	800aad8 <TIM_DMA_Start_IT>
 800a23c:	4603      	mov	r3, r0
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d001      	beq.n	800a246 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a242:	2301      	movs	r3, #1
 800a244:	e0fa      	b.n	800a43c <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	68da      	ldr	r2, [r3, #12]
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a254:	60da      	str	r2, [r3, #12]
      break;
 800a256:	e026      	b.n	800a2a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a25c:	4a31      	ldr	r2, [pc, #196]	@ (800a324 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a25e:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a264:	4a30      	ldr	r2, [pc, #192]	@ (800a328 <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a266:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a26c:	4a2f      	ldr	r2, [pc, #188]	@ (800a32c <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a26e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a274:	6879      	ldr	r1, [r7, #4]
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3340      	adds	r3, #64	@ 0x40
 800a27c:	461a      	mov	r2, r3
 800a27e:	887b      	ldrh	r3, [r7, #2]
 800a280:	f000 fc2a 	bl	800aad8 <TIM_DMA_Start_IT>
 800a284:	4603      	mov	r3, r0
 800a286:	2b00      	cmp	r3, #0
 800a288:	d001      	beq.n	800a28e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a28a:	2301      	movs	r3, #1
 800a28c:	e0d6      	b.n	800a43c <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68da      	ldr	r2, [r3, #12]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a29c:	60da      	str	r2, [r3, #12]
      break;
 800a29e:	e002      	b.n	800a2a6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	75fb      	strb	r3, [r7, #23]
      break;
 800a2a4:	bf00      	nop
  }

  if (status == HAL_OK)
 800a2a6:	7dfb      	ldrb	r3, [r7, #23]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	f040 80c6 	bne.w	800a43a <HAL_TIM_PWM_Start_DMA+0x4b2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	68b9      	ldr	r1, [r7, #8]
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f001 fa86 	bl	800b7c8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a1b      	ldr	r2, [pc, #108]	@ (800a330 <HAL_TIM_PWM_Start_DMA+0x3a8>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d02c      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a1a      	ldr	r2, [pc, #104]	@ (800a334 <HAL_TIM_PWM_Start_DMA+0x3ac>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d027      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a18      	ldr	r2, [pc, #96]	@ (800a338 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d022      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a17      	ldr	r2, [pc, #92]	@ (800a33c <HAL_TIM_PWM_Start_DMA+0x3b4>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d01d      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a15      	ldr	r2, [pc, #84]	@ (800a340 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d018      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a14      	ldr	r2, [pc, #80]	@ (800a344 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d013      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a12      	ldr	r2, [pc, #72]	@ (800a348 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d00e      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4a11      	ldr	r2, [pc, #68]	@ (800a34c <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d009      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a0f      	ldr	r2, [pc, #60]	@ (800a350 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d004      	beq.n	800a320 <HAL_TIM_PWM_Start_DMA+0x398>
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a0e      	ldr	r2, [pc, #56]	@ (800a354 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d11b      	bne.n	800a358 <HAL_TIM_PWM_Start_DMA+0x3d0>
 800a320:	2301      	movs	r3, #1
 800a322:	e01a      	b.n	800a35a <HAL_TIM_PWM_Start_DMA+0x3d2>
 800a324:	0800ac09 	.word	0x0800ac09
 800a328:	0800ac71 	.word	0x0800ac71
 800a32c:	0800ab77 	.word	0x0800ab77
 800a330:	40012c00 	.word	0x40012c00
 800a334:	50012c00 	.word	0x50012c00
 800a338:	40013400 	.word	0x40013400
 800a33c:	50013400 	.word	0x50013400
 800a340:	40014000 	.word	0x40014000
 800a344:	50014000 	.word	0x50014000
 800a348:	40014400 	.word	0x40014400
 800a34c:	50014400 	.word	0x50014400
 800a350:	40014800 	.word	0x40014800
 800a354:	50014800 	.word	0x50014800
 800a358:	2300      	movs	r3, #0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d007      	beq.n	800a36e <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a36c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a34      	ldr	r2, [pc, #208]	@ (800a444 <HAL_TIM_PWM_Start_DMA+0x4bc>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d040      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a32      	ldr	r2, [pc, #200]	@ (800a448 <HAL_TIM_PWM_Start_DMA+0x4c0>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d03b      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a38a:	d036      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a394:	d031      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4a2c      	ldr	r2, [pc, #176]	@ (800a44c <HAL_TIM_PWM_Start_DMA+0x4c4>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d02c      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4a2a      	ldr	r2, [pc, #168]	@ (800a450 <HAL_TIM_PWM_Start_DMA+0x4c8>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d027      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a29      	ldr	r2, [pc, #164]	@ (800a454 <HAL_TIM_PWM_Start_DMA+0x4cc>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d022      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	4a27      	ldr	r2, [pc, #156]	@ (800a458 <HAL_TIM_PWM_Start_DMA+0x4d0>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d01d      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4a26      	ldr	r2, [pc, #152]	@ (800a45c <HAL_TIM_PWM_Start_DMA+0x4d4>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d018      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a24      	ldr	r2, [pc, #144]	@ (800a460 <HAL_TIM_PWM_Start_DMA+0x4d8>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d013      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a23      	ldr	r2, [pc, #140]	@ (800a464 <HAL_TIM_PWM_Start_DMA+0x4dc>)
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d00e      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a21      	ldr	r2, [pc, #132]	@ (800a468 <HAL_TIM_PWM_Start_DMA+0x4e0>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d009      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a20      	ldr	r2, [pc, #128]	@ (800a46c <HAL_TIM_PWM_Start_DMA+0x4e4>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d004      	beq.n	800a3fa <HAL_TIM_PWM_Start_DMA+0x472>
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4a1e      	ldr	r2, [pc, #120]	@ (800a470 <HAL_TIM_PWM_Start_DMA+0x4e8>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d115      	bne.n	800a426 <HAL_TIM_PWM_Start_DMA+0x49e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	689a      	ldr	r2, [r3, #8]
 800a400:	4b1c      	ldr	r3, [pc, #112]	@ (800a474 <HAL_TIM_PWM_Start_DMA+0x4ec>)
 800a402:	4013      	ands	r3, r2
 800a404:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	2b06      	cmp	r3, #6
 800a40a:	d015      	beq.n	800a438 <HAL_TIM_PWM_Start_DMA+0x4b0>
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a412:	d011      	beq.n	800a438 <HAL_TIM_PWM_Start_DMA+0x4b0>
      {
        __HAL_TIM_ENABLE(htim);
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f042 0201 	orr.w	r2, r2, #1
 800a422:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a424:	e008      	b.n	800a438 <HAL_TIM_PWM_Start_DMA+0x4b0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f042 0201 	orr.w	r2, r2, #1
 800a434:	601a      	str	r2, [r3, #0]
 800a436:	e000      	b.n	800a43a <HAL_TIM_PWM_Start_DMA+0x4b2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a438:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800a43a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3718      	adds	r7, #24
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}
 800a444:	40012c00 	.word	0x40012c00
 800a448:	50012c00 	.word	0x50012c00
 800a44c:	40000400 	.word	0x40000400
 800a450:	50000400 	.word	0x50000400
 800a454:	40000800 	.word	0x40000800
 800a458:	50000800 	.word	0x50000800
 800a45c:	40000c00 	.word	0x40000c00
 800a460:	50000c00 	.word	0x50000c00
 800a464:	40013400 	.word	0x40013400
 800a468:	50013400 	.word	0x50013400
 800a46c:	40014000 	.word	0x40014000
 800a470:	50014000 	.word	0x50014000
 800a474:	00010007 	.word	0x00010007

0800a478 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a482:	2300      	movs	r3, #0
 800a484:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	2b0c      	cmp	r3, #12
 800a48a:	d855      	bhi.n	800a538 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800a48c:	a201      	add	r2, pc, #4	@ (adr r2, 800a494 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800a48e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a492:	bf00      	nop
 800a494:	0800a4c9 	.word	0x0800a4c9
 800a498:	0800a539 	.word	0x0800a539
 800a49c:	0800a539 	.word	0x0800a539
 800a4a0:	0800a539 	.word	0x0800a539
 800a4a4:	0800a4e5 	.word	0x0800a4e5
 800a4a8:	0800a539 	.word	0x0800a539
 800a4ac:	0800a539 	.word	0x0800a539
 800a4b0:	0800a539 	.word	0x0800a539
 800a4b4:	0800a501 	.word	0x0800a501
 800a4b8:	0800a539 	.word	0x0800a539
 800a4bc:	0800a539 	.word	0x0800a539
 800a4c0:	0800a539 	.word	0x0800a539
 800a4c4:	0800a51d 	.word	0x0800a51d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	68da      	ldr	r2, [r3, #12]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a4d6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f7fa fb37 	bl	8004b50 <HAL_DMA_Abort_IT>
      break;
 800a4e2:	e02c      	b.n	800a53e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	68da      	ldr	r2, [r3, #12]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a4f2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f7fa fb29 	bl	8004b50 <HAL_DMA_Abort_IT>
      break;
 800a4fe:	e01e      	b.n	800a53e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	68da      	ldr	r2, [r3, #12]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a50e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a514:	4618      	mov	r0, r3
 800a516:	f7fa fb1b 	bl	8004b50 <HAL_DMA_Abort_IT>
      break;
 800a51a:	e010      	b.n	800a53e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	68da      	ldr	r2, [r3, #12]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a52a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a530:	4618      	mov	r0, r3
 800a532:	f7fa fb0d 	bl	8004b50 <HAL_DMA_Abort_IT>
      break;
 800a536:	e002      	b.n	800a53e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800a538:	2301      	movs	r3, #1
 800a53a:	73fb      	strb	r3, [r7, #15]
      break;
 800a53c:	bf00      	nop
  }

  if (status == HAL_OK)
 800a53e:	7bfb      	ldrb	r3, [r7, #15]
 800a540:	2b00      	cmp	r3, #0
 800a542:	f040 809a 	bne.w	800a67a <HAL_TIM_PWM_Stop_DMA+0x202>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	2200      	movs	r2, #0
 800a54c:	6839      	ldr	r1, [r7, #0]
 800a54e:	4618      	mov	r0, r3
 800a550:	f001 f93a 	bl	800b7c8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4a4a      	ldr	r2, [pc, #296]	@ (800a684 <HAL_TIM_PWM_Stop_DMA+0x20c>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d02c      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a49      	ldr	r2, [pc, #292]	@ (800a688 <HAL_TIM_PWM_Stop_DMA+0x210>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d027      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a47      	ldr	r2, [pc, #284]	@ (800a68c <HAL_TIM_PWM_Stop_DMA+0x214>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d022      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a46      	ldr	r2, [pc, #280]	@ (800a690 <HAL_TIM_PWM_Stop_DMA+0x218>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d01d      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a44      	ldr	r2, [pc, #272]	@ (800a694 <HAL_TIM_PWM_Stop_DMA+0x21c>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d018      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a43      	ldr	r2, [pc, #268]	@ (800a698 <HAL_TIM_PWM_Stop_DMA+0x220>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d013      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a41      	ldr	r2, [pc, #260]	@ (800a69c <HAL_TIM_PWM_Stop_DMA+0x224>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d00e      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a40      	ldr	r2, [pc, #256]	@ (800a6a0 <HAL_TIM_PWM_Stop_DMA+0x228>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d009      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a3e      	ldr	r2, [pc, #248]	@ (800a6a4 <HAL_TIM_PWM_Stop_DMA+0x22c>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d004      	beq.n	800a5b8 <HAL_TIM_PWM_Stop_DMA+0x140>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a3d      	ldr	r2, [pc, #244]	@ (800a6a8 <HAL_TIM_PWM_Stop_DMA+0x230>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d101      	bne.n	800a5bc <HAL_TIM_PWM_Stop_DMA+0x144>
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e000      	b.n	800a5be <HAL_TIM_PWM_Stop_DMA+0x146>
 800a5bc:	2300      	movs	r3, #0
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d017      	beq.n	800a5f2 <HAL_TIM_PWM_Stop_DMA+0x17a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	6a1a      	ldr	r2, [r3, #32]
 800a5c8:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a5cc:	4013      	ands	r3, r2
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d10f      	bne.n	800a5f2 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	6a1a      	ldr	r2, [r3, #32]
 800a5d8:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a5dc:	4013      	ands	r3, r2
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d107      	bne.n	800a5f2 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a5f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	6a1a      	ldr	r2, [r3, #32]
 800a5f8:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a5fc:	4013      	ands	r3, r2
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d10f      	bne.n	800a622 <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	6a1a      	ldr	r2, [r3, #32]
 800a608:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a60c:	4013      	ands	r3, r2
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d107      	bne.n	800a622 <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	681a      	ldr	r2, [r3, #0]
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f022 0201 	bic.w	r2, r2, #1
 800a620:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d104      	bne.n	800a632 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2201      	movs	r2, #1
 800a62c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a630:	e023      	b.n	800a67a <HAL_TIM_PWM_Stop_DMA+0x202>
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	2b04      	cmp	r3, #4
 800a636:	d104      	bne.n	800a642 <HAL_TIM_PWM_Stop_DMA+0x1ca>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2201      	movs	r2, #1
 800a63c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a640:	e01b      	b.n	800a67a <HAL_TIM_PWM_Stop_DMA+0x202>
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	2b08      	cmp	r3, #8
 800a646:	d104      	bne.n	800a652 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a650:	e013      	b.n	800a67a <HAL_TIM_PWM_Stop_DMA+0x202>
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	2b0c      	cmp	r3, #12
 800a656:	d104      	bne.n	800a662 <HAL_TIM_PWM_Stop_DMA+0x1ea>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2201      	movs	r2, #1
 800a65c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a660:	e00b      	b.n	800a67a <HAL_TIM_PWM_Stop_DMA+0x202>
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	2b10      	cmp	r3, #16
 800a666:	d104      	bne.n	800a672 <HAL_TIM_PWM_Stop_DMA+0x1fa>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2201      	movs	r2, #1
 800a66c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a670:	e003      	b.n	800a67a <HAL_TIM_PWM_Stop_DMA+0x202>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2201      	movs	r2, #1
 800a676:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800a67a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3710      	adds	r7, #16
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	40012c00 	.word	0x40012c00
 800a688:	50012c00 	.word	0x50012c00
 800a68c:	40013400 	.word	0x40013400
 800a690:	50013400 	.word	0x50013400
 800a694:	40014000 	.word	0x40014000
 800a698:	50014000 	.word	0x50014000
 800a69c:	40014400 	.word	0x40014400
 800a6a0:	50014400 	.word	0x50014400
 800a6a4:	40014800 	.word	0x40014800
 800a6a8:	50014800 	.word	0x50014800

0800a6ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b086      	sub	sp, #24
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	60f8      	str	r0, [r7, #12]
 800a6b4:	60b9      	str	r1, [r7, #8]
 800a6b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	d101      	bne.n	800a6ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a6c6:	2302      	movs	r3, #2
 800a6c8:	e0ff      	b.n	800a8ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2b14      	cmp	r3, #20
 800a6d6:	f200 80f0 	bhi.w	800a8ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a6da:	a201      	add	r2, pc, #4	@ (adr r2, 800a6e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a6dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6e0:	0800a735 	.word	0x0800a735
 800a6e4:	0800a8bb 	.word	0x0800a8bb
 800a6e8:	0800a8bb 	.word	0x0800a8bb
 800a6ec:	0800a8bb 	.word	0x0800a8bb
 800a6f0:	0800a775 	.word	0x0800a775
 800a6f4:	0800a8bb 	.word	0x0800a8bb
 800a6f8:	0800a8bb 	.word	0x0800a8bb
 800a6fc:	0800a8bb 	.word	0x0800a8bb
 800a700:	0800a7b7 	.word	0x0800a7b7
 800a704:	0800a8bb 	.word	0x0800a8bb
 800a708:	0800a8bb 	.word	0x0800a8bb
 800a70c:	0800a8bb 	.word	0x0800a8bb
 800a710:	0800a7f7 	.word	0x0800a7f7
 800a714:	0800a8bb 	.word	0x0800a8bb
 800a718:	0800a8bb 	.word	0x0800a8bb
 800a71c:	0800a8bb 	.word	0x0800a8bb
 800a720:	0800a839 	.word	0x0800a839
 800a724:	0800a8bb 	.word	0x0800a8bb
 800a728:	0800a8bb 	.word	0x0800a8bb
 800a72c:	0800a8bb 	.word	0x0800a8bb
 800a730:	0800a879 	.word	0x0800a879
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	68b9      	ldr	r1, [r7, #8]
 800a73a:	4618      	mov	r0, r3
 800a73c:	f000 fbd2 	bl	800aee4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	699a      	ldr	r2, [r3, #24]
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f042 0208 	orr.w	r2, r2, #8
 800a74e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	699a      	ldr	r2, [r3, #24]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f022 0204 	bic.w	r2, r2, #4
 800a75e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	6999      	ldr	r1, [r3, #24]
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	691a      	ldr	r2, [r3, #16]
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	430a      	orrs	r2, r1
 800a770:	619a      	str	r2, [r3, #24]
      break;
 800a772:	e0a5      	b.n	800a8c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	68b9      	ldr	r1, [r7, #8]
 800a77a:	4618      	mov	r0, r3
 800a77c:	f000 fc74 	bl	800b068 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	699a      	ldr	r2, [r3, #24]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a78e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	699a      	ldr	r2, [r3, #24]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a79e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	6999      	ldr	r1, [r3, #24]
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	691b      	ldr	r3, [r3, #16]
 800a7aa:	021a      	lsls	r2, r3, #8
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	430a      	orrs	r2, r1
 800a7b2:	619a      	str	r2, [r3, #24]
      break;
 800a7b4:	e084      	b.n	800a8c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	68b9      	ldr	r1, [r7, #8]
 800a7bc:	4618      	mov	r0, r3
 800a7be:	f000 fd03 	bl	800b1c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	69da      	ldr	r2, [r3, #28]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f042 0208 	orr.w	r2, r2, #8
 800a7d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	69da      	ldr	r2, [r3, #28]
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f022 0204 	bic.w	r2, r2, #4
 800a7e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	69d9      	ldr	r1, [r3, #28]
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	691a      	ldr	r2, [r3, #16]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	430a      	orrs	r2, r1
 800a7f2:	61da      	str	r2, [r3, #28]
      break;
 800a7f4:	e064      	b.n	800a8c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68b9      	ldr	r1, [r7, #8]
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f000 fd91 	bl	800b324 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	69da      	ldr	r2, [r3, #28]
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a810:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	69da      	ldr	r2, [r3, #28]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a820:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	69d9      	ldr	r1, [r3, #28]
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	691b      	ldr	r3, [r3, #16]
 800a82c:	021a      	lsls	r2, r3, #8
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	430a      	orrs	r2, r1
 800a834:	61da      	str	r2, [r3, #28]
      break;
 800a836:	e043      	b.n	800a8c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68b9      	ldr	r1, [r7, #8]
 800a83e:	4618      	mov	r0, r3
 800a840:	f000 fe20 	bl	800b484 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f042 0208 	orr.w	r2, r2, #8
 800a852:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f022 0204 	bic.w	r2, r2, #4
 800a862:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	691a      	ldr	r2, [r3, #16]
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	430a      	orrs	r2, r1
 800a874:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a876:	e023      	b.n	800a8c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	68b9      	ldr	r1, [r7, #8]
 800a87e:	4618      	mov	r0, r3
 800a880:	f000 fe82 	bl	800b588 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a892:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a8a2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	691b      	ldr	r3, [r3, #16]
 800a8ae:	021a      	lsls	r2, r3, #8
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	430a      	orrs	r2, r1
 800a8b6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a8b8:	e002      	b.n	800a8c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	75fb      	strb	r3, [r7, #23]
      break;
 800a8be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a8c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3718      	adds	r7, #24
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}
 800a8d2:	bf00      	nop

0800a8d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b084      	sub	sp, #16
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	d101      	bne.n	800a8f0 <HAL_TIM_ConfigClockSource+0x1c>
 800a8ec:	2302      	movs	r3, #2
 800a8ee:	e0e6      	b.n	800aabe <HAL_TIM_ConfigClockSource+0x1ea>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2202      	movs	r2, #2
 800a8fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a90e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a91a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	68ba      	ldr	r2, [r7, #8]
 800a922:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a67      	ldr	r2, [pc, #412]	@ (800aac8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	f000 80b1 	beq.w	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a930:	4a65      	ldr	r2, [pc, #404]	@ (800aac8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a932:	4293      	cmp	r3, r2
 800a934:	f200 80b6 	bhi.w	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a938:	4a64      	ldr	r2, [pc, #400]	@ (800aacc <HAL_TIM_ConfigClockSource+0x1f8>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	f000 80a9 	beq.w	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a940:	4a62      	ldr	r2, [pc, #392]	@ (800aacc <HAL_TIM_ConfigClockSource+0x1f8>)
 800a942:	4293      	cmp	r3, r2
 800a944:	f200 80ae 	bhi.w	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a948:	4a61      	ldr	r2, [pc, #388]	@ (800aad0 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	f000 80a1 	beq.w	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a950:	4a5f      	ldr	r2, [pc, #380]	@ (800aad0 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a952:	4293      	cmp	r3, r2
 800a954:	f200 80a6 	bhi.w	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a958:	4a5e      	ldr	r2, [pc, #376]	@ (800aad4 <HAL_TIM_ConfigClockSource+0x200>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	f000 8099 	beq.w	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a960:	4a5c      	ldr	r2, [pc, #368]	@ (800aad4 <HAL_TIM_ConfigClockSource+0x200>)
 800a962:	4293      	cmp	r3, r2
 800a964:	f200 809e 	bhi.w	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a968:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a96c:	f000 8091 	beq.w	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a970:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a974:	f200 8096 	bhi.w	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a978:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a97c:	f000 8089 	beq.w	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a980:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a984:	f200 808e 	bhi.w	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a988:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a98c:	d03e      	beq.n	800aa0c <HAL_TIM_ConfigClockSource+0x138>
 800a98e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a992:	f200 8087 	bhi.w	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a996:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a99a:	f000 8086 	beq.w	800aaaa <HAL_TIM_ConfigClockSource+0x1d6>
 800a99e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9a2:	d87f      	bhi.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a9a4:	2b70      	cmp	r3, #112	@ 0x70
 800a9a6:	d01a      	beq.n	800a9de <HAL_TIM_ConfigClockSource+0x10a>
 800a9a8:	2b70      	cmp	r3, #112	@ 0x70
 800a9aa:	d87b      	bhi.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a9ac:	2b60      	cmp	r3, #96	@ 0x60
 800a9ae:	d050      	beq.n	800aa52 <HAL_TIM_ConfigClockSource+0x17e>
 800a9b0:	2b60      	cmp	r3, #96	@ 0x60
 800a9b2:	d877      	bhi.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a9b4:	2b50      	cmp	r3, #80	@ 0x50
 800a9b6:	d03c      	beq.n	800aa32 <HAL_TIM_ConfigClockSource+0x15e>
 800a9b8:	2b50      	cmp	r3, #80	@ 0x50
 800a9ba:	d873      	bhi.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a9bc:	2b40      	cmp	r3, #64	@ 0x40
 800a9be:	d058      	beq.n	800aa72 <HAL_TIM_ConfigClockSource+0x19e>
 800a9c0:	2b40      	cmp	r3, #64	@ 0x40
 800a9c2:	d86f      	bhi.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a9c4:	2b30      	cmp	r3, #48	@ 0x30
 800a9c6:	d064      	beq.n	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a9c8:	2b30      	cmp	r3, #48	@ 0x30
 800a9ca:	d86b      	bhi.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a9cc:	2b20      	cmp	r3, #32
 800a9ce:	d060      	beq.n	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a9d0:	2b20      	cmp	r3, #32
 800a9d2:	d867      	bhi.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d05c      	beq.n	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a9d8:	2b10      	cmp	r3, #16
 800a9da:	d05a      	beq.n	800aa92 <HAL_TIM_ConfigClockSource+0x1be>
 800a9dc:	e062      	b.n	800aaa4 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a9ee:	f000 fecb 	bl	800b788 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	689b      	ldr	r3, [r3, #8]
 800a9f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aa00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	609a      	str	r2, [r3, #8]
      break;
 800aa0a:	e04f      	b.n	800aaac <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aa1c:	f000 feb4 	bl	800b788 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	689a      	ldr	r2, [r3, #8]
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aa2e:	609a      	str	r2, [r3, #8]
      break;
 800aa30:	e03c      	b.n	800aaac <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa3e:	461a      	mov	r2, r3
 800aa40:	f000 fe26 	bl	800b690 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	2150      	movs	r1, #80	@ 0x50
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 fe7f 	bl	800b74e <TIM_ITRx_SetConfig>
      break;
 800aa50:	e02c      	b.n	800aaac <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa5e:	461a      	mov	r2, r3
 800aa60:	f000 fe45 	bl	800b6ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	2160      	movs	r1, #96	@ 0x60
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f000 fe6f 	bl	800b74e <TIM_ITRx_SetConfig>
      break;
 800aa70:	e01c      	b.n	800aaac <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f000 fe06 	bl	800b690 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	2140      	movs	r1, #64	@ 0x40
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f000 fe5f 	bl	800b74e <TIM_ITRx_SetConfig>
      break;
 800aa90:	e00c      	b.n	800aaac <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681a      	ldr	r2, [r3, #0]
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	4610      	mov	r0, r2
 800aa9e:	f000 fe56 	bl	800b74e <TIM_ITRx_SetConfig>
      break;
 800aaa2:	e003      	b.n	800aaac <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	73fb      	strb	r3, [r7, #15]
      break;
 800aaa8:	e000      	b.n	800aaac <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800aaaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2201      	movs	r2, #1
 800aab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	bf00      	nop
 800aac8:	00100070 	.word	0x00100070
 800aacc:	00100040 	.word	0x00100040
 800aad0:	00100030 	.word	0x00100030
 800aad4:	00100020 	.word	0x00100020

0800aad8 <TIM_DMA_Start_IT>:
  * @param  length   : The size of a source block transfer in byte.
  * @retval HAL status
  */
HAL_StatusTypeDef TIM_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t src, uint32_t dst,
                                   uint32_t length)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b086      	sub	sp, #24
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60f8      	str	r0, [r7, #12]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	607a      	str	r2, [r7, #4]
 800aae4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status ;

  /* Enable the DMA channel */
  if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aaea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d020      	beq.n	800ab34 <TIM_DMA_Start_IT+0x5c>
  {
    if ((hdma->LinkedListQueue != 0U) && (hdma->LinkedListQueue->Head != 0U))
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d019      	beq.n	800ab2e <TIM_DMA_Start_IT+0x56>
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d014      	beq.n	800ab2e <TIM_DMA_Start_IT+0x56>
    {
      /* Enable the DMA channel */
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = length;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	683a      	ldr	r2, [r7, #0]
 800ab0c:	609a      	str	r2, [r3, #8]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = src;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	68ba      	ldr	r2, [r7, #8]
 800ab16:	60da      	str	r2, [r3, #12]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dst;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	687a      	ldr	r2, [r7, #4]
 800ab20:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hdma);
 800ab22:	68f8      	ldr	r0, [r7, #12]
 800ab24:	f7fa fc80 	bl	8005428 <HAL_DMAEx_List_Start_IT>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	75fb      	strb	r3, [r7, #23]
 800ab2c:	e00a      	b.n	800ab44 <TIM_DMA_Start_IT+0x6c>
    }
    else
    {
      status = HAL_ERROR;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	75fb      	strb	r3, [r7, #23]
 800ab32:	e007      	b.n	800ab44 <TIM_DMA_Start_IT+0x6c>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hdma, src, dst, length);
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	68b9      	ldr	r1, [r7, #8]
 800ab3a:	68f8      	ldr	r0, [r7, #12]
 800ab3c:	f7f9 ffa8 	bl	8004a90 <HAL_DMA_Start_IT>
 800ab40:	4603      	mov	r3, r0
 800ab42:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800ab44:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3718      	adds	r7, #24
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ab4e:	b480      	push	{r7}
 800ab50:	b083      	sub	sp, #12
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800ab56:	bf00      	nop
 800ab58:	370c      	adds	r7, #12
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ab62:	b480      	push	{r7}
 800ab64:	b083      	sub	sp, #12
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ab6a:	bf00      	nop
 800ab6c:	370c      	adds	r7, #12
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab74:	4770      	bx	lr

0800ab76 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab76:	b580      	push	{r7, lr}
 800ab78:	b084      	sub	sp, #16
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab82:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab88:	687a      	ldr	r2, [r7, #4]
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d107      	bne.n	800ab9e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2201      	movs	r2, #1
 800ab92:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2201      	movs	r2, #1
 800ab98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab9c:	e02a      	b.n	800abf4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aba2:	687a      	ldr	r2, [r7, #4]
 800aba4:	429a      	cmp	r2, r3
 800aba6:	d107      	bne.n	800abb8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2202      	movs	r2, #2
 800abac:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2201      	movs	r2, #1
 800abb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800abb6:	e01d      	b.n	800abf4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d107      	bne.n	800abd2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	2204      	movs	r2, #4
 800abc6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	2201      	movs	r2, #1
 800abcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800abd0:	e010      	b.n	800abf4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d107      	bne.n	800abec <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	2208      	movs	r2, #8
 800abe0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2201      	movs	r2, #1
 800abe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800abea:	e003      	b.n	800abf4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2201      	movs	r2, #1
 800abf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800abf4:	68f8      	ldr	r0, [r7, #12]
 800abf6:	f7ff ffb4 	bl	800ab62 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2200      	movs	r2, #0
 800abfe:	771a      	strb	r2, [r3, #28]
}
 800ac00:	bf00      	nop
 800ac02:	3710      	adds	r7, #16
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}

0800ac08 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b084      	sub	sp, #16
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac14:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d103      	bne.n	800ac28 <TIM_DMADelayPulseCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2201      	movs	r2, #1
 800ac24:	771a      	strb	r2, [r3, #28]
 800ac26:	e019      	b.n	800ac5c <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac2c:	687a      	ldr	r2, [r7, #4]
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	d103      	bne.n	800ac3a <TIM_DMADelayPulseCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2202      	movs	r2, #2
 800ac36:	771a      	strb	r2, [r3, #28]
 800ac38:	e010      	b.n	800ac5c <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	429a      	cmp	r2, r3
 800ac42:	d103      	bne.n	800ac4c <TIM_DMADelayPulseCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2204      	movs	r2, #4
 800ac48:	771a      	strb	r2, [r3, #28]
 800ac4a:	e007      	b.n	800ac5c <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d102      	bne.n	800ac5c <TIM_DMADelayPulseCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2208      	movs	r2, #8
 800ac5a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac5c:	68f8      	ldr	r0, [r7, #12]
 800ac5e:	f7f7 f86b 	bl	8001d38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2200      	movs	r2, #0
 800ac66:	771a      	strb	r2, [r3, #28]
}
 800ac68:	bf00      	nop
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac7c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d103      	bne.n	800ac90 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	771a      	strb	r2, [r3, #28]
 800ac8e:	e019      	b.n	800acc4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac94:	687a      	ldr	r2, [r7, #4]
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d103      	bne.n	800aca2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2202      	movs	r2, #2
 800ac9e:	771a      	strb	r2, [r3, #28]
 800aca0:	e010      	b.n	800acc4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aca6:	687a      	ldr	r2, [r7, #4]
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d103      	bne.n	800acb4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2204      	movs	r2, #4
 800acb0:	771a      	strb	r2, [r3, #28]
 800acb2:	e007      	b.n	800acc4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	429a      	cmp	r2, r3
 800acbc:	d102      	bne.n	800acc4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2208      	movs	r2, #8
 800acc2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800acc4:	68f8      	ldr	r0, [r7, #12]
 800acc6:	f7ff ff42 	bl	800ab4e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	2200      	movs	r2, #0
 800acce:	771a      	strb	r2, [r3, #28]
}
 800acd0:	bf00      	nop
 800acd2:	3710      	adds	r7, #16
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800acd8:	b480      	push	{r7}
 800acda:	b085      	sub	sp, #20
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	4a6e      	ldr	r2, [pc, #440]	@ (800aea4 <TIM_Base_SetConfig+0x1cc>)
 800acec:	4293      	cmp	r3, r2
 800acee:	d02b      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	4a6d      	ldr	r2, [pc, #436]	@ (800aea8 <TIM_Base_SetConfig+0x1d0>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d027      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acfe:	d023      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad06:	d01f      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4a68      	ldr	r2, [pc, #416]	@ (800aeac <TIM_Base_SetConfig+0x1d4>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d01b      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a67      	ldr	r2, [pc, #412]	@ (800aeb0 <TIM_Base_SetConfig+0x1d8>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d017      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a66      	ldr	r2, [pc, #408]	@ (800aeb4 <TIM_Base_SetConfig+0x1dc>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d013      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	4a65      	ldr	r2, [pc, #404]	@ (800aeb8 <TIM_Base_SetConfig+0x1e0>)
 800ad24:	4293      	cmp	r3, r2
 800ad26:	d00f      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	4a64      	ldr	r2, [pc, #400]	@ (800aebc <TIM_Base_SetConfig+0x1e4>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d00b      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	4a63      	ldr	r2, [pc, #396]	@ (800aec0 <TIM_Base_SetConfig+0x1e8>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d007      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4a62      	ldr	r2, [pc, #392]	@ (800aec4 <TIM_Base_SetConfig+0x1ec>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d003      	beq.n	800ad48 <TIM_Base_SetConfig+0x70>
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	4a61      	ldr	r2, [pc, #388]	@ (800aec8 <TIM_Base_SetConfig+0x1f0>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d108      	bne.n	800ad5a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	685b      	ldr	r3, [r3, #4]
 800ad54:	68fa      	ldr	r2, [r7, #12]
 800ad56:	4313      	orrs	r3, r2
 800ad58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a51      	ldr	r2, [pc, #324]	@ (800aea4 <TIM_Base_SetConfig+0x1cc>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d043      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a50      	ldr	r2, [pc, #320]	@ (800aea8 <TIM_Base_SetConfig+0x1d0>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d03f      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad70:	d03b      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad78:	d037      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	4a4b      	ldr	r2, [pc, #300]	@ (800aeac <TIM_Base_SetConfig+0x1d4>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d033      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a4a      	ldr	r2, [pc, #296]	@ (800aeb0 <TIM_Base_SetConfig+0x1d8>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d02f      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4a49      	ldr	r2, [pc, #292]	@ (800aeb4 <TIM_Base_SetConfig+0x1dc>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d02b      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	4a48      	ldr	r2, [pc, #288]	@ (800aeb8 <TIM_Base_SetConfig+0x1e0>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d027      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	4a47      	ldr	r2, [pc, #284]	@ (800aebc <TIM_Base_SetConfig+0x1e4>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d023      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	4a46      	ldr	r2, [pc, #280]	@ (800aec0 <TIM_Base_SetConfig+0x1e8>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d01f      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	4a45      	ldr	r2, [pc, #276]	@ (800aec4 <TIM_Base_SetConfig+0x1ec>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d01b      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	4a44      	ldr	r2, [pc, #272]	@ (800aec8 <TIM_Base_SetConfig+0x1f0>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d017      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	4a43      	ldr	r2, [pc, #268]	@ (800aecc <TIM_Base_SetConfig+0x1f4>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d013      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	4a42      	ldr	r2, [pc, #264]	@ (800aed0 <TIM_Base_SetConfig+0x1f8>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d00f      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	4a41      	ldr	r2, [pc, #260]	@ (800aed4 <TIM_Base_SetConfig+0x1fc>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d00b      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	4a40      	ldr	r2, [pc, #256]	@ (800aed8 <TIM_Base_SetConfig+0x200>)
 800add6:	4293      	cmp	r3, r2
 800add8:	d007      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	4a3f      	ldr	r2, [pc, #252]	@ (800aedc <TIM_Base_SetConfig+0x204>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d003      	beq.n	800adea <TIM_Base_SetConfig+0x112>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4a3e      	ldr	r2, [pc, #248]	@ (800aee0 <TIM_Base_SetConfig+0x208>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d108      	bne.n	800adfc <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800adf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	68fa      	ldr	r2, [r7, #12]
 800adf8:	4313      	orrs	r3, r2
 800adfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	695b      	ldr	r3, [r3, #20]
 800ae06:	4313      	orrs	r3, r2
 800ae08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	68fa      	ldr	r2, [r7, #12]
 800ae0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	689a      	ldr	r2, [r3, #8]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	681a      	ldr	r2, [r3, #0]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a20      	ldr	r2, [pc, #128]	@ (800aea4 <TIM_Base_SetConfig+0x1cc>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d023      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a1f      	ldr	r2, [pc, #124]	@ (800aea8 <TIM_Base_SetConfig+0x1d0>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d01f      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	4a24      	ldr	r2, [pc, #144]	@ (800aec4 <TIM_Base_SetConfig+0x1ec>)
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d01b      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	4a23      	ldr	r2, [pc, #140]	@ (800aec8 <TIM_Base_SetConfig+0x1f0>)
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d017      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	4a22      	ldr	r2, [pc, #136]	@ (800aecc <TIM_Base_SetConfig+0x1f4>)
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d013      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	4a21      	ldr	r2, [pc, #132]	@ (800aed0 <TIM_Base_SetConfig+0x1f8>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d00f      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a20      	ldr	r2, [pc, #128]	@ (800aed4 <TIM_Base_SetConfig+0x1fc>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d00b      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4a1f      	ldr	r2, [pc, #124]	@ (800aed8 <TIM_Base_SetConfig+0x200>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d007      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a1e      	ldr	r2, [pc, #120]	@ (800aedc <TIM_Base_SetConfig+0x204>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d003      	beq.n	800ae70 <TIM_Base_SetConfig+0x198>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4a1d      	ldr	r2, [pc, #116]	@ (800aee0 <TIM_Base_SetConfig+0x208>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d103      	bne.n	800ae78 <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	691a      	ldr	r2, [r3, #16]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	691b      	ldr	r3, [r3, #16]
 800ae82:	f003 0301 	and.w	r3, r3, #1
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d105      	bne.n	800ae96 <TIM_Base_SetConfig+0x1be>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	691b      	ldr	r3, [r3, #16]
 800ae8e:	f023 0201 	bic.w	r2, r3, #1
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	611a      	str	r2, [r3, #16]
  }
}
 800ae96:	bf00      	nop
 800ae98:	3714      	adds	r7, #20
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop
 800aea4:	40012c00 	.word	0x40012c00
 800aea8:	50012c00 	.word	0x50012c00
 800aeac:	40000400 	.word	0x40000400
 800aeb0:	50000400 	.word	0x50000400
 800aeb4:	40000800 	.word	0x40000800
 800aeb8:	50000800 	.word	0x50000800
 800aebc:	40000c00 	.word	0x40000c00
 800aec0:	50000c00 	.word	0x50000c00
 800aec4:	40013400 	.word	0x40013400
 800aec8:	50013400 	.word	0x50013400
 800aecc:	40014000 	.word	0x40014000
 800aed0:	50014000 	.word	0x50014000
 800aed4:	40014400 	.word	0x40014400
 800aed8:	50014400 	.word	0x50014400
 800aedc:	40014800 	.word	0x40014800
 800aee0:	50014800 	.word	0x50014800

0800aee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b087      	sub	sp, #28
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6a1b      	ldr	r3, [r3, #32]
 800aef2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6a1b      	ldr	r3, [r3, #32]
 800aef8:	f023 0201 	bic.w	r2, r3, #1
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	699b      	ldr	r3, [r3, #24]
 800af0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f023 0303 	bic.w	r3, r3, #3
 800af1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	68fa      	ldr	r2, [r7, #12]
 800af26:	4313      	orrs	r3, r2
 800af28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	f023 0302 	bic.w	r3, r3, #2
 800af30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	689b      	ldr	r3, [r3, #8]
 800af36:	697a      	ldr	r2, [r7, #20]
 800af38:	4313      	orrs	r3, r2
 800af3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	4a40      	ldr	r2, [pc, #256]	@ (800b040 <TIM_OC1_SetConfig+0x15c>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d023      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	4a3f      	ldr	r2, [pc, #252]	@ (800b044 <TIM_OC1_SetConfig+0x160>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d01f      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	4a3e      	ldr	r2, [pc, #248]	@ (800b048 <TIM_OC1_SetConfig+0x164>)
 800af50:	4293      	cmp	r3, r2
 800af52:	d01b      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	4a3d      	ldr	r2, [pc, #244]	@ (800b04c <TIM_OC1_SetConfig+0x168>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d017      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	4a3c      	ldr	r2, [pc, #240]	@ (800b050 <TIM_OC1_SetConfig+0x16c>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d013      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	4a3b      	ldr	r2, [pc, #236]	@ (800b054 <TIM_OC1_SetConfig+0x170>)
 800af68:	4293      	cmp	r3, r2
 800af6a:	d00f      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	4a3a      	ldr	r2, [pc, #232]	@ (800b058 <TIM_OC1_SetConfig+0x174>)
 800af70:	4293      	cmp	r3, r2
 800af72:	d00b      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a39      	ldr	r2, [pc, #228]	@ (800b05c <TIM_OC1_SetConfig+0x178>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d007      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	4a38      	ldr	r2, [pc, #224]	@ (800b060 <TIM_OC1_SetConfig+0x17c>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d003      	beq.n	800af8c <TIM_OC1_SetConfig+0xa8>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	4a37      	ldr	r2, [pc, #220]	@ (800b064 <TIM_OC1_SetConfig+0x180>)
 800af88:	4293      	cmp	r3, r2
 800af8a:	d10c      	bne.n	800afa6 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	f023 0308 	bic.w	r3, r3, #8
 800af92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	68db      	ldr	r3, [r3, #12]
 800af98:	697a      	ldr	r2, [r7, #20]
 800af9a:	4313      	orrs	r3, r2
 800af9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	f023 0304 	bic.w	r3, r3, #4
 800afa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a25      	ldr	r2, [pc, #148]	@ (800b040 <TIM_OC1_SetConfig+0x15c>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d023      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	4a24      	ldr	r2, [pc, #144]	@ (800b044 <TIM_OC1_SetConfig+0x160>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d01f      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	4a23      	ldr	r2, [pc, #140]	@ (800b048 <TIM_OC1_SetConfig+0x164>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d01b      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	4a22      	ldr	r2, [pc, #136]	@ (800b04c <TIM_OC1_SetConfig+0x168>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d017      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	4a21      	ldr	r2, [pc, #132]	@ (800b050 <TIM_OC1_SetConfig+0x16c>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d013      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	4a20      	ldr	r2, [pc, #128]	@ (800b054 <TIM_OC1_SetConfig+0x170>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d00f      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	4a1f      	ldr	r2, [pc, #124]	@ (800b058 <TIM_OC1_SetConfig+0x174>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d00b      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	4a1e      	ldr	r2, [pc, #120]	@ (800b05c <TIM_OC1_SetConfig+0x178>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	d007      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	4a1d      	ldr	r2, [pc, #116]	@ (800b060 <TIM_OC1_SetConfig+0x17c>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d003      	beq.n	800aff6 <TIM_OC1_SetConfig+0x112>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	4a1c      	ldr	r2, [pc, #112]	@ (800b064 <TIM_OC1_SetConfig+0x180>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d111      	bne.n	800b01a <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800affc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b004:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	695b      	ldr	r3, [r3, #20]
 800b00a:	693a      	ldr	r2, [r7, #16]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	699b      	ldr	r3, [r3, #24]
 800b014:	693a      	ldr	r2, [r7, #16]
 800b016:	4313      	orrs	r3, r2
 800b018:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	693a      	ldr	r2, [r7, #16]
 800b01e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	68fa      	ldr	r2, [r7, #12]
 800b024:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	685a      	ldr	r2, [r3, #4]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	697a      	ldr	r2, [r7, #20]
 800b032:	621a      	str	r2, [r3, #32]
}
 800b034:	bf00      	nop
 800b036:	371c      	adds	r7, #28
 800b038:	46bd      	mov	sp, r7
 800b03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03e:	4770      	bx	lr
 800b040:	40012c00 	.word	0x40012c00
 800b044:	50012c00 	.word	0x50012c00
 800b048:	40013400 	.word	0x40013400
 800b04c:	50013400 	.word	0x50013400
 800b050:	40014000 	.word	0x40014000
 800b054:	50014000 	.word	0x50014000
 800b058:	40014400 	.word	0x40014400
 800b05c:	50014400 	.word	0x50014400
 800b060:	40014800 	.word	0x40014800
 800b064:	50014800 	.word	0x50014800

0800b068 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b068:	b480      	push	{r7}
 800b06a:	b087      	sub	sp, #28
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6a1b      	ldr	r3, [r3, #32]
 800b076:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6a1b      	ldr	r3, [r3, #32]
 800b07c:	f023 0210 	bic.w	r2, r3, #16
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	699b      	ldr	r3, [r3, #24]
 800b08e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b096:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b09a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b0a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	021b      	lsls	r3, r3, #8
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	f023 0320 	bic.w	r3, r3, #32
 800b0b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	011b      	lsls	r3, r3, #4
 800b0be:	697a      	ldr	r2, [r7, #20]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	4a36      	ldr	r2, [pc, #216]	@ (800b1a0 <TIM_OC2_SetConfig+0x138>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d00b      	beq.n	800b0e4 <TIM_OC2_SetConfig+0x7c>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a35      	ldr	r2, [pc, #212]	@ (800b1a4 <TIM_OC2_SetConfig+0x13c>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d007      	beq.n	800b0e4 <TIM_OC2_SetConfig+0x7c>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	4a34      	ldr	r2, [pc, #208]	@ (800b1a8 <TIM_OC2_SetConfig+0x140>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d003      	beq.n	800b0e4 <TIM_OC2_SetConfig+0x7c>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	4a33      	ldr	r2, [pc, #204]	@ (800b1ac <TIM_OC2_SetConfig+0x144>)
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d10d      	bne.n	800b100 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	68db      	ldr	r3, [r3, #12]
 800b0f0:	011b      	lsls	r3, r3, #4
 800b0f2:	697a      	ldr	r2, [r7, #20]
 800b0f4:	4313      	orrs	r3, r2
 800b0f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a27      	ldr	r2, [pc, #156]	@ (800b1a0 <TIM_OC2_SetConfig+0x138>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d023      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a26      	ldr	r2, [pc, #152]	@ (800b1a4 <TIM_OC2_SetConfig+0x13c>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d01f      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	4a25      	ldr	r2, [pc, #148]	@ (800b1a8 <TIM_OC2_SetConfig+0x140>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d01b      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4a24      	ldr	r2, [pc, #144]	@ (800b1ac <TIM_OC2_SetConfig+0x144>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d017      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	4a23      	ldr	r2, [pc, #140]	@ (800b1b0 <TIM_OC2_SetConfig+0x148>)
 800b124:	4293      	cmp	r3, r2
 800b126:	d013      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	4a22      	ldr	r2, [pc, #136]	@ (800b1b4 <TIM_OC2_SetConfig+0x14c>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	d00f      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	4a21      	ldr	r2, [pc, #132]	@ (800b1b8 <TIM_OC2_SetConfig+0x150>)
 800b134:	4293      	cmp	r3, r2
 800b136:	d00b      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	4a20      	ldr	r2, [pc, #128]	@ (800b1bc <TIM_OC2_SetConfig+0x154>)
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d007      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	4a1f      	ldr	r2, [pc, #124]	@ (800b1c0 <TIM_OC2_SetConfig+0x158>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d003      	beq.n	800b150 <TIM_OC2_SetConfig+0xe8>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	4a1e      	ldr	r2, [pc, #120]	@ (800b1c4 <TIM_OC2_SetConfig+0x15c>)
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d113      	bne.n	800b178 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b150:	693b      	ldr	r3, [r7, #16]
 800b152:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b156:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b15e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	695b      	ldr	r3, [r3, #20]
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	693a      	ldr	r2, [r7, #16]
 800b168:	4313      	orrs	r3, r2
 800b16a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	699b      	ldr	r3, [r3, #24]
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	693a      	ldr	r2, [r7, #16]
 800b174:	4313      	orrs	r3, r2
 800b176:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	693a      	ldr	r2, [r7, #16]
 800b17c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	68fa      	ldr	r2, [r7, #12]
 800b182:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	685a      	ldr	r2, [r3, #4]
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	697a      	ldr	r2, [r7, #20]
 800b190:	621a      	str	r2, [r3, #32]
}
 800b192:	bf00      	nop
 800b194:	371c      	adds	r7, #28
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr
 800b19e:	bf00      	nop
 800b1a0:	40012c00 	.word	0x40012c00
 800b1a4:	50012c00 	.word	0x50012c00
 800b1a8:	40013400 	.word	0x40013400
 800b1ac:	50013400 	.word	0x50013400
 800b1b0:	40014000 	.word	0x40014000
 800b1b4:	50014000 	.word	0x50014000
 800b1b8:	40014400 	.word	0x40014400
 800b1bc:	50014400 	.word	0x50014400
 800b1c0:	40014800 	.word	0x40014800
 800b1c4:	50014800 	.word	0x50014800

0800b1c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b087      	sub	sp, #28
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6a1b      	ldr	r3, [r3, #32]
 800b1d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6a1b      	ldr	r3, [r3, #32]
 800b1dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	69db      	ldr	r3, [r3, #28]
 800b1ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f023 0303 	bic.w	r3, r3, #3
 800b202:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	68fa      	ldr	r2, [r7, #12]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b214:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	689b      	ldr	r3, [r3, #8]
 800b21a:	021b      	lsls	r3, r3, #8
 800b21c:	697a      	ldr	r2, [r7, #20]
 800b21e:	4313      	orrs	r3, r2
 800b220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	4a35      	ldr	r2, [pc, #212]	@ (800b2fc <TIM_OC3_SetConfig+0x134>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d00b      	beq.n	800b242 <TIM_OC3_SetConfig+0x7a>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4a34      	ldr	r2, [pc, #208]	@ (800b300 <TIM_OC3_SetConfig+0x138>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d007      	beq.n	800b242 <TIM_OC3_SetConfig+0x7a>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	4a33      	ldr	r2, [pc, #204]	@ (800b304 <TIM_OC3_SetConfig+0x13c>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d003      	beq.n	800b242 <TIM_OC3_SetConfig+0x7a>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	4a32      	ldr	r2, [pc, #200]	@ (800b308 <TIM_OC3_SetConfig+0x140>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d10d      	bne.n	800b25e <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b248:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	68db      	ldr	r3, [r3, #12]
 800b24e:	021b      	lsls	r3, r3, #8
 800b250:	697a      	ldr	r2, [r7, #20]
 800b252:	4313      	orrs	r3, r2
 800b254:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b25c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	4a26      	ldr	r2, [pc, #152]	@ (800b2fc <TIM_OC3_SetConfig+0x134>)
 800b262:	4293      	cmp	r3, r2
 800b264:	d023      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	4a25      	ldr	r2, [pc, #148]	@ (800b300 <TIM_OC3_SetConfig+0x138>)
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d01f      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	4a24      	ldr	r2, [pc, #144]	@ (800b304 <TIM_OC3_SetConfig+0x13c>)
 800b272:	4293      	cmp	r3, r2
 800b274:	d01b      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	4a23      	ldr	r2, [pc, #140]	@ (800b308 <TIM_OC3_SetConfig+0x140>)
 800b27a:	4293      	cmp	r3, r2
 800b27c:	d017      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	4a22      	ldr	r2, [pc, #136]	@ (800b30c <TIM_OC3_SetConfig+0x144>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d013      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	4a21      	ldr	r2, [pc, #132]	@ (800b310 <TIM_OC3_SetConfig+0x148>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d00f      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4a20      	ldr	r2, [pc, #128]	@ (800b314 <TIM_OC3_SetConfig+0x14c>)
 800b292:	4293      	cmp	r3, r2
 800b294:	d00b      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4a1f      	ldr	r2, [pc, #124]	@ (800b318 <TIM_OC3_SetConfig+0x150>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d007      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a1e      	ldr	r2, [pc, #120]	@ (800b31c <TIM_OC3_SetConfig+0x154>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d003      	beq.n	800b2ae <TIM_OC3_SetConfig+0xe6>
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b320 <TIM_OC3_SetConfig+0x158>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d113      	bne.n	800b2d6 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b2b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b2bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	695b      	ldr	r3, [r3, #20]
 800b2c2:	011b      	lsls	r3, r3, #4
 800b2c4:	693a      	ldr	r2, [r7, #16]
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	699b      	ldr	r3, [r3, #24]
 800b2ce:	011b      	lsls	r3, r3, #4
 800b2d0:	693a      	ldr	r2, [r7, #16]
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	693a      	ldr	r2, [r7, #16]
 800b2da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	68fa      	ldr	r2, [r7, #12]
 800b2e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	685a      	ldr	r2, [r3, #4]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	697a      	ldr	r2, [r7, #20]
 800b2ee:	621a      	str	r2, [r3, #32]
}
 800b2f0:	bf00      	nop
 800b2f2:	371c      	adds	r7, #28
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr
 800b2fc:	40012c00 	.word	0x40012c00
 800b300:	50012c00 	.word	0x50012c00
 800b304:	40013400 	.word	0x40013400
 800b308:	50013400 	.word	0x50013400
 800b30c:	40014000 	.word	0x40014000
 800b310:	50014000 	.word	0x50014000
 800b314:	40014400 	.word	0x40014400
 800b318:	50014400 	.word	0x50014400
 800b31c:	40014800 	.word	0x40014800
 800b320:	50014800 	.word	0x50014800

0800b324 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b324:	b480      	push	{r7}
 800b326:	b087      	sub	sp, #28
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6a1b      	ldr	r3, [r3, #32]
 800b332:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6a1b      	ldr	r3, [r3, #32]
 800b338:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	69db      	ldr	r3, [r3, #28]
 800b34a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b352:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b35e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	021b      	lsls	r3, r3, #8
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	4313      	orrs	r3, r2
 800b36a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b372:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	689b      	ldr	r3, [r3, #8]
 800b378:	031b      	lsls	r3, r3, #12
 800b37a:	697a      	ldr	r2, [r7, #20]
 800b37c:	4313      	orrs	r3, r2
 800b37e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	4a36      	ldr	r2, [pc, #216]	@ (800b45c <TIM_OC4_SetConfig+0x138>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d00b      	beq.n	800b3a0 <TIM_OC4_SetConfig+0x7c>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	4a35      	ldr	r2, [pc, #212]	@ (800b460 <TIM_OC4_SetConfig+0x13c>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d007      	beq.n	800b3a0 <TIM_OC4_SetConfig+0x7c>
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	4a34      	ldr	r2, [pc, #208]	@ (800b464 <TIM_OC4_SetConfig+0x140>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d003      	beq.n	800b3a0 <TIM_OC4_SetConfig+0x7c>
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	4a33      	ldr	r2, [pc, #204]	@ (800b468 <TIM_OC4_SetConfig+0x144>)
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d10d      	bne.n	800b3bc <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b3a0:	697b      	ldr	r3, [r7, #20]
 800b3a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b3a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	68db      	ldr	r3, [r3, #12]
 800b3ac:	031b      	lsls	r3, r3, #12
 800b3ae:	697a      	ldr	r2, [r7, #20]
 800b3b0:	4313      	orrs	r3, r2
 800b3b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b3ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	4a27      	ldr	r2, [pc, #156]	@ (800b45c <TIM_OC4_SetConfig+0x138>)
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d023      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	4a26      	ldr	r2, [pc, #152]	@ (800b460 <TIM_OC4_SetConfig+0x13c>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d01f      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	4a25      	ldr	r2, [pc, #148]	@ (800b464 <TIM_OC4_SetConfig+0x140>)
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	d01b      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	4a24      	ldr	r2, [pc, #144]	@ (800b468 <TIM_OC4_SetConfig+0x144>)
 800b3d8:	4293      	cmp	r3, r2
 800b3da:	d017      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	4a23      	ldr	r2, [pc, #140]	@ (800b46c <TIM_OC4_SetConfig+0x148>)
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d013      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	4a22      	ldr	r2, [pc, #136]	@ (800b470 <TIM_OC4_SetConfig+0x14c>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d00f      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	4a21      	ldr	r2, [pc, #132]	@ (800b474 <TIM_OC4_SetConfig+0x150>)
 800b3f0:	4293      	cmp	r3, r2
 800b3f2:	d00b      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	4a20      	ldr	r2, [pc, #128]	@ (800b478 <TIM_OC4_SetConfig+0x154>)
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d007      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	4a1f      	ldr	r2, [pc, #124]	@ (800b47c <TIM_OC4_SetConfig+0x158>)
 800b400:	4293      	cmp	r3, r2
 800b402:	d003      	beq.n	800b40c <TIM_OC4_SetConfig+0xe8>
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	4a1e      	ldr	r2, [pc, #120]	@ (800b480 <TIM_OC4_SetConfig+0x15c>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d113      	bne.n	800b434 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b412:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b41a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	695b      	ldr	r3, [r3, #20]
 800b420:	019b      	lsls	r3, r3, #6
 800b422:	693a      	ldr	r2, [r7, #16]
 800b424:	4313      	orrs	r3, r2
 800b426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	699b      	ldr	r3, [r3, #24]
 800b42c:	019b      	lsls	r3, r3, #6
 800b42e:	693a      	ldr	r2, [r7, #16]
 800b430:	4313      	orrs	r3, r2
 800b432:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	693a      	ldr	r2, [r7, #16]
 800b438:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	685a      	ldr	r2, [r3, #4]
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	697a      	ldr	r2, [r7, #20]
 800b44c:	621a      	str	r2, [r3, #32]
}
 800b44e:	bf00      	nop
 800b450:	371c      	adds	r7, #28
 800b452:	46bd      	mov	sp, r7
 800b454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b458:	4770      	bx	lr
 800b45a:	bf00      	nop
 800b45c:	40012c00 	.word	0x40012c00
 800b460:	50012c00 	.word	0x50012c00
 800b464:	40013400 	.word	0x40013400
 800b468:	50013400 	.word	0x50013400
 800b46c:	40014000 	.word	0x40014000
 800b470:	50014000 	.word	0x50014000
 800b474:	40014400 	.word	0x40014400
 800b478:	50014400 	.word	0x50014400
 800b47c:	40014800 	.word	0x40014800
 800b480:	50014800 	.word	0x50014800

0800b484 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b484:	b480      	push	{r7}
 800b486:	b087      	sub	sp, #28
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6a1b      	ldr	r3, [r3, #32]
 800b492:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6a1b      	ldr	r3, [r3, #32]
 800b498:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b4b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	68fa      	ldr	r2, [r7, #12]
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b4c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	689b      	ldr	r3, [r3, #8]
 800b4ce:	041b      	lsls	r3, r3, #16
 800b4d0:	693a      	ldr	r2, [r7, #16]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	4a21      	ldr	r2, [pc, #132]	@ (800b560 <TIM_OC5_SetConfig+0xdc>)
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	d023      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	4a20      	ldr	r2, [pc, #128]	@ (800b564 <TIM_OC5_SetConfig+0xe0>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d01f      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	4a1f      	ldr	r2, [pc, #124]	@ (800b568 <TIM_OC5_SetConfig+0xe4>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d01b      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	4a1e      	ldr	r2, [pc, #120]	@ (800b56c <TIM_OC5_SetConfig+0xe8>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d017      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	4a1d      	ldr	r2, [pc, #116]	@ (800b570 <TIM_OC5_SetConfig+0xec>)
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	d013      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	4a1c      	ldr	r2, [pc, #112]	@ (800b574 <TIM_OC5_SetConfig+0xf0>)
 800b502:	4293      	cmp	r3, r2
 800b504:	d00f      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	4a1b      	ldr	r2, [pc, #108]	@ (800b578 <TIM_OC5_SetConfig+0xf4>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d00b      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	4a1a      	ldr	r2, [pc, #104]	@ (800b57c <TIM_OC5_SetConfig+0xf8>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d007      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a19      	ldr	r2, [pc, #100]	@ (800b580 <TIM_OC5_SetConfig+0xfc>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d003      	beq.n	800b526 <TIM_OC5_SetConfig+0xa2>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	4a18      	ldr	r2, [pc, #96]	@ (800b584 <TIM_OC5_SetConfig+0x100>)
 800b522:	4293      	cmp	r3, r2
 800b524:	d109      	bne.n	800b53a <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b52c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	695b      	ldr	r3, [r3, #20]
 800b532:	021b      	lsls	r3, r3, #8
 800b534:	697a      	ldr	r2, [r7, #20]
 800b536:	4313      	orrs	r3, r2
 800b538:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	697a      	ldr	r2, [r7, #20]
 800b53e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	68fa      	ldr	r2, [r7, #12]
 800b544:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	685a      	ldr	r2, [r3, #4]
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	693a      	ldr	r2, [r7, #16]
 800b552:	621a      	str	r2, [r3, #32]
}
 800b554:	bf00      	nop
 800b556:	371c      	adds	r7, #28
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr
 800b560:	40012c00 	.word	0x40012c00
 800b564:	50012c00 	.word	0x50012c00
 800b568:	40013400 	.word	0x40013400
 800b56c:	50013400 	.word	0x50013400
 800b570:	40014000 	.word	0x40014000
 800b574:	50014000 	.word	0x50014000
 800b578:	40014400 	.word	0x40014400
 800b57c:	50014400 	.word	0x50014400
 800b580:	40014800 	.word	0x40014800
 800b584:	50014800 	.word	0x50014800

0800b588 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b588:	b480      	push	{r7}
 800b58a:	b087      	sub	sp, #28
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6a1b      	ldr	r3, [r3, #32]
 800b596:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6a1b      	ldr	r3, [r3, #32]
 800b59c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b5b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	021b      	lsls	r3, r3, #8
 800b5c2:	68fa      	ldr	r2, [r7, #12]
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b5c8:	693b      	ldr	r3, [r7, #16]
 800b5ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b5ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	051b      	lsls	r3, r3, #20
 800b5d6:	693a      	ldr	r2, [r7, #16]
 800b5d8:	4313      	orrs	r3, r2
 800b5da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	4a22      	ldr	r2, [pc, #136]	@ (800b668 <TIM_OC6_SetConfig+0xe0>)
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d023      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	4a21      	ldr	r2, [pc, #132]	@ (800b66c <TIM_OC6_SetConfig+0xe4>)
 800b5e8:	4293      	cmp	r3, r2
 800b5ea:	d01f      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	4a20      	ldr	r2, [pc, #128]	@ (800b670 <TIM_OC6_SetConfig+0xe8>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d01b      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	4a1f      	ldr	r2, [pc, #124]	@ (800b674 <TIM_OC6_SetConfig+0xec>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d017      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	4a1e      	ldr	r2, [pc, #120]	@ (800b678 <TIM_OC6_SetConfig+0xf0>)
 800b600:	4293      	cmp	r3, r2
 800b602:	d013      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	4a1d      	ldr	r2, [pc, #116]	@ (800b67c <TIM_OC6_SetConfig+0xf4>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d00f      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	4a1c      	ldr	r2, [pc, #112]	@ (800b680 <TIM_OC6_SetConfig+0xf8>)
 800b610:	4293      	cmp	r3, r2
 800b612:	d00b      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	4a1b      	ldr	r2, [pc, #108]	@ (800b684 <TIM_OC6_SetConfig+0xfc>)
 800b618:	4293      	cmp	r3, r2
 800b61a:	d007      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	4a1a      	ldr	r2, [pc, #104]	@ (800b688 <TIM_OC6_SetConfig+0x100>)
 800b620:	4293      	cmp	r3, r2
 800b622:	d003      	beq.n	800b62c <TIM_OC6_SetConfig+0xa4>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	4a19      	ldr	r2, [pc, #100]	@ (800b68c <TIM_OC6_SetConfig+0x104>)
 800b628:	4293      	cmp	r3, r2
 800b62a:	d109      	bne.n	800b640 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b632:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	695b      	ldr	r3, [r3, #20]
 800b638:	029b      	lsls	r3, r3, #10
 800b63a:	697a      	ldr	r2, [r7, #20]
 800b63c:	4313      	orrs	r3, r2
 800b63e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	697a      	ldr	r2, [r7, #20]
 800b644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	68fa      	ldr	r2, [r7, #12]
 800b64a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	685a      	ldr	r2, [r3, #4]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	693a      	ldr	r2, [r7, #16]
 800b658:	621a      	str	r2, [r3, #32]
}
 800b65a:	bf00      	nop
 800b65c:	371c      	adds	r7, #28
 800b65e:	46bd      	mov	sp, r7
 800b660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b664:	4770      	bx	lr
 800b666:	bf00      	nop
 800b668:	40012c00 	.word	0x40012c00
 800b66c:	50012c00 	.word	0x50012c00
 800b670:	40013400 	.word	0x40013400
 800b674:	50013400 	.word	0x50013400
 800b678:	40014000 	.word	0x40014000
 800b67c:	50014000 	.word	0x50014000
 800b680:	40014400 	.word	0x40014400
 800b684:	50014400 	.word	0x50014400
 800b688:	40014800 	.word	0x40014800
 800b68c:	50014800 	.word	0x50014800

0800b690 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b690:	b480      	push	{r7}
 800b692:	b087      	sub	sp, #28
 800b694:	af00      	add	r7, sp, #0
 800b696:	60f8      	str	r0, [r7, #12]
 800b698:	60b9      	str	r1, [r7, #8]
 800b69a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	6a1b      	ldr	r3, [r3, #32]
 800b6a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	6a1b      	ldr	r3, [r3, #32]
 800b6a6:	f023 0201 	bic.w	r2, r3, #1
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	699b      	ldr	r3, [r3, #24]
 800b6b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b6ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	011b      	lsls	r3, r3, #4
 800b6c0:	693a      	ldr	r2, [r7, #16]
 800b6c2:	4313      	orrs	r3, r2
 800b6c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	f023 030a 	bic.w	r3, r3, #10
 800b6cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b6ce:	697a      	ldr	r2, [r7, #20]
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	693a      	ldr	r2, [r7, #16]
 800b6da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	697a      	ldr	r2, [r7, #20]
 800b6e0:	621a      	str	r2, [r3, #32]
}
 800b6e2:	bf00      	nop
 800b6e4:	371c      	adds	r7, #28
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ec:	4770      	bx	lr

0800b6ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6ee:	b480      	push	{r7}
 800b6f0:	b087      	sub	sp, #28
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	60f8      	str	r0, [r7, #12]
 800b6f6:	60b9      	str	r1, [r7, #8]
 800b6f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	6a1b      	ldr	r3, [r3, #32]
 800b6fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6a1b      	ldr	r3, [r3, #32]
 800b704:	f023 0210 	bic.w	r2, r3, #16
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	699b      	ldr	r3, [r3, #24]
 800b710:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b718:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	031b      	lsls	r3, r3, #12
 800b71e:	693a      	ldr	r2, [r7, #16]
 800b720:	4313      	orrs	r3, r2
 800b722:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b72a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	011b      	lsls	r3, r3, #4
 800b730:	697a      	ldr	r2, [r7, #20]
 800b732:	4313      	orrs	r3, r2
 800b734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	693a      	ldr	r2, [r7, #16]
 800b73a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	697a      	ldr	r2, [r7, #20]
 800b740:	621a      	str	r2, [r3, #32]
}
 800b742:	bf00      	nop
 800b744:	371c      	adds	r7, #28
 800b746:	46bd      	mov	sp, r7
 800b748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74c:	4770      	bx	lr

0800b74e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b74e:	b480      	push	{r7}
 800b750:	b085      	sub	sp, #20
 800b752:	af00      	add	r7, sp, #0
 800b754:	6078      	str	r0, [r7, #4]
 800b756:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b768:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b76a:	683a      	ldr	r2, [r7, #0]
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	4313      	orrs	r3, r2
 800b770:	f043 0307 	orr.w	r3, r3, #7
 800b774:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	68fa      	ldr	r2, [r7, #12]
 800b77a:	609a      	str	r2, [r3, #8]
}
 800b77c:	bf00      	nop
 800b77e:	3714      	adds	r7, #20
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr

0800b788 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b788:	b480      	push	{r7}
 800b78a:	b087      	sub	sp, #28
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	60f8      	str	r0, [r7, #12]
 800b790:	60b9      	str	r1, [r7, #8]
 800b792:	607a      	str	r2, [r7, #4]
 800b794:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	689b      	ldr	r3, [r3, #8]
 800b79a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b7a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	021a      	lsls	r2, r3, #8
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	431a      	orrs	r2, r3
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	697a      	ldr	r2, [r7, #20]
 800b7b2:	4313      	orrs	r3, r2
 800b7b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	697a      	ldr	r2, [r7, #20]
 800b7ba:	609a      	str	r2, [r3, #8]
}
 800b7bc:	bf00      	nop
 800b7be:	371c      	adds	r7, #28
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c6:	4770      	bx	lr

0800b7c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b087      	sub	sp, #28
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	f003 031f 	and.w	r3, r3, #31
 800b7da:	2201      	movs	r2, #1
 800b7dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b7e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	6a1a      	ldr	r2, [r3, #32]
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	43db      	mvns	r3, r3
 800b7ea:	401a      	ands	r2, r3
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	6a1a      	ldr	r2, [r3, #32]
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	f003 031f 	and.w	r3, r3, #31
 800b7fa:	6879      	ldr	r1, [r7, #4]
 800b7fc:	fa01 f303 	lsl.w	r3, r1, r3
 800b800:	431a      	orrs	r2, r3
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	621a      	str	r2, [r3, #32]
}
 800b806:	bf00      	nop
 800b808:	371c      	adds	r7, #28
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
	...

0800b814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b814:	b480      	push	{r7}
 800b816:	b085      	sub	sp, #20
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b824:	2b01      	cmp	r3, #1
 800b826:	d101      	bne.n	800b82c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b828:	2302      	movs	r3, #2
 800b82a:	e097      	b.n	800b95c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2201      	movs	r2, #1
 800b830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2202      	movs	r2, #2
 800b838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	685b      	ldr	r3, [r3, #4]
 800b842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a45      	ldr	r2, [pc, #276]	@ (800b968 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d00e      	beq.n	800b874 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	4a44      	ldr	r2, [pc, #272]	@ (800b96c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d009      	beq.n	800b874 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	4a42      	ldr	r2, [pc, #264]	@ (800b970 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d004      	beq.n	800b874 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	4a41      	ldr	r2, [pc, #260]	@ (800b974 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d108      	bne.n	800b886 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b87a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	68fa      	ldr	r2, [r7, #12]
 800b882:	4313      	orrs	r3, r2
 800b884:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b88c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b890:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	68fa      	ldr	r2, [r7, #12]
 800b898:	4313      	orrs	r3, r2
 800b89a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	68fa      	ldr	r2, [r7, #12]
 800b8a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4a2f      	ldr	r2, [pc, #188]	@ (800b968 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d040      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	4a2e      	ldr	r2, [pc, #184]	@ (800b96c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b8b4:	4293      	cmp	r3, r2
 800b8b6:	d03b      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8c0:	d036      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8ca:	d031      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	4a29      	ldr	r2, [pc, #164]	@ (800b978 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d02c      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	4a28      	ldr	r2, [pc, #160]	@ (800b97c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b8dc:	4293      	cmp	r3, r2
 800b8de:	d027      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	4a26      	ldr	r2, [pc, #152]	@ (800b980 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	d022      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	4a25      	ldr	r2, [pc, #148]	@ (800b984 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d01d      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	4a23      	ldr	r2, [pc, #140]	@ (800b988 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	d018      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	4a22      	ldr	r2, [pc, #136]	@ (800b98c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b904:	4293      	cmp	r3, r2
 800b906:	d013      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	4a18      	ldr	r2, [pc, #96]	@ (800b970 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b90e:	4293      	cmp	r3, r2
 800b910:	d00e      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	4a17      	ldr	r2, [pc, #92]	@ (800b974 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b918:	4293      	cmp	r3, r2
 800b91a:	d009      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	4a1b      	ldr	r2, [pc, #108]	@ (800b990 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b922:	4293      	cmp	r3, r2
 800b924:	d004      	beq.n	800b930 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	4a1a      	ldr	r2, [pc, #104]	@ (800b994 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d10c      	bne.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b936:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	689b      	ldr	r3, [r3, #8]
 800b93c:	68ba      	ldr	r2, [r7, #8]
 800b93e:	4313      	orrs	r3, r2
 800b940:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	68ba      	ldr	r2, [r7, #8]
 800b948:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2201      	movs	r2, #1
 800b94e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2200      	movs	r2, #0
 800b956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b95a:	2300      	movs	r3, #0
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	3714      	adds	r7, #20
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr
 800b968:	40012c00 	.word	0x40012c00
 800b96c:	50012c00 	.word	0x50012c00
 800b970:	40013400 	.word	0x40013400
 800b974:	50013400 	.word	0x50013400
 800b978:	40000400 	.word	0x40000400
 800b97c:	50000400 	.word	0x50000400
 800b980:	40000800 	.word	0x40000800
 800b984:	50000800 	.word	0x50000800
 800b988:	40000c00 	.word	0x40000c00
 800b98c:	50000c00 	.word	0x50000c00
 800b990:	40014000 	.word	0x40014000
 800b994:	50014000 	.word	0x50014000

0800b998 <_ZdlPvj>:
 800b998:	f000 b800 	b.w	800b99c <_ZdlPv>

0800b99c <_ZdlPv>:
 800b99c:	f000 b826 	b.w	800b9ec <free>

0800b9a0 <__assert_func>:
 800b9a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9a2:	4614      	mov	r4, r2
 800b9a4:	461a      	mov	r2, r3
 800b9a6:	4b09      	ldr	r3, [pc, #36]	@ (800b9cc <__assert_func+0x2c>)
 800b9a8:	4605      	mov	r5, r0
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	68d8      	ldr	r0, [r3, #12]
 800b9ae:	b954      	cbnz	r4, 800b9c6 <__assert_func+0x26>
 800b9b0:	4b07      	ldr	r3, [pc, #28]	@ (800b9d0 <__assert_func+0x30>)
 800b9b2:	461c      	mov	r4, r3
 800b9b4:	9100      	str	r1, [sp, #0]
 800b9b6:	4907      	ldr	r1, [pc, #28]	@ (800b9d4 <__assert_func+0x34>)
 800b9b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b9bc:	462b      	mov	r3, r5
 800b9be:	f000 f96f 	bl	800bca0 <fiprintf>
 800b9c2:	f000 fa6c 	bl	800be9e <abort>
 800b9c6:	4b04      	ldr	r3, [pc, #16]	@ (800b9d8 <__assert_func+0x38>)
 800b9c8:	e7f4      	b.n	800b9b4 <__assert_func+0x14>
 800b9ca:	bf00      	nop
 800b9cc:	20000028 	.word	0x20000028
 800b9d0:	0800cb93 	.word	0x0800cb93
 800b9d4:	0800cb65 	.word	0x0800cb65
 800b9d8:	0800cb58 	.word	0x0800cb58

0800b9dc <malloc>:
 800b9dc:	4b02      	ldr	r3, [pc, #8]	@ (800b9e8 <malloc+0xc>)
 800b9de:	4601      	mov	r1, r0
 800b9e0:	6818      	ldr	r0, [r3, #0]
 800b9e2:	f000 b82d 	b.w	800ba40 <_malloc_r>
 800b9e6:	bf00      	nop
 800b9e8:	20000028 	.word	0x20000028

0800b9ec <free>:
 800b9ec:	4b02      	ldr	r3, [pc, #8]	@ (800b9f8 <free+0xc>)
 800b9ee:	4601      	mov	r1, r0
 800b9f0:	6818      	ldr	r0, [r3, #0]
 800b9f2:	f000 ba5b 	b.w	800beac <_free_r>
 800b9f6:	bf00      	nop
 800b9f8:	20000028 	.word	0x20000028

0800b9fc <sbrk_aligned>:
 800b9fc:	b570      	push	{r4, r5, r6, lr}
 800b9fe:	4e0f      	ldr	r6, [pc, #60]	@ (800ba3c <sbrk_aligned+0x40>)
 800ba00:	460c      	mov	r4, r1
 800ba02:	4605      	mov	r5, r0
 800ba04:	6831      	ldr	r1, [r6, #0]
 800ba06:	b911      	cbnz	r1, 800ba0e <sbrk_aligned+0x12>
 800ba08:	f000 f9fa 	bl	800be00 <_sbrk_r>
 800ba0c:	6030      	str	r0, [r6, #0]
 800ba0e:	4621      	mov	r1, r4
 800ba10:	4628      	mov	r0, r5
 800ba12:	f000 f9f5 	bl	800be00 <_sbrk_r>
 800ba16:	1c43      	adds	r3, r0, #1
 800ba18:	d103      	bne.n	800ba22 <sbrk_aligned+0x26>
 800ba1a:	f04f 34ff 	mov.w	r4, #4294967295
 800ba1e:	4620      	mov	r0, r4
 800ba20:	bd70      	pop	{r4, r5, r6, pc}
 800ba22:	1cc4      	adds	r4, r0, #3
 800ba24:	f024 0403 	bic.w	r4, r4, #3
 800ba28:	42a0      	cmp	r0, r4
 800ba2a:	d0f8      	beq.n	800ba1e <sbrk_aligned+0x22>
 800ba2c:	1a21      	subs	r1, r4, r0
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f000 f9e6 	bl	800be00 <_sbrk_r>
 800ba34:	3001      	adds	r0, #1
 800ba36:	d1f2      	bne.n	800ba1e <sbrk_aligned+0x22>
 800ba38:	e7ef      	b.n	800ba1a <sbrk_aligned+0x1e>
 800ba3a:	bf00      	nop
 800ba3c:	2000045c 	.word	0x2000045c

0800ba40 <_malloc_r>:
 800ba40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba44:	1ccd      	adds	r5, r1, #3
 800ba46:	4606      	mov	r6, r0
 800ba48:	f025 0503 	bic.w	r5, r5, #3
 800ba4c:	3508      	adds	r5, #8
 800ba4e:	2d0c      	cmp	r5, #12
 800ba50:	bf38      	it	cc
 800ba52:	250c      	movcc	r5, #12
 800ba54:	2d00      	cmp	r5, #0
 800ba56:	db01      	blt.n	800ba5c <_malloc_r+0x1c>
 800ba58:	42a9      	cmp	r1, r5
 800ba5a:	d904      	bls.n	800ba66 <_malloc_r+0x26>
 800ba5c:	230c      	movs	r3, #12
 800ba5e:	6033      	str	r3, [r6, #0]
 800ba60:	2000      	movs	r0, #0
 800ba62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb3c <_malloc_r+0xfc>
 800ba6a:	f000 f869 	bl	800bb40 <__malloc_lock>
 800ba6e:	f8d8 3000 	ldr.w	r3, [r8]
 800ba72:	461c      	mov	r4, r3
 800ba74:	bb44      	cbnz	r4, 800bac8 <_malloc_r+0x88>
 800ba76:	4629      	mov	r1, r5
 800ba78:	4630      	mov	r0, r6
 800ba7a:	f7ff ffbf 	bl	800b9fc <sbrk_aligned>
 800ba7e:	1c43      	adds	r3, r0, #1
 800ba80:	4604      	mov	r4, r0
 800ba82:	d158      	bne.n	800bb36 <_malloc_r+0xf6>
 800ba84:	f8d8 4000 	ldr.w	r4, [r8]
 800ba88:	4627      	mov	r7, r4
 800ba8a:	2f00      	cmp	r7, #0
 800ba8c:	d143      	bne.n	800bb16 <_malloc_r+0xd6>
 800ba8e:	2c00      	cmp	r4, #0
 800ba90:	d04b      	beq.n	800bb2a <_malloc_r+0xea>
 800ba92:	6823      	ldr	r3, [r4, #0]
 800ba94:	4639      	mov	r1, r7
 800ba96:	4630      	mov	r0, r6
 800ba98:	eb04 0903 	add.w	r9, r4, r3
 800ba9c:	f000 f9b0 	bl	800be00 <_sbrk_r>
 800baa0:	4581      	cmp	r9, r0
 800baa2:	d142      	bne.n	800bb2a <_malloc_r+0xea>
 800baa4:	6821      	ldr	r1, [r4, #0]
 800baa6:	4630      	mov	r0, r6
 800baa8:	1a6d      	subs	r5, r5, r1
 800baaa:	4629      	mov	r1, r5
 800baac:	f7ff ffa6 	bl	800b9fc <sbrk_aligned>
 800bab0:	3001      	adds	r0, #1
 800bab2:	d03a      	beq.n	800bb2a <_malloc_r+0xea>
 800bab4:	6823      	ldr	r3, [r4, #0]
 800bab6:	442b      	add	r3, r5
 800bab8:	6023      	str	r3, [r4, #0]
 800baba:	f8d8 3000 	ldr.w	r3, [r8]
 800babe:	685a      	ldr	r2, [r3, #4]
 800bac0:	bb62      	cbnz	r2, 800bb1c <_malloc_r+0xdc>
 800bac2:	f8c8 7000 	str.w	r7, [r8]
 800bac6:	e00f      	b.n	800bae8 <_malloc_r+0xa8>
 800bac8:	6822      	ldr	r2, [r4, #0]
 800baca:	1b52      	subs	r2, r2, r5
 800bacc:	d420      	bmi.n	800bb10 <_malloc_r+0xd0>
 800bace:	2a0b      	cmp	r2, #11
 800bad0:	d917      	bls.n	800bb02 <_malloc_r+0xc2>
 800bad2:	1961      	adds	r1, r4, r5
 800bad4:	42a3      	cmp	r3, r4
 800bad6:	6025      	str	r5, [r4, #0]
 800bad8:	bf18      	it	ne
 800bada:	6059      	strne	r1, [r3, #4]
 800badc:	6863      	ldr	r3, [r4, #4]
 800bade:	bf08      	it	eq
 800bae0:	f8c8 1000 	streq.w	r1, [r8]
 800bae4:	5162      	str	r2, [r4, r5]
 800bae6:	604b      	str	r3, [r1, #4]
 800bae8:	4630      	mov	r0, r6
 800baea:	f000 f82f 	bl	800bb4c <__malloc_unlock>
 800baee:	f104 000b 	add.w	r0, r4, #11
 800baf2:	1d23      	adds	r3, r4, #4
 800baf4:	f020 0007 	bic.w	r0, r0, #7
 800baf8:	1ac2      	subs	r2, r0, r3
 800bafa:	bf1c      	itt	ne
 800bafc:	1a1b      	subne	r3, r3, r0
 800bafe:	50a3      	strne	r3, [r4, r2]
 800bb00:	e7af      	b.n	800ba62 <_malloc_r+0x22>
 800bb02:	6862      	ldr	r2, [r4, #4]
 800bb04:	42a3      	cmp	r3, r4
 800bb06:	bf0c      	ite	eq
 800bb08:	f8c8 2000 	streq.w	r2, [r8]
 800bb0c:	605a      	strne	r2, [r3, #4]
 800bb0e:	e7eb      	b.n	800bae8 <_malloc_r+0xa8>
 800bb10:	4623      	mov	r3, r4
 800bb12:	6864      	ldr	r4, [r4, #4]
 800bb14:	e7ae      	b.n	800ba74 <_malloc_r+0x34>
 800bb16:	463c      	mov	r4, r7
 800bb18:	687f      	ldr	r7, [r7, #4]
 800bb1a:	e7b6      	b.n	800ba8a <_malloc_r+0x4a>
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	42a3      	cmp	r3, r4
 800bb22:	d1fb      	bne.n	800bb1c <_malloc_r+0xdc>
 800bb24:	2300      	movs	r3, #0
 800bb26:	6053      	str	r3, [r2, #4]
 800bb28:	e7de      	b.n	800bae8 <_malloc_r+0xa8>
 800bb2a:	230c      	movs	r3, #12
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	6033      	str	r3, [r6, #0]
 800bb30:	f000 f80c 	bl	800bb4c <__malloc_unlock>
 800bb34:	e794      	b.n	800ba60 <_malloc_r+0x20>
 800bb36:	6005      	str	r5, [r0, #0]
 800bb38:	e7d6      	b.n	800bae8 <_malloc_r+0xa8>
 800bb3a:	bf00      	nop
 800bb3c:	20000460 	.word	0x20000460

0800bb40 <__malloc_lock>:
 800bb40:	4801      	ldr	r0, [pc, #4]	@ (800bb48 <__malloc_lock+0x8>)
 800bb42:	f000 b9aa 	b.w	800be9a <__retarget_lock_acquire_recursive>
 800bb46:	bf00      	nop
 800bb48:	200005a4 	.word	0x200005a4

0800bb4c <__malloc_unlock>:
 800bb4c:	4801      	ldr	r0, [pc, #4]	@ (800bb54 <__malloc_unlock+0x8>)
 800bb4e:	f000 b9a5 	b.w	800be9c <__retarget_lock_release_recursive>
 800bb52:	bf00      	nop
 800bb54:	200005a4 	.word	0x200005a4

0800bb58 <std>:
 800bb58:	2300      	movs	r3, #0
 800bb5a:	b510      	push	{r4, lr}
 800bb5c:	4604      	mov	r4, r0
 800bb5e:	6083      	str	r3, [r0, #8]
 800bb60:	8181      	strh	r1, [r0, #12]
 800bb62:	4619      	mov	r1, r3
 800bb64:	6643      	str	r3, [r0, #100]	@ 0x64
 800bb66:	81c2      	strh	r2, [r0, #14]
 800bb68:	2208      	movs	r2, #8
 800bb6a:	6183      	str	r3, [r0, #24]
 800bb6c:	e9c0 3300 	strd	r3, r3, [r0]
 800bb70:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb74:	305c      	adds	r0, #92	@ 0x5c
 800bb76:	f000 f906 	bl	800bd86 <memset>
 800bb7a:	4b0d      	ldr	r3, [pc, #52]	@ (800bbb0 <std+0x58>)
 800bb7c:	6224      	str	r4, [r4, #32]
 800bb7e:	6263      	str	r3, [r4, #36]	@ 0x24
 800bb80:	4b0c      	ldr	r3, [pc, #48]	@ (800bbb4 <std+0x5c>)
 800bb82:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bb84:	4b0c      	ldr	r3, [pc, #48]	@ (800bbb8 <std+0x60>)
 800bb86:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bb88:	4b0c      	ldr	r3, [pc, #48]	@ (800bbbc <std+0x64>)
 800bb8a:	6323      	str	r3, [r4, #48]	@ 0x30
 800bb8c:	4b0c      	ldr	r3, [pc, #48]	@ (800bbc0 <std+0x68>)
 800bb8e:	429c      	cmp	r4, r3
 800bb90:	d006      	beq.n	800bba0 <std+0x48>
 800bb92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bb96:	4294      	cmp	r4, r2
 800bb98:	d002      	beq.n	800bba0 <std+0x48>
 800bb9a:	33d0      	adds	r3, #208	@ 0xd0
 800bb9c:	429c      	cmp	r4, r3
 800bb9e:	d105      	bne.n	800bbac <std+0x54>
 800bba0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bba8:	f000 b976 	b.w	800be98 <__retarget_lock_init_recursive>
 800bbac:	bd10      	pop	{r4, pc}
 800bbae:	bf00      	nop
 800bbb0:	0800bd01 	.word	0x0800bd01
 800bbb4:	0800bd23 	.word	0x0800bd23
 800bbb8:	0800bd5b 	.word	0x0800bd5b
 800bbbc:	0800bd7f 	.word	0x0800bd7f
 800bbc0:	20000464 	.word	0x20000464

0800bbc4 <stdio_exit_handler>:
 800bbc4:	4a02      	ldr	r2, [pc, #8]	@ (800bbd0 <stdio_exit_handler+0xc>)
 800bbc6:	4903      	ldr	r1, [pc, #12]	@ (800bbd4 <stdio_exit_handler+0x10>)
 800bbc8:	4803      	ldr	r0, [pc, #12]	@ (800bbd8 <stdio_exit_handler+0x14>)
 800bbca:	f000 b87b 	b.w	800bcc4 <_fwalk_sglue>
 800bbce:	bf00      	nop
 800bbd0:	2000001c 	.word	0x2000001c
 800bbd4:	0800c5f1 	.word	0x0800c5f1
 800bbd8:	2000002c 	.word	0x2000002c

0800bbdc <cleanup_stdio>:
 800bbdc:	6841      	ldr	r1, [r0, #4]
 800bbde:	4b0c      	ldr	r3, [pc, #48]	@ (800bc10 <cleanup_stdio+0x34>)
 800bbe0:	4299      	cmp	r1, r3
 800bbe2:	b510      	push	{r4, lr}
 800bbe4:	4604      	mov	r4, r0
 800bbe6:	d001      	beq.n	800bbec <cleanup_stdio+0x10>
 800bbe8:	f000 fd02 	bl	800c5f0 <_fflush_r>
 800bbec:	68a1      	ldr	r1, [r4, #8]
 800bbee:	4b09      	ldr	r3, [pc, #36]	@ (800bc14 <cleanup_stdio+0x38>)
 800bbf0:	4299      	cmp	r1, r3
 800bbf2:	d002      	beq.n	800bbfa <cleanup_stdio+0x1e>
 800bbf4:	4620      	mov	r0, r4
 800bbf6:	f000 fcfb 	bl	800c5f0 <_fflush_r>
 800bbfa:	68e1      	ldr	r1, [r4, #12]
 800bbfc:	4b06      	ldr	r3, [pc, #24]	@ (800bc18 <cleanup_stdio+0x3c>)
 800bbfe:	4299      	cmp	r1, r3
 800bc00:	d004      	beq.n	800bc0c <cleanup_stdio+0x30>
 800bc02:	4620      	mov	r0, r4
 800bc04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc08:	f000 bcf2 	b.w	800c5f0 <_fflush_r>
 800bc0c:	bd10      	pop	{r4, pc}
 800bc0e:	bf00      	nop
 800bc10:	20000464 	.word	0x20000464
 800bc14:	200004cc 	.word	0x200004cc
 800bc18:	20000534 	.word	0x20000534

0800bc1c <global_stdio_init.part.0>:
 800bc1c:	b510      	push	{r4, lr}
 800bc1e:	4b0b      	ldr	r3, [pc, #44]	@ (800bc4c <global_stdio_init.part.0+0x30>)
 800bc20:	2104      	movs	r1, #4
 800bc22:	4c0b      	ldr	r4, [pc, #44]	@ (800bc50 <global_stdio_init.part.0+0x34>)
 800bc24:	4a0b      	ldr	r2, [pc, #44]	@ (800bc54 <global_stdio_init.part.0+0x38>)
 800bc26:	4620      	mov	r0, r4
 800bc28:	601a      	str	r2, [r3, #0]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	f7ff ff94 	bl	800bb58 <std>
 800bc30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bc34:	2201      	movs	r2, #1
 800bc36:	2109      	movs	r1, #9
 800bc38:	f7ff ff8e 	bl	800bb58 <std>
 800bc3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bc40:	2202      	movs	r2, #2
 800bc42:	2112      	movs	r1, #18
 800bc44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc48:	f7ff bf86 	b.w	800bb58 <std>
 800bc4c:	2000059c 	.word	0x2000059c
 800bc50:	20000464 	.word	0x20000464
 800bc54:	0800bbc5 	.word	0x0800bbc5

0800bc58 <__sfp_lock_acquire>:
 800bc58:	4801      	ldr	r0, [pc, #4]	@ (800bc60 <__sfp_lock_acquire+0x8>)
 800bc5a:	f000 b91e 	b.w	800be9a <__retarget_lock_acquire_recursive>
 800bc5e:	bf00      	nop
 800bc60:	200005a5 	.word	0x200005a5

0800bc64 <__sfp_lock_release>:
 800bc64:	4801      	ldr	r0, [pc, #4]	@ (800bc6c <__sfp_lock_release+0x8>)
 800bc66:	f000 b919 	b.w	800be9c <__retarget_lock_release_recursive>
 800bc6a:	bf00      	nop
 800bc6c:	200005a5 	.word	0x200005a5

0800bc70 <__sinit>:
 800bc70:	b510      	push	{r4, lr}
 800bc72:	4604      	mov	r4, r0
 800bc74:	f7ff fff0 	bl	800bc58 <__sfp_lock_acquire>
 800bc78:	6a23      	ldr	r3, [r4, #32]
 800bc7a:	b11b      	cbz	r3, 800bc84 <__sinit+0x14>
 800bc7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc80:	f7ff bff0 	b.w	800bc64 <__sfp_lock_release>
 800bc84:	4b04      	ldr	r3, [pc, #16]	@ (800bc98 <__sinit+0x28>)
 800bc86:	6223      	str	r3, [r4, #32]
 800bc88:	4b04      	ldr	r3, [pc, #16]	@ (800bc9c <__sinit+0x2c>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d1f5      	bne.n	800bc7c <__sinit+0xc>
 800bc90:	f7ff ffc4 	bl	800bc1c <global_stdio_init.part.0>
 800bc94:	e7f2      	b.n	800bc7c <__sinit+0xc>
 800bc96:	bf00      	nop
 800bc98:	0800bbdd 	.word	0x0800bbdd
 800bc9c:	2000059c 	.word	0x2000059c

0800bca0 <fiprintf>:
 800bca0:	b40e      	push	{r1, r2, r3}
 800bca2:	b503      	push	{r0, r1, lr}
 800bca4:	ab03      	add	r3, sp, #12
 800bca6:	4601      	mov	r1, r0
 800bca8:	4805      	ldr	r0, [pc, #20]	@ (800bcc0 <fiprintf+0x20>)
 800bcaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcae:	6800      	ldr	r0, [r0, #0]
 800bcb0:	9301      	str	r3, [sp, #4]
 800bcb2:	f000 f96f 	bl	800bf94 <_vfiprintf_r>
 800bcb6:	b002      	add	sp, #8
 800bcb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcbc:	b003      	add	sp, #12
 800bcbe:	4770      	bx	lr
 800bcc0:	20000028 	.word	0x20000028

0800bcc4 <_fwalk_sglue>:
 800bcc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcc8:	4607      	mov	r7, r0
 800bcca:	4688      	mov	r8, r1
 800bccc:	4614      	mov	r4, r2
 800bcce:	2600      	movs	r6, #0
 800bcd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bcd4:	f1b9 0901 	subs.w	r9, r9, #1
 800bcd8:	d505      	bpl.n	800bce6 <_fwalk_sglue+0x22>
 800bcda:	6824      	ldr	r4, [r4, #0]
 800bcdc:	2c00      	cmp	r4, #0
 800bcde:	d1f7      	bne.n	800bcd0 <_fwalk_sglue+0xc>
 800bce0:	4630      	mov	r0, r6
 800bce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bce6:	89ab      	ldrh	r3, [r5, #12]
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d907      	bls.n	800bcfc <_fwalk_sglue+0x38>
 800bcec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bcf0:	3301      	adds	r3, #1
 800bcf2:	d003      	beq.n	800bcfc <_fwalk_sglue+0x38>
 800bcf4:	4629      	mov	r1, r5
 800bcf6:	4638      	mov	r0, r7
 800bcf8:	47c0      	blx	r8
 800bcfa:	4306      	orrs	r6, r0
 800bcfc:	3568      	adds	r5, #104	@ 0x68
 800bcfe:	e7e9      	b.n	800bcd4 <_fwalk_sglue+0x10>

0800bd00 <__sread>:
 800bd00:	b510      	push	{r4, lr}
 800bd02:	460c      	mov	r4, r1
 800bd04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd08:	f000 f868 	bl	800bddc <_read_r>
 800bd0c:	2800      	cmp	r0, #0
 800bd0e:	bfab      	itete	ge
 800bd10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bd12:	89a3      	ldrhlt	r3, [r4, #12]
 800bd14:	181b      	addge	r3, r3, r0
 800bd16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bd1a:	bfac      	ite	ge
 800bd1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bd1e:	81a3      	strhlt	r3, [r4, #12]
 800bd20:	bd10      	pop	{r4, pc}

0800bd22 <__swrite>:
 800bd22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd26:	461f      	mov	r7, r3
 800bd28:	898b      	ldrh	r3, [r1, #12]
 800bd2a:	4605      	mov	r5, r0
 800bd2c:	460c      	mov	r4, r1
 800bd2e:	05db      	lsls	r3, r3, #23
 800bd30:	4616      	mov	r6, r2
 800bd32:	d505      	bpl.n	800bd40 <__swrite+0x1e>
 800bd34:	2302      	movs	r3, #2
 800bd36:	2200      	movs	r2, #0
 800bd38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd3c:	f000 f83c 	bl	800bdb8 <_lseek_r>
 800bd40:	89a3      	ldrh	r3, [r4, #12]
 800bd42:	4632      	mov	r2, r6
 800bd44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd48:	4628      	mov	r0, r5
 800bd4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd4e:	81a3      	strh	r3, [r4, #12]
 800bd50:	463b      	mov	r3, r7
 800bd52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd56:	f000 b863 	b.w	800be20 <_write_r>

0800bd5a <__sseek>:
 800bd5a:	b510      	push	{r4, lr}
 800bd5c:	460c      	mov	r4, r1
 800bd5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd62:	f000 f829 	bl	800bdb8 <_lseek_r>
 800bd66:	1c43      	adds	r3, r0, #1
 800bd68:	89a3      	ldrh	r3, [r4, #12]
 800bd6a:	bf15      	itete	ne
 800bd6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bd6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bd72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bd76:	81a3      	strheq	r3, [r4, #12]
 800bd78:	bf18      	it	ne
 800bd7a:	81a3      	strhne	r3, [r4, #12]
 800bd7c:	bd10      	pop	{r4, pc}

0800bd7e <__sclose>:
 800bd7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd82:	f000 b809 	b.w	800bd98 <_close_r>

0800bd86 <memset>:
 800bd86:	4402      	add	r2, r0
 800bd88:	4603      	mov	r3, r0
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d100      	bne.n	800bd90 <memset+0xa>
 800bd8e:	4770      	bx	lr
 800bd90:	f803 1b01 	strb.w	r1, [r3], #1
 800bd94:	e7f9      	b.n	800bd8a <memset+0x4>
	...

0800bd98 <_close_r>:
 800bd98:	b538      	push	{r3, r4, r5, lr}
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	4d05      	ldr	r5, [pc, #20]	@ (800bdb4 <_close_r+0x1c>)
 800bd9e:	4604      	mov	r4, r0
 800bda0:	4608      	mov	r0, r1
 800bda2:	602b      	str	r3, [r5, #0]
 800bda4:	f7f6 fb3e 	bl	8002424 <_close>
 800bda8:	1c43      	adds	r3, r0, #1
 800bdaa:	d102      	bne.n	800bdb2 <_close_r+0x1a>
 800bdac:	682b      	ldr	r3, [r5, #0]
 800bdae:	b103      	cbz	r3, 800bdb2 <_close_r+0x1a>
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	bd38      	pop	{r3, r4, r5, pc}
 800bdb4:	200005a0 	.word	0x200005a0

0800bdb8 <_lseek_r>:
 800bdb8:	b538      	push	{r3, r4, r5, lr}
 800bdba:	4604      	mov	r4, r0
 800bdbc:	4d06      	ldr	r5, [pc, #24]	@ (800bdd8 <_lseek_r+0x20>)
 800bdbe:	4608      	mov	r0, r1
 800bdc0:	4611      	mov	r1, r2
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	602a      	str	r2, [r5, #0]
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	f7f6 fb53 	bl	8002472 <_lseek>
 800bdcc:	1c43      	adds	r3, r0, #1
 800bdce:	d102      	bne.n	800bdd6 <_lseek_r+0x1e>
 800bdd0:	682b      	ldr	r3, [r5, #0]
 800bdd2:	b103      	cbz	r3, 800bdd6 <_lseek_r+0x1e>
 800bdd4:	6023      	str	r3, [r4, #0]
 800bdd6:	bd38      	pop	{r3, r4, r5, pc}
 800bdd8:	200005a0 	.word	0x200005a0

0800bddc <_read_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4604      	mov	r4, r0
 800bde0:	4d06      	ldr	r5, [pc, #24]	@ (800bdfc <_read_r+0x20>)
 800bde2:	4608      	mov	r0, r1
 800bde4:	4611      	mov	r1, r2
 800bde6:	2200      	movs	r2, #0
 800bde8:	602a      	str	r2, [r5, #0]
 800bdea:	461a      	mov	r2, r3
 800bdec:	f7f6 fae1 	bl	80023b2 <_read>
 800bdf0:	1c43      	adds	r3, r0, #1
 800bdf2:	d102      	bne.n	800bdfa <_read_r+0x1e>
 800bdf4:	682b      	ldr	r3, [r5, #0]
 800bdf6:	b103      	cbz	r3, 800bdfa <_read_r+0x1e>
 800bdf8:	6023      	str	r3, [r4, #0]
 800bdfa:	bd38      	pop	{r3, r4, r5, pc}
 800bdfc:	200005a0 	.word	0x200005a0

0800be00 <_sbrk_r>:
 800be00:	b538      	push	{r3, r4, r5, lr}
 800be02:	2300      	movs	r3, #0
 800be04:	4d05      	ldr	r5, [pc, #20]	@ (800be1c <_sbrk_r+0x1c>)
 800be06:	4604      	mov	r4, r0
 800be08:	4608      	mov	r0, r1
 800be0a:	602b      	str	r3, [r5, #0]
 800be0c:	f7f6 fb3e 	bl	800248c <_sbrk>
 800be10:	1c43      	adds	r3, r0, #1
 800be12:	d102      	bne.n	800be1a <_sbrk_r+0x1a>
 800be14:	682b      	ldr	r3, [r5, #0]
 800be16:	b103      	cbz	r3, 800be1a <_sbrk_r+0x1a>
 800be18:	6023      	str	r3, [r4, #0]
 800be1a:	bd38      	pop	{r3, r4, r5, pc}
 800be1c:	200005a0 	.word	0x200005a0

0800be20 <_write_r>:
 800be20:	b538      	push	{r3, r4, r5, lr}
 800be22:	4604      	mov	r4, r0
 800be24:	4d06      	ldr	r5, [pc, #24]	@ (800be40 <_write_r+0x20>)
 800be26:	4608      	mov	r0, r1
 800be28:	4611      	mov	r1, r2
 800be2a:	2200      	movs	r2, #0
 800be2c:	602a      	str	r2, [r5, #0]
 800be2e:	461a      	mov	r2, r3
 800be30:	f7f6 fadc 	bl	80023ec <_write>
 800be34:	1c43      	adds	r3, r0, #1
 800be36:	d102      	bne.n	800be3e <_write_r+0x1e>
 800be38:	682b      	ldr	r3, [r5, #0]
 800be3a:	b103      	cbz	r3, 800be3e <_write_r+0x1e>
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	bd38      	pop	{r3, r4, r5, pc}
 800be40:	200005a0 	.word	0x200005a0

0800be44 <__errno>:
 800be44:	4b01      	ldr	r3, [pc, #4]	@ (800be4c <__errno+0x8>)
 800be46:	6818      	ldr	r0, [r3, #0]
 800be48:	4770      	bx	lr
 800be4a:	bf00      	nop
 800be4c:	20000028 	.word	0x20000028

0800be50 <__libc_init_array>:
 800be50:	b570      	push	{r4, r5, r6, lr}
 800be52:	4d0d      	ldr	r5, [pc, #52]	@ (800be88 <__libc_init_array+0x38>)
 800be54:	2600      	movs	r6, #0
 800be56:	4c0d      	ldr	r4, [pc, #52]	@ (800be8c <__libc_init_array+0x3c>)
 800be58:	1b64      	subs	r4, r4, r5
 800be5a:	10a4      	asrs	r4, r4, #2
 800be5c:	42a6      	cmp	r6, r4
 800be5e:	d109      	bne.n	800be74 <__libc_init_array+0x24>
 800be60:	4d0b      	ldr	r5, [pc, #44]	@ (800be90 <__libc_init_array+0x40>)
 800be62:	2600      	movs	r6, #0
 800be64:	4c0b      	ldr	r4, [pc, #44]	@ (800be94 <__libc_init_array+0x44>)
 800be66:	f000 fd55 	bl	800c914 <_init>
 800be6a:	1b64      	subs	r4, r4, r5
 800be6c:	10a4      	asrs	r4, r4, #2
 800be6e:	42a6      	cmp	r6, r4
 800be70:	d105      	bne.n	800be7e <__libc_init_array+0x2e>
 800be72:	bd70      	pop	{r4, r5, r6, pc}
 800be74:	f855 3b04 	ldr.w	r3, [r5], #4
 800be78:	3601      	adds	r6, #1
 800be7a:	4798      	blx	r3
 800be7c:	e7ee      	b.n	800be5c <__libc_init_array+0xc>
 800be7e:	f855 3b04 	ldr.w	r3, [r5], #4
 800be82:	3601      	adds	r6, #1
 800be84:	4798      	blx	r3
 800be86:	e7f2      	b.n	800be6e <__libc_init_array+0x1e>
 800be88:	0800cbc7 	.word	0x0800cbc7
 800be8c:	0800cbc7 	.word	0x0800cbc7
 800be90:	0800cbc8 	.word	0x0800cbc8
 800be94:	0800cbd0 	.word	0x0800cbd0

0800be98 <__retarget_lock_init_recursive>:
 800be98:	4770      	bx	lr

0800be9a <__retarget_lock_acquire_recursive>:
 800be9a:	4770      	bx	lr

0800be9c <__retarget_lock_release_recursive>:
 800be9c:	4770      	bx	lr

0800be9e <abort>:
 800be9e:	2006      	movs	r0, #6
 800bea0:	b508      	push	{r3, lr}
 800bea2:	f000 fc89 	bl	800c7b8 <raise>
 800bea6:	2001      	movs	r0, #1
 800bea8:	f7f6 fa78 	bl	800239c <_exit>

0800beac <_free_r>:
 800beac:	b538      	push	{r3, r4, r5, lr}
 800beae:	4605      	mov	r5, r0
 800beb0:	2900      	cmp	r1, #0
 800beb2:	d041      	beq.n	800bf38 <_free_r+0x8c>
 800beb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beb8:	1f0c      	subs	r4, r1, #4
 800beba:	2b00      	cmp	r3, #0
 800bebc:	bfb8      	it	lt
 800bebe:	18e4      	addlt	r4, r4, r3
 800bec0:	f7ff fe3e 	bl	800bb40 <__malloc_lock>
 800bec4:	4a1d      	ldr	r2, [pc, #116]	@ (800bf3c <_free_r+0x90>)
 800bec6:	6813      	ldr	r3, [r2, #0]
 800bec8:	b933      	cbnz	r3, 800bed8 <_free_r+0x2c>
 800beca:	6063      	str	r3, [r4, #4]
 800becc:	6014      	str	r4, [r2, #0]
 800bece:	4628      	mov	r0, r5
 800bed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bed4:	f7ff be3a 	b.w	800bb4c <__malloc_unlock>
 800bed8:	42a3      	cmp	r3, r4
 800beda:	d908      	bls.n	800beee <_free_r+0x42>
 800bedc:	6820      	ldr	r0, [r4, #0]
 800bede:	1821      	adds	r1, r4, r0
 800bee0:	428b      	cmp	r3, r1
 800bee2:	bf01      	itttt	eq
 800bee4:	6819      	ldreq	r1, [r3, #0]
 800bee6:	685b      	ldreq	r3, [r3, #4]
 800bee8:	1809      	addeq	r1, r1, r0
 800beea:	6021      	streq	r1, [r4, #0]
 800beec:	e7ed      	b.n	800beca <_free_r+0x1e>
 800beee:	461a      	mov	r2, r3
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	b10b      	cbz	r3, 800bef8 <_free_r+0x4c>
 800bef4:	42a3      	cmp	r3, r4
 800bef6:	d9fa      	bls.n	800beee <_free_r+0x42>
 800bef8:	6811      	ldr	r1, [r2, #0]
 800befa:	1850      	adds	r0, r2, r1
 800befc:	42a0      	cmp	r0, r4
 800befe:	d10b      	bne.n	800bf18 <_free_r+0x6c>
 800bf00:	6820      	ldr	r0, [r4, #0]
 800bf02:	4401      	add	r1, r0
 800bf04:	1850      	adds	r0, r2, r1
 800bf06:	6011      	str	r1, [r2, #0]
 800bf08:	4283      	cmp	r3, r0
 800bf0a:	d1e0      	bne.n	800bece <_free_r+0x22>
 800bf0c:	6818      	ldr	r0, [r3, #0]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	4408      	add	r0, r1
 800bf12:	6053      	str	r3, [r2, #4]
 800bf14:	6010      	str	r0, [r2, #0]
 800bf16:	e7da      	b.n	800bece <_free_r+0x22>
 800bf18:	d902      	bls.n	800bf20 <_free_r+0x74>
 800bf1a:	230c      	movs	r3, #12
 800bf1c:	602b      	str	r3, [r5, #0]
 800bf1e:	e7d6      	b.n	800bece <_free_r+0x22>
 800bf20:	6820      	ldr	r0, [r4, #0]
 800bf22:	1821      	adds	r1, r4, r0
 800bf24:	428b      	cmp	r3, r1
 800bf26:	bf02      	ittt	eq
 800bf28:	6819      	ldreq	r1, [r3, #0]
 800bf2a:	685b      	ldreq	r3, [r3, #4]
 800bf2c:	1809      	addeq	r1, r1, r0
 800bf2e:	6063      	str	r3, [r4, #4]
 800bf30:	bf08      	it	eq
 800bf32:	6021      	streq	r1, [r4, #0]
 800bf34:	6054      	str	r4, [r2, #4]
 800bf36:	e7ca      	b.n	800bece <_free_r+0x22>
 800bf38:	bd38      	pop	{r3, r4, r5, pc}
 800bf3a:	bf00      	nop
 800bf3c:	20000460 	.word	0x20000460

0800bf40 <__sfputc_r>:
 800bf40:	6893      	ldr	r3, [r2, #8]
 800bf42:	3b01      	subs	r3, #1
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	6093      	str	r3, [r2, #8]
 800bf48:	b410      	push	{r4}
 800bf4a:	da08      	bge.n	800bf5e <__sfputc_r+0x1e>
 800bf4c:	6994      	ldr	r4, [r2, #24]
 800bf4e:	42a3      	cmp	r3, r4
 800bf50:	db01      	blt.n	800bf56 <__sfputc_r+0x16>
 800bf52:	290a      	cmp	r1, #10
 800bf54:	d103      	bne.n	800bf5e <__sfputc_r+0x1e>
 800bf56:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf5a:	f000 bb71 	b.w	800c640 <__swbuf_r>
 800bf5e:	6813      	ldr	r3, [r2, #0]
 800bf60:	1c58      	adds	r0, r3, #1
 800bf62:	6010      	str	r0, [r2, #0]
 800bf64:	4608      	mov	r0, r1
 800bf66:	7019      	strb	r1, [r3, #0]
 800bf68:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf6c:	4770      	bx	lr

0800bf6e <__sfputs_r>:
 800bf6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf70:	4606      	mov	r6, r0
 800bf72:	460f      	mov	r7, r1
 800bf74:	4614      	mov	r4, r2
 800bf76:	18d5      	adds	r5, r2, r3
 800bf78:	42ac      	cmp	r4, r5
 800bf7a:	d101      	bne.n	800bf80 <__sfputs_r+0x12>
 800bf7c:	2000      	movs	r0, #0
 800bf7e:	e007      	b.n	800bf90 <__sfputs_r+0x22>
 800bf80:	463a      	mov	r2, r7
 800bf82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf86:	4630      	mov	r0, r6
 800bf88:	f7ff ffda 	bl	800bf40 <__sfputc_r>
 800bf8c:	1c43      	adds	r3, r0, #1
 800bf8e:	d1f3      	bne.n	800bf78 <__sfputs_r+0xa>
 800bf90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bf94 <_vfiprintf_r>:
 800bf94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf98:	460d      	mov	r5, r1
 800bf9a:	b09d      	sub	sp, #116	@ 0x74
 800bf9c:	4614      	mov	r4, r2
 800bf9e:	4698      	mov	r8, r3
 800bfa0:	4606      	mov	r6, r0
 800bfa2:	b118      	cbz	r0, 800bfac <_vfiprintf_r+0x18>
 800bfa4:	6a03      	ldr	r3, [r0, #32]
 800bfa6:	b90b      	cbnz	r3, 800bfac <_vfiprintf_r+0x18>
 800bfa8:	f7ff fe62 	bl	800bc70 <__sinit>
 800bfac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfae:	07d9      	lsls	r1, r3, #31
 800bfb0:	d405      	bmi.n	800bfbe <_vfiprintf_r+0x2a>
 800bfb2:	89ab      	ldrh	r3, [r5, #12]
 800bfb4:	059a      	lsls	r2, r3, #22
 800bfb6:	d402      	bmi.n	800bfbe <_vfiprintf_r+0x2a>
 800bfb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfba:	f7ff ff6e 	bl	800be9a <__retarget_lock_acquire_recursive>
 800bfbe:	89ab      	ldrh	r3, [r5, #12]
 800bfc0:	071b      	lsls	r3, r3, #28
 800bfc2:	d501      	bpl.n	800bfc8 <_vfiprintf_r+0x34>
 800bfc4:	692b      	ldr	r3, [r5, #16]
 800bfc6:	b99b      	cbnz	r3, 800bff0 <_vfiprintf_r+0x5c>
 800bfc8:	4629      	mov	r1, r5
 800bfca:	4630      	mov	r0, r6
 800bfcc:	f000 fb76 	bl	800c6bc <__swsetup_r>
 800bfd0:	b170      	cbz	r0, 800bff0 <_vfiprintf_r+0x5c>
 800bfd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfd4:	07dc      	lsls	r4, r3, #31
 800bfd6:	d504      	bpl.n	800bfe2 <_vfiprintf_r+0x4e>
 800bfd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bfdc:	b01d      	add	sp, #116	@ 0x74
 800bfde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe2:	89ab      	ldrh	r3, [r5, #12]
 800bfe4:	0598      	lsls	r0, r3, #22
 800bfe6:	d4f7      	bmi.n	800bfd8 <_vfiprintf_r+0x44>
 800bfe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfea:	f7ff ff57 	bl	800be9c <__retarget_lock_release_recursive>
 800bfee:	e7f3      	b.n	800bfd8 <_vfiprintf_r+0x44>
 800bff0:	2300      	movs	r3, #0
 800bff2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bff6:	f04f 0901 	mov.w	r9, #1
 800bffa:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800c1b0 <_vfiprintf_r+0x21c>
 800bffe:	9309      	str	r3, [sp, #36]	@ 0x24
 800c000:	2320      	movs	r3, #32
 800c002:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c006:	2330      	movs	r3, #48	@ 0x30
 800c008:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c00c:	4623      	mov	r3, r4
 800c00e:	469a      	mov	sl, r3
 800c010:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c014:	b10a      	cbz	r2, 800c01a <_vfiprintf_r+0x86>
 800c016:	2a25      	cmp	r2, #37	@ 0x25
 800c018:	d1f9      	bne.n	800c00e <_vfiprintf_r+0x7a>
 800c01a:	ebba 0b04 	subs.w	fp, sl, r4
 800c01e:	d00b      	beq.n	800c038 <_vfiprintf_r+0xa4>
 800c020:	465b      	mov	r3, fp
 800c022:	4622      	mov	r2, r4
 800c024:	4629      	mov	r1, r5
 800c026:	4630      	mov	r0, r6
 800c028:	f7ff ffa1 	bl	800bf6e <__sfputs_r>
 800c02c:	3001      	adds	r0, #1
 800c02e:	f000 80a7 	beq.w	800c180 <_vfiprintf_r+0x1ec>
 800c032:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c034:	445a      	add	r2, fp
 800c036:	9209      	str	r2, [sp, #36]	@ 0x24
 800c038:	f89a 3000 	ldrb.w	r3, [sl]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	f000 809f 	beq.w	800c180 <_vfiprintf_r+0x1ec>
 800c042:	2300      	movs	r3, #0
 800c044:	f04f 32ff 	mov.w	r2, #4294967295
 800c048:	f10a 0a01 	add.w	sl, sl, #1
 800c04c:	9304      	str	r3, [sp, #16]
 800c04e:	9307      	str	r3, [sp, #28]
 800c050:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c054:	931a      	str	r3, [sp, #104]	@ 0x68
 800c056:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c05a:	4654      	mov	r4, sl
 800c05c:	2205      	movs	r2, #5
 800c05e:	4854      	ldr	r0, [pc, #336]	@ (800c1b0 <_vfiprintf_r+0x21c>)
 800c060:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c064:	f000 fbc4 	bl	800c7f0 <memchr>
 800c068:	9a04      	ldr	r2, [sp, #16]
 800c06a:	b9d8      	cbnz	r0, 800c0a4 <_vfiprintf_r+0x110>
 800c06c:	06d1      	lsls	r1, r2, #27
 800c06e:	bf44      	itt	mi
 800c070:	2320      	movmi	r3, #32
 800c072:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c076:	0713      	lsls	r3, r2, #28
 800c078:	bf44      	itt	mi
 800c07a:	232b      	movmi	r3, #43	@ 0x2b
 800c07c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c080:	f89a 3000 	ldrb.w	r3, [sl]
 800c084:	2b2a      	cmp	r3, #42	@ 0x2a
 800c086:	d015      	beq.n	800c0b4 <_vfiprintf_r+0x120>
 800c088:	9a07      	ldr	r2, [sp, #28]
 800c08a:	4654      	mov	r4, sl
 800c08c:	2000      	movs	r0, #0
 800c08e:	f04f 0c0a 	mov.w	ip, #10
 800c092:	4621      	mov	r1, r4
 800c094:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c098:	3b30      	subs	r3, #48	@ 0x30
 800c09a:	2b09      	cmp	r3, #9
 800c09c:	d94b      	bls.n	800c136 <_vfiprintf_r+0x1a2>
 800c09e:	b1b0      	cbz	r0, 800c0ce <_vfiprintf_r+0x13a>
 800c0a0:	9207      	str	r2, [sp, #28]
 800c0a2:	e014      	b.n	800c0ce <_vfiprintf_r+0x13a>
 800c0a4:	eba0 0308 	sub.w	r3, r0, r8
 800c0a8:	46a2      	mov	sl, r4
 800c0aa:	fa09 f303 	lsl.w	r3, r9, r3
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	9304      	str	r3, [sp, #16]
 800c0b2:	e7d2      	b.n	800c05a <_vfiprintf_r+0xc6>
 800c0b4:	9b03      	ldr	r3, [sp, #12]
 800c0b6:	1d19      	adds	r1, r3, #4
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	9103      	str	r1, [sp, #12]
 800c0be:	bfbb      	ittet	lt
 800c0c0:	425b      	neglt	r3, r3
 800c0c2:	f042 0202 	orrlt.w	r2, r2, #2
 800c0c6:	9307      	strge	r3, [sp, #28]
 800c0c8:	9307      	strlt	r3, [sp, #28]
 800c0ca:	bfb8      	it	lt
 800c0cc:	9204      	strlt	r2, [sp, #16]
 800c0ce:	7823      	ldrb	r3, [r4, #0]
 800c0d0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0d2:	d10a      	bne.n	800c0ea <_vfiprintf_r+0x156>
 800c0d4:	7863      	ldrb	r3, [r4, #1]
 800c0d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0d8:	d132      	bne.n	800c140 <_vfiprintf_r+0x1ac>
 800c0da:	9b03      	ldr	r3, [sp, #12]
 800c0dc:	3402      	adds	r4, #2
 800c0de:	1d1a      	adds	r2, r3, #4
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0e6:	9203      	str	r2, [sp, #12]
 800c0e8:	9305      	str	r3, [sp, #20]
 800c0ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c1c0 <_vfiprintf_r+0x22c>
 800c0ee:	2203      	movs	r2, #3
 800c0f0:	7821      	ldrb	r1, [r4, #0]
 800c0f2:	4650      	mov	r0, sl
 800c0f4:	f000 fb7c 	bl	800c7f0 <memchr>
 800c0f8:	b138      	cbz	r0, 800c10a <_vfiprintf_r+0x176>
 800c0fa:	eba0 000a 	sub.w	r0, r0, sl
 800c0fe:	2240      	movs	r2, #64	@ 0x40
 800c100:	9b04      	ldr	r3, [sp, #16]
 800c102:	3401      	adds	r4, #1
 800c104:	4082      	lsls	r2, r0
 800c106:	4313      	orrs	r3, r2
 800c108:	9304      	str	r3, [sp, #16]
 800c10a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c10e:	2206      	movs	r2, #6
 800c110:	4828      	ldr	r0, [pc, #160]	@ (800c1b4 <_vfiprintf_r+0x220>)
 800c112:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c116:	f000 fb6b 	bl	800c7f0 <memchr>
 800c11a:	2800      	cmp	r0, #0
 800c11c:	d03f      	beq.n	800c19e <_vfiprintf_r+0x20a>
 800c11e:	4b26      	ldr	r3, [pc, #152]	@ (800c1b8 <_vfiprintf_r+0x224>)
 800c120:	bb1b      	cbnz	r3, 800c16a <_vfiprintf_r+0x1d6>
 800c122:	9b03      	ldr	r3, [sp, #12]
 800c124:	3307      	adds	r3, #7
 800c126:	f023 0307 	bic.w	r3, r3, #7
 800c12a:	3308      	adds	r3, #8
 800c12c:	9303      	str	r3, [sp, #12]
 800c12e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c130:	443b      	add	r3, r7
 800c132:	9309      	str	r3, [sp, #36]	@ 0x24
 800c134:	e76a      	b.n	800c00c <_vfiprintf_r+0x78>
 800c136:	fb0c 3202 	mla	r2, ip, r2, r3
 800c13a:	460c      	mov	r4, r1
 800c13c:	2001      	movs	r0, #1
 800c13e:	e7a8      	b.n	800c092 <_vfiprintf_r+0xfe>
 800c140:	2300      	movs	r3, #0
 800c142:	3401      	adds	r4, #1
 800c144:	f04f 0c0a 	mov.w	ip, #10
 800c148:	4619      	mov	r1, r3
 800c14a:	9305      	str	r3, [sp, #20]
 800c14c:	4620      	mov	r0, r4
 800c14e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c152:	3a30      	subs	r2, #48	@ 0x30
 800c154:	2a09      	cmp	r2, #9
 800c156:	d903      	bls.n	800c160 <_vfiprintf_r+0x1cc>
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d0c6      	beq.n	800c0ea <_vfiprintf_r+0x156>
 800c15c:	9105      	str	r1, [sp, #20]
 800c15e:	e7c4      	b.n	800c0ea <_vfiprintf_r+0x156>
 800c160:	fb0c 2101 	mla	r1, ip, r1, r2
 800c164:	4604      	mov	r4, r0
 800c166:	2301      	movs	r3, #1
 800c168:	e7f0      	b.n	800c14c <_vfiprintf_r+0x1b8>
 800c16a:	ab03      	add	r3, sp, #12
 800c16c:	462a      	mov	r2, r5
 800c16e:	a904      	add	r1, sp, #16
 800c170:	4630      	mov	r0, r6
 800c172:	9300      	str	r3, [sp, #0]
 800c174:	4b11      	ldr	r3, [pc, #68]	@ (800c1bc <_vfiprintf_r+0x228>)
 800c176:	f3af 8000 	nop.w
 800c17a:	4607      	mov	r7, r0
 800c17c:	1c78      	adds	r0, r7, #1
 800c17e:	d1d6      	bne.n	800c12e <_vfiprintf_r+0x19a>
 800c180:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c182:	07d9      	lsls	r1, r3, #31
 800c184:	d405      	bmi.n	800c192 <_vfiprintf_r+0x1fe>
 800c186:	89ab      	ldrh	r3, [r5, #12]
 800c188:	059a      	lsls	r2, r3, #22
 800c18a:	d402      	bmi.n	800c192 <_vfiprintf_r+0x1fe>
 800c18c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c18e:	f7ff fe85 	bl	800be9c <__retarget_lock_release_recursive>
 800c192:	89ab      	ldrh	r3, [r5, #12]
 800c194:	065b      	lsls	r3, r3, #25
 800c196:	f53f af1f 	bmi.w	800bfd8 <_vfiprintf_r+0x44>
 800c19a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c19c:	e71e      	b.n	800bfdc <_vfiprintf_r+0x48>
 800c19e:	ab03      	add	r3, sp, #12
 800c1a0:	462a      	mov	r2, r5
 800c1a2:	a904      	add	r1, sp, #16
 800c1a4:	4630      	mov	r0, r6
 800c1a6:	9300      	str	r3, [sp, #0]
 800c1a8:	4b04      	ldr	r3, [pc, #16]	@ (800c1bc <_vfiprintf_r+0x228>)
 800c1aa:	f000 f87d 	bl	800c2a8 <_printf_i>
 800c1ae:	e7e4      	b.n	800c17a <_vfiprintf_r+0x1e6>
 800c1b0:	0800cb94 	.word	0x0800cb94
 800c1b4:	0800cb9e 	.word	0x0800cb9e
 800c1b8:	00000000 	.word	0x00000000
 800c1bc:	0800bf6f 	.word	0x0800bf6f
 800c1c0:	0800cb9a 	.word	0x0800cb9a

0800c1c4 <_printf_common>:
 800c1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c8:	4616      	mov	r6, r2
 800c1ca:	4698      	mov	r8, r3
 800c1cc:	688a      	ldr	r2, [r1, #8]
 800c1ce:	4607      	mov	r7, r0
 800c1d0:	690b      	ldr	r3, [r1, #16]
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c1d8:	4293      	cmp	r3, r2
 800c1da:	bfb8      	it	lt
 800c1dc:	4613      	movlt	r3, r2
 800c1de:	6033      	str	r3, [r6, #0]
 800c1e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c1e4:	b10a      	cbz	r2, 800c1ea <_printf_common+0x26>
 800c1e6:	3301      	adds	r3, #1
 800c1e8:	6033      	str	r3, [r6, #0]
 800c1ea:	6823      	ldr	r3, [r4, #0]
 800c1ec:	0699      	lsls	r1, r3, #26
 800c1ee:	bf42      	ittt	mi
 800c1f0:	6833      	ldrmi	r3, [r6, #0]
 800c1f2:	3302      	addmi	r3, #2
 800c1f4:	6033      	strmi	r3, [r6, #0]
 800c1f6:	6825      	ldr	r5, [r4, #0]
 800c1f8:	f015 0506 	ands.w	r5, r5, #6
 800c1fc:	d106      	bne.n	800c20c <_printf_common+0x48>
 800c1fe:	f104 0a19 	add.w	sl, r4, #25
 800c202:	68e3      	ldr	r3, [r4, #12]
 800c204:	6832      	ldr	r2, [r6, #0]
 800c206:	1a9b      	subs	r3, r3, r2
 800c208:	42ab      	cmp	r3, r5
 800c20a:	dc2b      	bgt.n	800c264 <_printf_common+0xa0>
 800c20c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c210:	6822      	ldr	r2, [r4, #0]
 800c212:	3b00      	subs	r3, #0
 800c214:	bf18      	it	ne
 800c216:	2301      	movne	r3, #1
 800c218:	0692      	lsls	r2, r2, #26
 800c21a:	d430      	bmi.n	800c27e <_printf_common+0xba>
 800c21c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c220:	4641      	mov	r1, r8
 800c222:	4638      	mov	r0, r7
 800c224:	47c8      	blx	r9
 800c226:	3001      	adds	r0, #1
 800c228:	d023      	beq.n	800c272 <_printf_common+0xae>
 800c22a:	6823      	ldr	r3, [r4, #0]
 800c22c:	341a      	adds	r4, #26
 800c22e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c232:	f003 0306 	and.w	r3, r3, #6
 800c236:	2b04      	cmp	r3, #4
 800c238:	bf0a      	itet	eq
 800c23a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c23e:	2500      	movne	r5, #0
 800c240:	6833      	ldreq	r3, [r6, #0]
 800c242:	f04f 0600 	mov.w	r6, #0
 800c246:	bf08      	it	eq
 800c248:	1aed      	subeq	r5, r5, r3
 800c24a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c24e:	bf08      	it	eq
 800c250:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c254:	4293      	cmp	r3, r2
 800c256:	bfc4      	itt	gt
 800c258:	1a9b      	subgt	r3, r3, r2
 800c25a:	18ed      	addgt	r5, r5, r3
 800c25c:	42b5      	cmp	r5, r6
 800c25e:	d11a      	bne.n	800c296 <_printf_common+0xd2>
 800c260:	2000      	movs	r0, #0
 800c262:	e008      	b.n	800c276 <_printf_common+0xb2>
 800c264:	2301      	movs	r3, #1
 800c266:	4652      	mov	r2, sl
 800c268:	4641      	mov	r1, r8
 800c26a:	4638      	mov	r0, r7
 800c26c:	47c8      	blx	r9
 800c26e:	3001      	adds	r0, #1
 800c270:	d103      	bne.n	800c27a <_printf_common+0xb6>
 800c272:	f04f 30ff 	mov.w	r0, #4294967295
 800c276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c27a:	3501      	adds	r5, #1
 800c27c:	e7c1      	b.n	800c202 <_printf_common+0x3e>
 800c27e:	18e1      	adds	r1, r4, r3
 800c280:	1c5a      	adds	r2, r3, #1
 800c282:	2030      	movs	r0, #48	@ 0x30
 800c284:	3302      	adds	r3, #2
 800c286:	4422      	add	r2, r4
 800c288:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c28c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c290:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c294:	e7c2      	b.n	800c21c <_printf_common+0x58>
 800c296:	2301      	movs	r3, #1
 800c298:	4622      	mov	r2, r4
 800c29a:	4641      	mov	r1, r8
 800c29c:	4638      	mov	r0, r7
 800c29e:	47c8      	blx	r9
 800c2a0:	3001      	adds	r0, #1
 800c2a2:	d0e6      	beq.n	800c272 <_printf_common+0xae>
 800c2a4:	3601      	adds	r6, #1
 800c2a6:	e7d9      	b.n	800c25c <_printf_common+0x98>

0800c2a8 <_printf_i>:
 800c2a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2ac:	7e0f      	ldrb	r7, [r1, #24]
 800c2ae:	4691      	mov	r9, r2
 800c2b0:	4680      	mov	r8, r0
 800c2b2:	460c      	mov	r4, r1
 800c2b4:	2f78      	cmp	r7, #120	@ 0x78
 800c2b6:	469a      	mov	sl, r3
 800c2b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c2ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c2be:	d807      	bhi.n	800c2d0 <_printf_i+0x28>
 800c2c0:	2f62      	cmp	r7, #98	@ 0x62
 800c2c2:	d80a      	bhi.n	800c2da <_printf_i+0x32>
 800c2c4:	2f00      	cmp	r7, #0
 800c2c6:	f000 80d2 	beq.w	800c46e <_printf_i+0x1c6>
 800c2ca:	2f58      	cmp	r7, #88	@ 0x58
 800c2cc:	f000 80b9 	beq.w	800c442 <_printf_i+0x19a>
 800c2d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c2d8:	e03a      	b.n	800c350 <_printf_i+0xa8>
 800c2da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c2de:	2b15      	cmp	r3, #21
 800c2e0:	d8f6      	bhi.n	800c2d0 <_printf_i+0x28>
 800c2e2:	a101      	add	r1, pc, #4	@ (adr r1, 800c2e8 <_printf_i+0x40>)
 800c2e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c2e8:	0800c341 	.word	0x0800c341
 800c2ec:	0800c355 	.word	0x0800c355
 800c2f0:	0800c2d1 	.word	0x0800c2d1
 800c2f4:	0800c2d1 	.word	0x0800c2d1
 800c2f8:	0800c2d1 	.word	0x0800c2d1
 800c2fc:	0800c2d1 	.word	0x0800c2d1
 800c300:	0800c355 	.word	0x0800c355
 800c304:	0800c2d1 	.word	0x0800c2d1
 800c308:	0800c2d1 	.word	0x0800c2d1
 800c30c:	0800c2d1 	.word	0x0800c2d1
 800c310:	0800c2d1 	.word	0x0800c2d1
 800c314:	0800c455 	.word	0x0800c455
 800c318:	0800c37f 	.word	0x0800c37f
 800c31c:	0800c40f 	.word	0x0800c40f
 800c320:	0800c2d1 	.word	0x0800c2d1
 800c324:	0800c2d1 	.word	0x0800c2d1
 800c328:	0800c477 	.word	0x0800c477
 800c32c:	0800c2d1 	.word	0x0800c2d1
 800c330:	0800c37f 	.word	0x0800c37f
 800c334:	0800c2d1 	.word	0x0800c2d1
 800c338:	0800c2d1 	.word	0x0800c2d1
 800c33c:	0800c417 	.word	0x0800c417
 800c340:	6833      	ldr	r3, [r6, #0]
 800c342:	1d1a      	adds	r2, r3, #4
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	6032      	str	r2, [r6, #0]
 800c348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c34c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c350:	2301      	movs	r3, #1
 800c352:	e09d      	b.n	800c490 <_printf_i+0x1e8>
 800c354:	6833      	ldr	r3, [r6, #0]
 800c356:	6820      	ldr	r0, [r4, #0]
 800c358:	1d19      	adds	r1, r3, #4
 800c35a:	6031      	str	r1, [r6, #0]
 800c35c:	0606      	lsls	r6, r0, #24
 800c35e:	d501      	bpl.n	800c364 <_printf_i+0xbc>
 800c360:	681d      	ldr	r5, [r3, #0]
 800c362:	e003      	b.n	800c36c <_printf_i+0xc4>
 800c364:	0645      	lsls	r5, r0, #25
 800c366:	d5fb      	bpl.n	800c360 <_printf_i+0xb8>
 800c368:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c36c:	2d00      	cmp	r5, #0
 800c36e:	da03      	bge.n	800c378 <_printf_i+0xd0>
 800c370:	232d      	movs	r3, #45	@ 0x2d
 800c372:	426d      	negs	r5, r5
 800c374:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c378:	4859      	ldr	r0, [pc, #356]	@ (800c4e0 <_printf_i+0x238>)
 800c37a:	230a      	movs	r3, #10
 800c37c:	e011      	b.n	800c3a2 <_printf_i+0xfa>
 800c37e:	6821      	ldr	r1, [r4, #0]
 800c380:	6833      	ldr	r3, [r6, #0]
 800c382:	0608      	lsls	r0, r1, #24
 800c384:	f853 5b04 	ldr.w	r5, [r3], #4
 800c388:	d402      	bmi.n	800c390 <_printf_i+0xe8>
 800c38a:	0649      	lsls	r1, r1, #25
 800c38c:	bf48      	it	mi
 800c38e:	b2ad      	uxthmi	r5, r5
 800c390:	2f6f      	cmp	r7, #111	@ 0x6f
 800c392:	6033      	str	r3, [r6, #0]
 800c394:	4852      	ldr	r0, [pc, #328]	@ (800c4e0 <_printf_i+0x238>)
 800c396:	bf14      	ite	ne
 800c398:	230a      	movne	r3, #10
 800c39a:	2308      	moveq	r3, #8
 800c39c:	2100      	movs	r1, #0
 800c39e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c3a2:	6866      	ldr	r6, [r4, #4]
 800c3a4:	2e00      	cmp	r6, #0
 800c3a6:	60a6      	str	r6, [r4, #8]
 800c3a8:	bfa2      	ittt	ge
 800c3aa:	6821      	ldrge	r1, [r4, #0]
 800c3ac:	f021 0104 	bicge.w	r1, r1, #4
 800c3b0:	6021      	strge	r1, [r4, #0]
 800c3b2:	b90d      	cbnz	r5, 800c3b8 <_printf_i+0x110>
 800c3b4:	2e00      	cmp	r6, #0
 800c3b6:	d04b      	beq.n	800c450 <_printf_i+0x1a8>
 800c3b8:	4616      	mov	r6, r2
 800c3ba:	fbb5 f1f3 	udiv	r1, r5, r3
 800c3be:	fb03 5711 	mls	r7, r3, r1, r5
 800c3c2:	5dc7      	ldrb	r7, [r0, r7]
 800c3c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c3c8:	462f      	mov	r7, r5
 800c3ca:	460d      	mov	r5, r1
 800c3cc:	42bb      	cmp	r3, r7
 800c3ce:	d9f4      	bls.n	800c3ba <_printf_i+0x112>
 800c3d0:	2b08      	cmp	r3, #8
 800c3d2:	d10b      	bne.n	800c3ec <_printf_i+0x144>
 800c3d4:	6823      	ldr	r3, [r4, #0]
 800c3d6:	07df      	lsls	r7, r3, #31
 800c3d8:	d508      	bpl.n	800c3ec <_printf_i+0x144>
 800c3da:	6923      	ldr	r3, [r4, #16]
 800c3dc:	6861      	ldr	r1, [r4, #4]
 800c3de:	4299      	cmp	r1, r3
 800c3e0:	bfde      	ittt	le
 800c3e2:	2330      	movle	r3, #48	@ 0x30
 800c3e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c3e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c3ec:	1b92      	subs	r2, r2, r6
 800c3ee:	6122      	str	r2, [r4, #16]
 800c3f0:	464b      	mov	r3, r9
 800c3f2:	aa03      	add	r2, sp, #12
 800c3f4:	4621      	mov	r1, r4
 800c3f6:	4640      	mov	r0, r8
 800c3f8:	f8cd a000 	str.w	sl, [sp]
 800c3fc:	f7ff fee2 	bl	800c1c4 <_printf_common>
 800c400:	3001      	adds	r0, #1
 800c402:	d14a      	bne.n	800c49a <_printf_i+0x1f2>
 800c404:	f04f 30ff 	mov.w	r0, #4294967295
 800c408:	b004      	add	sp, #16
 800c40a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c40e:	6823      	ldr	r3, [r4, #0]
 800c410:	f043 0320 	orr.w	r3, r3, #32
 800c414:	6023      	str	r3, [r4, #0]
 800c416:	2778      	movs	r7, #120	@ 0x78
 800c418:	4832      	ldr	r0, [pc, #200]	@ (800c4e4 <_printf_i+0x23c>)
 800c41a:	6823      	ldr	r3, [r4, #0]
 800c41c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c420:	061f      	lsls	r7, r3, #24
 800c422:	6831      	ldr	r1, [r6, #0]
 800c424:	f851 5b04 	ldr.w	r5, [r1], #4
 800c428:	d402      	bmi.n	800c430 <_printf_i+0x188>
 800c42a:	065f      	lsls	r7, r3, #25
 800c42c:	bf48      	it	mi
 800c42e:	b2ad      	uxthmi	r5, r5
 800c430:	6031      	str	r1, [r6, #0]
 800c432:	07d9      	lsls	r1, r3, #31
 800c434:	bf44      	itt	mi
 800c436:	f043 0320 	orrmi.w	r3, r3, #32
 800c43a:	6023      	strmi	r3, [r4, #0]
 800c43c:	b11d      	cbz	r5, 800c446 <_printf_i+0x19e>
 800c43e:	2310      	movs	r3, #16
 800c440:	e7ac      	b.n	800c39c <_printf_i+0xf4>
 800c442:	4827      	ldr	r0, [pc, #156]	@ (800c4e0 <_printf_i+0x238>)
 800c444:	e7e9      	b.n	800c41a <_printf_i+0x172>
 800c446:	6823      	ldr	r3, [r4, #0]
 800c448:	f023 0320 	bic.w	r3, r3, #32
 800c44c:	6023      	str	r3, [r4, #0]
 800c44e:	e7f6      	b.n	800c43e <_printf_i+0x196>
 800c450:	4616      	mov	r6, r2
 800c452:	e7bd      	b.n	800c3d0 <_printf_i+0x128>
 800c454:	6833      	ldr	r3, [r6, #0]
 800c456:	6825      	ldr	r5, [r4, #0]
 800c458:	1d18      	adds	r0, r3, #4
 800c45a:	6961      	ldr	r1, [r4, #20]
 800c45c:	6030      	str	r0, [r6, #0]
 800c45e:	062e      	lsls	r6, r5, #24
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	d501      	bpl.n	800c468 <_printf_i+0x1c0>
 800c464:	6019      	str	r1, [r3, #0]
 800c466:	e002      	b.n	800c46e <_printf_i+0x1c6>
 800c468:	0668      	lsls	r0, r5, #25
 800c46a:	d5fb      	bpl.n	800c464 <_printf_i+0x1bc>
 800c46c:	8019      	strh	r1, [r3, #0]
 800c46e:	2300      	movs	r3, #0
 800c470:	4616      	mov	r6, r2
 800c472:	6123      	str	r3, [r4, #16]
 800c474:	e7bc      	b.n	800c3f0 <_printf_i+0x148>
 800c476:	6833      	ldr	r3, [r6, #0]
 800c478:	2100      	movs	r1, #0
 800c47a:	1d1a      	adds	r2, r3, #4
 800c47c:	6032      	str	r2, [r6, #0]
 800c47e:	681e      	ldr	r6, [r3, #0]
 800c480:	6862      	ldr	r2, [r4, #4]
 800c482:	4630      	mov	r0, r6
 800c484:	f000 f9b4 	bl	800c7f0 <memchr>
 800c488:	b108      	cbz	r0, 800c48e <_printf_i+0x1e6>
 800c48a:	1b80      	subs	r0, r0, r6
 800c48c:	6060      	str	r0, [r4, #4]
 800c48e:	6863      	ldr	r3, [r4, #4]
 800c490:	6123      	str	r3, [r4, #16]
 800c492:	2300      	movs	r3, #0
 800c494:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c498:	e7aa      	b.n	800c3f0 <_printf_i+0x148>
 800c49a:	6923      	ldr	r3, [r4, #16]
 800c49c:	4632      	mov	r2, r6
 800c49e:	4649      	mov	r1, r9
 800c4a0:	4640      	mov	r0, r8
 800c4a2:	47d0      	blx	sl
 800c4a4:	3001      	adds	r0, #1
 800c4a6:	d0ad      	beq.n	800c404 <_printf_i+0x15c>
 800c4a8:	6823      	ldr	r3, [r4, #0]
 800c4aa:	079b      	lsls	r3, r3, #30
 800c4ac:	d413      	bmi.n	800c4d6 <_printf_i+0x22e>
 800c4ae:	68e0      	ldr	r0, [r4, #12]
 800c4b0:	9b03      	ldr	r3, [sp, #12]
 800c4b2:	4298      	cmp	r0, r3
 800c4b4:	bfb8      	it	lt
 800c4b6:	4618      	movlt	r0, r3
 800c4b8:	e7a6      	b.n	800c408 <_printf_i+0x160>
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	4632      	mov	r2, r6
 800c4be:	4649      	mov	r1, r9
 800c4c0:	4640      	mov	r0, r8
 800c4c2:	47d0      	blx	sl
 800c4c4:	3001      	adds	r0, #1
 800c4c6:	d09d      	beq.n	800c404 <_printf_i+0x15c>
 800c4c8:	3501      	adds	r5, #1
 800c4ca:	68e3      	ldr	r3, [r4, #12]
 800c4cc:	9903      	ldr	r1, [sp, #12]
 800c4ce:	1a5b      	subs	r3, r3, r1
 800c4d0:	42ab      	cmp	r3, r5
 800c4d2:	dcf2      	bgt.n	800c4ba <_printf_i+0x212>
 800c4d4:	e7eb      	b.n	800c4ae <_printf_i+0x206>
 800c4d6:	2500      	movs	r5, #0
 800c4d8:	f104 0619 	add.w	r6, r4, #25
 800c4dc:	e7f5      	b.n	800c4ca <_printf_i+0x222>
 800c4de:	bf00      	nop
 800c4e0:	0800cba5 	.word	0x0800cba5
 800c4e4:	0800cbb6 	.word	0x0800cbb6

0800c4e8 <__sflush_r>:
 800c4e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4f0:	0716      	lsls	r6, r2, #28
 800c4f2:	4605      	mov	r5, r0
 800c4f4:	460c      	mov	r4, r1
 800c4f6:	d454      	bmi.n	800c5a2 <__sflush_r+0xba>
 800c4f8:	684b      	ldr	r3, [r1, #4]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	dc02      	bgt.n	800c504 <__sflush_r+0x1c>
 800c4fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c500:	2b00      	cmp	r3, #0
 800c502:	dd48      	ble.n	800c596 <__sflush_r+0xae>
 800c504:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c506:	2e00      	cmp	r6, #0
 800c508:	d045      	beq.n	800c596 <__sflush_r+0xae>
 800c50a:	2300      	movs	r3, #0
 800c50c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c510:	682f      	ldr	r7, [r5, #0]
 800c512:	6a21      	ldr	r1, [r4, #32]
 800c514:	602b      	str	r3, [r5, #0]
 800c516:	d030      	beq.n	800c57a <__sflush_r+0x92>
 800c518:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c51a:	89a3      	ldrh	r3, [r4, #12]
 800c51c:	0759      	lsls	r1, r3, #29
 800c51e:	d505      	bpl.n	800c52c <__sflush_r+0x44>
 800c520:	6863      	ldr	r3, [r4, #4]
 800c522:	1ad2      	subs	r2, r2, r3
 800c524:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c526:	b10b      	cbz	r3, 800c52c <__sflush_r+0x44>
 800c528:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c52a:	1ad2      	subs	r2, r2, r3
 800c52c:	2300      	movs	r3, #0
 800c52e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c530:	6a21      	ldr	r1, [r4, #32]
 800c532:	4628      	mov	r0, r5
 800c534:	47b0      	blx	r6
 800c536:	1c43      	adds	r3, r0, #1
 800c538:	89a3      	ldrh	r3, [r4, #12]
 800c53a:	d106      	bne.n	800c54a <__sflush_r+0x62>
 800c53c:	6829      	ldr	r1, [r5, #0]
 800c53e:	291d      	cmp	r1, #29
 800c540:	d82b      	bhi.n	800c59a <__sflush_r+0xb2>
 800c542:	4a2a      	ldr	r2, [pc, #168]	@ (800c5ec <__sflush_r+0x104>)
 800c544:	410a      	asrs	r2, r1
 800c546:	07d6      	lsls	r6, r2, #31
 800c548:	d427      	bmi.n	800c59a <__sflush_r+0xb2>
 800c54a:	2200      	movs	r2, #0
 800c54c:	04d9      	lsls	r1, r3, #19
 800c54e:	6062      	str	r2, [r4, #4]
 800c550:	6922      	ldr	r2, [r4, #16]
 800c552:	6022      	str	r2, [r4, #0]
 800c554:	d504      	bpl.n	800c560 <__sflush_r+0x78>
 800c556:	1c42      	adds	r2, r0, #1
 800c558:	d101      	bne.n	800c55e <__sflush_r+0x76>
 800c55a:	682b      	ldr	r3, [r5, #0]
 800c55c:	b903      	cbnz	r3, 800c560 <__sflush_r+0x78>
 800c55e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c560:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c562:	602f      	str	r7, [r5, #0]
 800c564:	b1b9      	cbz	r1, 800c596 <__sflush_r+0xae>
 800c566:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c56a:	4299      	cmp	r1, r3
 800c56c:	d002      	beq.n	800c574 <__sflush_r+0x8c>
 800c56e:	4628      	mov	r0, r5
 800c570:	f7ff fc9c 	bl	800beac <_free_r>
 800c574:	2300      	movs	r3, #0
 800c576:	6363      	str	r3, [r4, #52]	@ 0x34
 800c578:	e00d      	b.n	800c596 <__sflush_r+0xae>
 800c57a:	2301      	movs	r3, #1
 800c57c:	4628      	mov	r0, r5
 800c57e:	47b0      	blx	r6
 800c580:	4602      	mov	r2, r0
 800c582:	1c50      	adds	r0, r2, #1
 800c584:	d1c9      	bne.n	800c51a <__sflush_r+0x32>
 800c586:	682b      	ldr	r3, [r5, #0]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d0c6      	beq.n	800c51a <__sflush_r+0x32>
 800c58c:	2b1d      	cmp	r3, #29
 800c58e:	d001      	beq.n	800c594 <__sflush_r+0xac>
 800c590:	2b16      	cmp	r3, #22
 800c592:	d11d      	bne.n	800c5d0 <__sflush_r+0xe8>
 800c594:	602f      	str	r7, [r5, #0]
 800c596:	2000      	movs	r0, #0
 800c598:	e021      	b.n	800c5de <__sflush_r+0xf6>
 800c59a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c59e:	b21b      	sxth	r3, r3
 800c5a0:	e01a      	b.n	800c5d8 <__sflush_r+0xf0>
 800c5a2:	690f      	ldr	r7, [r1, #16]
 800c5a4:	2f00      	cmp	r7, #0
 800c5a6:	d0f6      	beq.n	800c596 <__sflush_r+0xae>
 800c5a8:	0793      	lsls	r3, r2, #30
 800c5aa:	680e      	ldr	r6, [r1, #0]
 800c5ac:	600f      	str	r7, [r1, #0]
 800c5ae:	bf0c      	ite	eq
 800c5b0:	694b      	ldreq	r3, [r1, #20]
 800c5b2:	2300      	movne	r3, #0
 800c5b4:	eba6 0807 	sub.w	r8, r6, r7
 800c5b8:	608b      	str	r3, [r1, #8]
 800c5ba:	f1b8 0f00 	cmp.w	r8, #0
 800c5be:	ddea      	ble.n	800c596 <__sflush_r+0xae>
 800c5c0:	4643      	mov	r3, r8
 800c5c2:	463a      	mov	r2, r7
 800c5c4:	6a21      	ldr	r1, [r4, #32]
 800c5c6:	4628      	mov	r0, r5
 800c5c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c5ca:	47b0      	blx	r6
 800c5cc:	2800      	cmp	r0, #0
 800c5ce:	dc08      	bgt.n	800c5e2 <__sflush_r+0xfa>
 800c5d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c5dc:	81a3      	strh	r3, [r4, #12]
 800c5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5e2:	4407      	add	r7, r0
 800c5e4:	eba8 0800 	sub.w	r8, r8, r0
 800c5e8:	e7e7      	b.n	800c5ba <__sflush_r+0xd2>
 800c5ea:	bf00      	nop
 800c5ec:	dfbffffe 	.word	0xdfbffffe

0800c5f0 <_fflush_r>:
 800c5f0:	b538      	push	{r3, r4, r5, lr}
 800c5f2:	690b      	ldr	r3, [r1, #16]
 800c5f4:	4605      	mov	r5, r0
 800c5f6:	460c      	mov	r4, r1
 800c5f8:	b913      	cbnz	r3, 800c600 <_fflush_r+0x10>
 800c5fa:	2500      	movs	r5, #0
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	bd38      	pop	{r3, r4, r5, pc}
 800c600:	b118      	cbz	r0, 800c60a <_fflush_r+0x1a>
 800c602:	6a03      	ldr	r3, [r0, #32]
 800c604:	b90b      	cbnz	r3, 800c60a <_fflush_r+0x1a>
 800c606:	f7ff fb33 	bl	800bc70 <__sinit>
 800c60a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d0f3      	beq.n	800c5fa <_fflush_r+0xa>
 800c612:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c614:	07d0      	lsls	r0, r2, #31
 800c616:	d404      	bmi.n	800c622 <_fflush_r+0x32>
 800c618:	0599      	lsls	r1, r3, #22
 800c61a:	d402      	bmi.n	800c622 <_fflush_r+0x32>
 800c61c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c61e:	f7ff fc3c 	bl	800be9a <__retarget_lock_acquire_recursive>
 800c622:	4628      	mov	r0, r5
 800c624:	4621      	mov	r1, r4
 800c626:	f7ff ff5f 	bl	800c4e8 <__sflush_r>
 800c62a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c62c:	4605      	mov	r5, r0
 800c62e:	07da      	lsls	r2, r3, #31
 800c630:	d4e4      	bmi.n	800c5fc <_fflush_r+0xc>
 800c632:	89a3      	ldrh	r3, [r4, #12]
 800c634:	059b      	lsls	r3, r3, #22
 800c636:	d4e1      	bmi.n	800c5fc <_fflush_r+0xc>
 800c638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c63a:	f7ff fc2f 	bl	800be9c <__retarget_lock_release_recursive>
 800c63e:	e7dd      	b.n	800c5fc <_fflush_r+0xc>

0800c640 <__swbuf_r>:
 800c640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c642:	460e      	mov	r6, r1
 800c644:	4614      	mov	r4, r2
 800c646:	4605      	mov	r5, r0
 800c648:	b118      	cbz	r0, 800c652 <__swbuf_r+0x12>
 800c64a:	6a03      	ldr	r3, [r0, #32]
 800c64c:	b90b      	cbnz	r3, 800c652 <__swbuf_r+0x12>
 800c64e:	f7ff fb0f 	bl	800bc70 <__sinit>
 800c652:	69a3      	ldr	r3, [r4, #24]
 800c654:	60a3      	str	r3, [r4, #8]
 800c656:	89a3      	ldrh	r3, [r4, #12]
 800c658:	071a      	lsls	r2, r3, #28
 800c65a:	d501      	bpl.n	800c660 <__swbuf_r+0x20>
 800c65c:	6923      	ldr	r3, [r4, #16]
 800c65e:	b943      	cbnz	r3, 800c672 <__swbuf_r+0x32>
 800c660:	4621      	mov	r1, r4
 800c662:	4628      	mov	r0, r5
 800c664:	f000 f82a 	bl	800c6bc <__swsetup_r>
 800c668:	b118      	cbz	r0, 800c672 <__swbuf_r+0x32>
 800c66a:	f04f 37ff 	mov.w	r7, #4294967295
 800c66e:	4638      	mov	r0, r7
 800c670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c672:	6823      	ldr	r3, [r4, #0]
 800c674:	b2f6      	uxtb	r6, r6
 800c676:	6922      	ldr	r2, [r4, #16]
 800c678:	4637      	mov	r7, r6
 800c67a:	1a98      	subs	r0, r3, r2
 800c67c:	6963      	ldr	r3, [r4, #20]
 800c67e:	4283      	cmp	r3, r0
 800c680:	dc05      	bgt.n	800c68e <__swbuf_r+0x4e>
 800c682:	4621      	mov	r1, r4
 800c684:	4628      	mov	r0, r5
 800c686:	f7ff ffb3 	bl	800c5f0 <_fflush_r>
 800c68a:	2800      	cmp	r0, #0
 800c68c:	d1ed      	bne.n	800c66a <__swbuf_r+0x2a>
 800c68e:	68a3      	ldr	r3, [r4, #8]
 800c690:	3b01      	subs	r3, #1
 800c692:	60a3      	str	r3, [r4, #8]
 800c694:	6823      	ldr	r3, [r4, #0]
 800c696:	1c5a      	adds	r2, r3, #1
 800c698:	6022      	str	r2, [r4, #0]
 800c69a:	701e      	strb	r6, [r3, #0]
 800c69c:	1c43      	adds	r3, r0, #1
 800c69e:	6962      	ldr	r2, [r4, #20]
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d004      	beq.n	800c6ae <__swbuf_r+0x6e>
 800c6a4:	89a3      	ldrh	r3, [r4, #12]
 800c6a6:	07db      	lsls	r3, r3, #31
 800c6a8:	d5e1      	bpl.n	800c66e <__swbuf_r+0x2e>
 800c6aa:	2e0a      	cmp	r6, #10
 800c6ac:	d1df      	bne.n	800c66e <__swbuf_r+0x2e>
 800c6ae:	4621      	mov	r1, r4
 800c6b0:	4628      	mov	r0, r5
 800c6b2:	f7ff ff9d 	bl	800c5f0 <_fflush_r>
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	d0d9      	beq.n	800c66e <__swbuf_r+0x2e>
 800c6ba:	e7d6      	b.n	800c66a <__swbuf_r+0x2a>

0800c6bc <__swsetup_r>:
 800c6bc:	b538      	push	{r3, r4, r5, lr}
 800c6be:	4b29      	ldr	r3, [pc, #164]	@ (800c764 <__swsetup_r+0xa8>)
 800c6c0:	4605      	mov	r5, r0
 800c6c2:	460c      	mov	r4, r1
 800c6c4:	6818      	ldr	r0, [r3, #0]
 800c6c6:	b118      	cbz	r0, 800c6d0 <__swsetup_r+0x14>
 800c6c8:	6a03      	ldr	r3, [r0, #32]
 800c6ca:	b90b      	cbnz	r3, 800c6d0 <__swsetup_r+0x14>
 800c6cc:	f7ff fad0 	bl	800bc70 <__sinit>
 800c6d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6d4:	0719      	lsls	r1, r3, #28
 800c6d6:	d422      	bmi.n	800c71e <__swsetup_r+0x62>
 800c6d8:	06da      	lsls	r2, r3, #27
 800c6da:	d407      	bmi.n	800c6ec <__swsetup_r+0x30>
 800c6dc:	2209      	movs	r2, #9
 800c6de:	602a      	str	r2, [r5, #0]
 800c6e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c6e8:	81a3      	strh	r3, [r4, #12]
 800c6ea:	e033      	b.n	800c754 <__swsetup_r+0x98>
 800c6ec:	0758      	lsls	r0, r3, #29
 800c6ee:	d512      	bpl.n	800c716 <__swsetup_r+0x5a>
 800c6f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c6f2:	b141      	cbz	r1, 800c706 <__swsetup_r+0x4a>
 800c6f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c6f8:	4299      	cmp	r1, r3
 800c6fa:	d002      	beq.n	800c702 <__swsetup_r+0x46>
 800c6fc:	4628      	mov	r0, r5
 800c6fe:	f7ff fbd5 	bl	800beac <_free_r>
 800c702:	2300      	movs	r3, #0
 800c704:	6363      	str	r3, [r4, #52]	@ 0x34
 800c706:	89a3      	ldrh	r3, [r4, #12]
 800c708:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c70c:	81a3      	strh	r3, [r4, #12]
 800c70e:	2300      	movs	r3, #0
 800c710:	6063      	str	r3, [r4, #4]
 800c712:	6923      	ldr	r3, [r4, #16]
 800c714:	6023      	str	r3, [r4, #0]
 800c716:	89a3      	ldrh	r3, [r4, #12]
 800c718:	f043 0308 	orr.w	r3, r3, #8
 800c71c:	81a3      	strh	r3, [r4, #12]
 800c71e:	6923      	ldr	r3, [r4, #16]
 800c720:	b94b      	cbnz	r3, 800c736 <__swsetup_r+0x7a>
 800c722:	89a3      	ldrh	r3, [r4, #12]
 800c724:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c72c:	d003      	beq.n	800c736 <__swsetup_r+0x7a>
 800c72e:	4621      	mov	r1, r4
 800c730:	4628      	mov	r0, r5
 800c732:	f000 f890 	bl	800c856 <__smakebuf_r>
 800c736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c73a:	f013 0201 	ands.w	r2, r3, #1
 800c73e:	d00a      	beq.n	800c756 <__swsetup_r+0x9a>
 800c740:	2200      	movs	r2, #0
 800c742:	60a2      	str	r2, [r4, #8]
 800c744:	6962      	ldr	r2, [r4, #20]
 800c746:	4252      	negs	r2, r2
 800c748:	61a2      	str	r2, [r4, #24]
 800c74a:	6922      	ldr	r2, [r4, #16]
 800c74c:	b942      	cbnz	r2, 800c760 <__swsetup_r+0xa4>
 800c74e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c752:	d1c5      	bne.n	800c6e0 <__swsetup_r+0x24>
 800c754:	bd38      	pop	{r3, r4, r5, pc}
 800c756:	0799      	lsls	r1, r3, #30
 800c758:	bf58      	it	pl
 800c75a:	6962      	ldrpl	r2, [r4, #20]
 800c75c:	60a2      	str	r2, [r4, #8]
 800c75e:	e7f4      	b.n	800c74a <__swsetup_r+0x8e>
 800c760:	2000      	movs	r0, #0
 800c762:	e7f7      	b.n	800c754 <__swsetup_r+0x98>
 800c764:	20000028 	.word	0x20000028

0800c768 <_raise_r>:
 800c768:	291f      	cmp	r1, #31
 800c76a:	b538      	push	{r3, r4, r5, lr}
 800c76c:	4605      	mov	r5, r0
 800c76e:	460c      	mov	r4, r1
 800c770:	d904      	bls.n	800c77c <_raise_r+0x14>
 800c772:	2316      	movs	r3, #22
 800c774:	6003      	str	r3, [r0, #0]
 800c776:	f04f 30ff 	mov.w	r0, #4294967295
 800c77a:	bd38      	pop	{r3, r4, r5, pc}
 800c77c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c77e:	b112      	cbz	r2, 800c786 <_raise_r+0x1e>
 800c780:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c784:	b94b      	cbnz	r3, 800c79a <_raise_r+0x32>
 800c786:	4628      	mov	r0, r5
 800c788:	f000 f830 	bl	800c7ec <_getpid_r>
 800c78c:	4622      	mov	r2, r4
 800c78e:	4601      	mov	r1, r0
 800c790:	4628      	mov	r0, r5
 800c792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c796:	f000 b817 	b.w	800c7c8 <_kill_r>
 800c79a:	2b01      	cmp	r3, #1
 800c79c:	d00a      	beq.n	800c7b4 <_raise_r+0x4c>
 800c79e:	1c59      	adds	r1, r3, #1
 800c7a0:	d103      	bne.n	800c7aa <_raise_r+0x42>
 800c7a2:	2316      	movs	r3, #22
 800c7a4:	6003      	str	r3, [r0, #0]
 800c7a6:	2001      	movs	r0, #1
 800c7a8:	e7e7      	b.n	800c77a <_raise_r+0x12>
 800c7aa:	2100      	movs	r1, #0
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c7b2:	4798      	blx	r3
 800c7b4:	2000      	movs	r0, #0
 800c7b6:	e7e0      	b.n	800c77a <_raise_r+0x12>

0800c7b8 <raise>:
 800c7b8:	4b02      	ldr	r3, [pc, #8]	@ (800c7c4 <raise+0xc>)
 800c7ba:	4601      	mov	r1, r0
 800c7bc:	6818      	ldr	r0, [r3, #0]
 800c7be:	f7ff bfd3 	b.w	800c768 <_raise_r>
 800c7c2:	bf00      	nop
 800c7c4:	20000028 	.word	0x20000028

0800c7c8 <_kill_r>:
 800c7c8:	b538      	push	{r3, r4, r5, lr}
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	4d06      	ldr	r5, [pc, #24]	@ (800c7e8 <_kill_r+0x20>)
 800c7ce:	4604      	mov	r4, r0
 800c7d0:	4608      	mov	r0, r1
 800c7d2:	4611      	mov	r1, r2
 800c7d4:	602b      	str	r3, [r5, #0]
 800c7d6:	f7f5 fdd1 	bl	800237c <_kill>
 800c7da:	1c43      	adds	r3, r0, #1
 800c7dc:	d102      	bne.n	800c7e4 <_kill_r+0x1c>
 800c7de:	682b      	ldr	r3, [r5, #0]
 800c7e0:	b103      	cbz	r3, 800c7e4 <_kill_r+0x1c>
 800c7e2:	6023      	str	r3, [r4, #0]
 800c7e4:	bd38      	pop	{r3, r4, r5, pc}
 800c7e6:	bf00      	nop
 800c7e8:	200005a0 	.word	0x200005a0

0800c7ec <_getpid_r>:
 800c7ec:	f7f5 bdbe 	b.w	800236c <_getpid>

0800c7f0 <memchr>:
 800c7f0:	b2c9      	uxtb	r1, r1
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	4402      	add	r2, r0
 800c7f6:	b510      	push	{r4, lr}
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	d101      	bne.n	800c802 <memchr+0x12>
 800c7fe:	2000      	movs	r0, #0
 800c800:	e003      	b.n	800c80a <memchr+0x1a>
 800c802:	7804      	ldrb	r4, [r0, #0]
 800c804:	3301      	adds	r3, #1
 800c806:	428c      	cmp	r4, r1
 800c808:	d1f6      	bne.n	800c7f8 <memchr+0x8>
 800c80a:	bd10      	pop	{r4, pc}

0800c80c <__swhatbuf_r>:
 800c80c:	b570      	push	{r4, r5, r6, lr}
 800c80e:	460c      	mov	r4, r1
 800c810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c814:	b096      	sub	sp, #88	@ 0x58
 800c816:	4615      	mov	r5, r2
 800c818:	2900      	cmp	r1, #0
 800c81a:	461e      	mov	r6, r3
 800c81c:	da0c      	bge.n	800c838 <__swhatbuf_r+0x2c>
 800c81e:	89a3      	ldrh	r3, [r4, #12]
 800c820:	2100      	movs	r1, #0
 800c822:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c826:	bf14      	ite	ne
 800c828:	2340      	movne	r3, #64	@ 0x40
 800c82a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c82e:	2000      	movs	r0, #0
 800c830:	6031      	str	r1, [r6, #0]
 800c832:	602b      	str	r3, [r5, #0]
 800c834:	b016      	add	sp, #88	@ 0x58
 800c836:	bd70      	pop	{r4, r5, r6, pc}
 800c838:	466a      	mov	r2, sp
 800c83a:	f000 f849 	bl	800c8d0 <_fstat_r>
 800c83e:	2800      	cmp	r0, #0
 800c840:	dbed      	blt.n	800c81e <__swhatbuf_r+0x12>
 800c842:	9901      	ldr	r1, [sp, #4]
 800c844:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c848:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c84c:	4259      	negs	r1, r3
 800c84e:	4159      	adcs	r1, r3
 800c850:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c854:	e7eb      	b.n	800c82e <__swhatbuf_r+0x22>

0800c856 <__smakebuf_r>:
 800c856:	898b      	ldrh	r3, [r1, #12]
 800c858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c85a:	079d      	lsls	r5, r3, #30
 800c85c:	4606      	mov	r6, r0
 800c85e:	460c      	mov	r4, r1
 800c860:	d507      	bpl.n	800c872 <__smakebuf_r+0x1c>
 800c862:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c866:	6023      	str	r3, [r4, #0]
 800c868:	6123      	str	r3, [r4, #16]
 800c86a:	2301      	movs	r3, #1
 800c86c:	6163      	str	r3, [r4, #20]
 800c86e:	b003      	add	sp, #12
 800c870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c872:	ab01      	add	r3, sp, #4
 800c874:	466a      	mov	r2, sp
 800c876:	f7ff ffc9 	bl	800c80c <__swhatbuf_r>
 800c87a:	9f00      	ldr	r7, [sp, #0]
 800c87c:	4605      	mov	r5, r0
 800c87e:	4630      	mov	r0, r6
 800c880:	4639      	mov	r1, r7
 800c882:	f7ff f8dd 	bl	800ba40 <_malloc_r>
 800c886:	b948      	cbnz	r0, 800c89c <__smakebuf_r+0x46>
 800c888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c88c:	059a      	lsls	r2, r3, #22
 800c88e:	d4ee      	bmi.n	800c86e <__smakebuf_r+0x18>
 800c890:	f023 0303 	bic.w	r3, r3, #3
 800c894:	f043 0302 	orr.w	r3, r3, #2
 800c898:	81a3      	strh	r3, [r4, #12]
 800c89a:	e7e2      	b.n	800c862 <__smakebuf_r+0xc>
 800c89c:	89a3      	ldrh	r3, [r4, #12]
 800c89e:	6020      	str	r0, [r4, #0]
 800c8a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8a4:	81a3      	strh	r3, [r4, #12]
 800c8a6:	9b01      	ldr	r3, [sp, #4]
 800c8a8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c8ac:	b15b      	cbz	r3, 800c8c6 <__smakebuf_r+0x70>
 800c8ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8b2:	4630      	mov	r0, r6
 800c8b4:	f000 f81e 	bl	800c8f4 <_isatty_r>
 800c8b8:	b128      	cbz	r0, 800c8c6 <__smakebuf_r+0x70>
 800c8ba:	89a3      	ldrh	r3, [r4, #12]
 800c8bc:	f023 0303 	bic.w	r3, r3, #3
 800c8c0:	f043 0301 	orr.w	r3, r3, #1
 800c8c4:	81a3      	strh	r3, [r4, #12]
 800c8c6:	89a3      	ldrh	r3, [r4, #12]
 800c8c8:	431d      	orrs	r5, r3
 800c8ca:	81a5      	strh	r5, [r4, #12]
 800c8cc:	e7cf      	b.n	800c86e <__smakebuf_r+0x18>
	...

0800c8d0 <_fstat_r>:
 800c8d0:	b538      	push	{r3, r4, r5, lr}
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	4d06      	ldr	r5, [pc, #24]	@ (800c8f0 <_fstat_r+0x20>)
 800c8d6:	4604      	mov	r4, r0
 800c8d8:	4608      	mov	r0, r1
 800c8da:	4611      	mov	r1, r2
 800c8dc:	602b      	str	r3, [r5, #0]
 800c8de:	f7f5 fdad 	bl	800243c <_fstat>
 800c8e2:	1c43      	adds	r3, r0, #1
 800c8e4:	d102      	bne.n	800c8ec <_fstat_r+0x1c>
 800c8e6:	682b      	ldr	r3, [r5, #0]
 800c8e8:	b103      	cbz	r3, 800c8ec <_fstat_r+0x1c>
 800c8ea:	6023      	str	r3, [r4, #0]
 800c8ec:	bd38      	pop	{r3, r4, r5, pc}
 800c8ee:	bf00      	nop
 800c8f0:	200005a0 	.word	0x200005a0

0800c8f4 <_isatty_r>:
 800c8f4:	b538      	push	{r3, r4, r5, lr}
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	4d05      	ldr	r5, [pc, #20]	@ (800c910 <_isatty_r+0x1c>)
 800c8fa:	4604      	mov	r4, r0
 800c8fc:	4608      	mov	r0, r1
 800c8fe:	602b      	str	r3, [r5, #0]
 800c900:	f7f5 fdac 	bl	800245c <_isatty>
 800c904:	1c43      	adds	r3, r0, #1
 800c906:	d102      	bne.n	800c90e <_isatty_r+0x1a>
 800c908:	682b      	ldr	r3, [r5, #0]
 800c90a:	b103      	cbz	r3, 800c90e <_isatty_r+0x1a>
 800c90c:	6023      	str	r3, [r4, #0]
 800c90e:	bd38      	pop	{r3, r4, r5, pc}
 800c910:	200005a0 	.word	0x200005a0

0800c914 <_init>:
 800c914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c916:	bf00      	nop
 800c918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c91a:	bc08      	pop	{r3}
 800c91c:	469e      	mov	lr, r3
 800c91e:	4770      	bx	lr

0800c920 <_fini>:
 800c920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c922:	bf00      	nop
 800c924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c926:	bc08      	pop	{r3}
 800c928:	469e      	mov	lr, r3
 800c92a:	4770      	bx	lr
