module alu_SRA (
	 input logic [15:0] a,    // Operand A
    input logic [15:0] b,    // Operand B
    output logic [15:0] result // Result
);
	 assign result = b;
endmodule