module mDFF_Risingedge_Resetasynclow (input iD,iClock,iReset
													output reg oQ
													);
													