/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [11:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((celloutsig_1_3z[8] | celloutsig_1_8z) & celloutsig_1_6z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z[0] | celloutsig_0_8z[2]) & in_data[54]);
  assign celloutsig_1_0z = ~((in_data[103] | in_data[184]) & in_data[162]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_1z[4]) & celloutsig_1_7z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_4z[1]) & (celloutsig_1_7z | celloutsig_1_0z));
  assign celloutsig_1_15z = ~((celloutsig_1_7z | celloutsig_1_11z) & (celloutsig_1_4z[0] | celloutsig_1_11z));
  assign celloutsig_0_4z = ~((in_data[56] | in_data[5]) & (in_data[18] | _00_));
  assign celloutsig_0_19z = ~((celloutsig_0_13z[8] | celloutsig_0_0z) & (celloutsig_0_10z | celloutsig_0_3z));
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[114]);
  reg [7:0] _11_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 8'h00;
    else _11_ <= { in_data[73:67], celloutsig_0_1z };
  assign { _00_, _01_[6:0] } = _11_;
  assign celloutsig_0_7z = { _00_, celloutsig_0_3z, celloutsig_0_4z } == _01_[6:4];
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, _00_, _01_[6:0], celloutsig_0_5z, _00_, _01_[6:0], celloutsig_0_4z } == { in_data[38:18], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[74:57] >= in_data[60:43];
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } >= _01_[2:0];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z } >= { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_0z } >= { celloutsig_0_8z[1], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_6z = celloutsig_1_3z[16:12] >= { celloutsig_1_3z[4:1], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_5z >= celloutsig_1_5z;
  assign celloutsig_1_12z = { celloutsig_1_1z[4:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z } % { 1'h1, celloutsig_1_3z[16:5], celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_1_5z = celloutsig_1_4z[5:2] % { 1'h1, celloutsig_1_4z[4:3], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_12z[14:1], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_15z } | { in_data[111:105], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_9z = { celloutsig_0_5z[2:1], celloutsig_0_6z } | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = | { in_data[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = | { in_data[76:55], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[17:16], celloutsig_0_3z } ~^ { in_data[29], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[17:13], celloutsig_1_0z } ~^ { celloutsig_1_3z[11:7], celloutsig_1_2z };
  assign celloutsig_0_3z = ~((_01_[4] & in_data[25]) | in_data[25]);
  assign celloutsig_1_13z = ~((celloutsig_1_5z[0] & celloutsig_1_9z) | in_data[136]);
  assign celloutsig_1_16z = ~((celloutsig_1_6z & celloutsig_1_12z[12]) | celloutsig_1_4z[5]);
  assign celloutsig_1_18z = ~((celloutsig_1_2z & celloutsig_1_15z) | celloutsig_1_16z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 6'h00;
    else if (clkin_data[64]) celloutsig_0_8z = { in_data[37:36], celloutsig_0_1z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 12'h000;
    else if (clkin_data[96]) celloutsig_0_13z = in_data[61:50];
  assign celloutsig_1_10z = ~((celloutsig_1_4z[1] & in_data[178]) | (celloutsig_1_2z & celloutsig_1_7z));
  assign celloutsig_1_1z[7:1] = in_data[128:122] ~^ in_data[183:177];
  assign { celloutsig_1_3z[7:1], celloutsig_1_3z[9], celloutsig_1_3z[10], celloutsig_1_3z[8], celloutsig_1_3z[19:11] } = { celloutsig_1_1z[7:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, in_data[164:156] } | { celloutsig_1_1z[7:1], in_data[108], in_data[109], in_data[107], in_data[118:110] };
  assign _01_[7] = _00_;
  assign celloutsig_1_1z[0] = 1'h1;
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[128], out_data[112:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
