make: Entering directory '/home/maharishi/sysv/riscv-core/work/asm.basic_beq/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -fcoroutines -Os  -c -o core_top_tb.o /home/maharishi/sysv/riscv-core/verilator/core_top_tb.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -fcoroutines -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vcore_top_tb.cpp Vcore_top_tb___024root__DepSet_he39dbd99__0.cpp Vcore_top_tb___024root__DepSet_h03852c14__0.cpp Vcore_top_tb__Trace__0.cpp Vcore_top_tb___024root__Slow.cpp Vcore_top_tb___024root__DepSet_he39dbd99__0__Slow.cpp Vcore_top_tb___024root__DepSet_h03852c14__0__Slow.cpp Vcore_top_tb___024unit__Slow.cpp Vcore_top_tb___024unit__DepSet_hd191992d__0__Slow.cpp Vcore_top_tb__Syms.cpp Vcore_top_tb__Trace__0__Slow.cpp Vcore_top_tb__TraceDecls__0__Slow.cpp > Vcore_top_tb__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -fcoroutines -c -o Vcore_top_tb__ALL.o Vcore_top_tb__ALL.cpp
echo "" > Vcore_top_tb__ALL.verilator_deplist.tmp
g++    core_top_tb.o verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o Vcore_top_tb__ALL.a    -pthread -lpthread -latomic   -o Vcore_top_tb
rm Vcore_top_tb__ALL.verilator_deplist.tmp
make: Leaving directory '/home/maharishi/sysv/riscv-core/work/asm.basic_beq/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.034 2025-02-24 rev UNKNOWN.REV
- Verilator: Built from 1.006 MB sources in 25 modules, into 1.751 MB in 12 C++ files needing 0.001 MB
- Verilator: Walltime 24.440 s (elab=0.058, cvt=0.320, bld=23.974); cpu 0.467 s on 1 threads; alloced 27.605 MB
make: Entering directory '/home/maharishi/sysv/riscv-core/work/asm.basic_beq/obj_dir'
make: 'Vcore_top_tb' is up to date.
make: Leaving directory '/home/maharishi/sysv/riscv-core/work/asm.basic_beq/obj_dir'
****** START of CORE TOP SIM ****** 
%Warning: $readmem file not found
- /home/maharishi/sysv/riscv-core/tb/core_top_tb.sv:56: Verilog $finish
****** END of CORE TOP SIM ****** 
