Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep  7 15:35:57 2021
| Host         : Ingenuity running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |              27 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+-----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |         Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_gen/inst/px_clk | VGA_Controller/sel            |                                   |                1 |              2 |         2.00 |
|  clk_gen/inst/px_clk | VGA_Controller/enemy_y118_out |                                   |                2 |              5 |         2.50 |
|  clk_gen/inst/px_clk | image/enemy_y                 | image/enemy_y[9]_i_1_n_0          |                3 |              6 |         2.00 |
|  clk_gen/inst/px_clk | VGA_Controller/sel            | VGA_Controller/v_count[9]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_gen/inst/px_clk |                               | VGA_Controller/sel                |                2 |             10 |         5.00 |
|  clk_gen/inst/px_clk | image/ship_x                  | image/ship_x[9]_i_1_n_0           |                3 |             10 |         3.33 |
|  clk_gen/inst/px_clk | VGA_Controller/col[9]_i_1_n_0 |                                   |                3 |             10 |         3.33 |
|  clk_gen/inst/px_clk | VGA_Controller/row[9]_i_1_n_0 |                                   |                2 |             10 |         5.00 |
|  clk_gen/inst/px_clk |                               |                                   |               13 |             26 |         2.00 |
+----------------------+-------------------------------+-----------------------------------+------------------+----------------+--------------+


