############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "shift_register/shift_register_label0"
set_directive_top -name shift_register "shift_register"
