============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 25 2019  12:57:42 pm
  Module:                 FME_PIPE_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                          Module                       Cells  Cell Area  Net Area   Total Area 
-------------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_6                                                                                         43067     223435     96486       319921 
  U_inter                                        interpolation_bit_width10                         24183     125446     48613       174059 
    csa_tree_PUs_4__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_4__U_F6_U_S5_add_18_10_group_2         104        550       202          752 
    csa_tree_PUs_2__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_2__U_F6_U_S5_add_18_10_group_2         104        550       202          752 
    csa_tree_PUs_1__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_1__U_F6_U_S25_add_18_10_group_2        104        550       202          752 
    csa_tree_PUs_0__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_0__U_F6_U_S25_add_18_10_group_2        104        550       202          752 
    csa_tree_PUs_5__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_5__U_F6_U_S5_add_18_10_group_2         104        550       202          752 
    csa_tree_PUs_4__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_4__U_F6_U_S25_add_18_10_group_2        104        550       202          752 
    csa_tree_PUs_3__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_3__U_F6_U_S25_add_18_10_group_2        104        550       202          752 
    csa_tree_PUs_3__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_3__U_F6_U_S5_add_18_10_group_2         104        550       202          752 
    csa_tree_PUs_2__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_2__U_F6_U_S25_add_18_10_group_2        104        550       202          752 
    csa_tree_PUs_1__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_1__U_F6_U_S5_add_18_10_group_2         104        550       202          752 
    csa_tree_PUs_0__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_0__U_F6_U_S5_add_18_10_group_2         103        481       201          682 
    csa_tree_PUs_16__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_16__U_F6_U_S25_add_18_10_group_2       104        457       203          660 
    csa_tree_PUs_16__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_16__U_F6_U_S5_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_15__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_15__U_F6_U_S25_add_18_10_group_2       104        457       203          660 
    csa_tree_PUs_15__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_15__U_F6_U_S5_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_14__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_14__U_F6_U_S25_add_18_10_group_2       104        457       203          660 
    csa_tree_PUs_14__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_14__U_F6_U_S5_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_13__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_13__U_F6_U_S25_add_18_10_group_2       104        457       203          660 
    csa_tree_PUs_13__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_13__U_F6_U_S5_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_12__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_12__U_F6_U_S25_add_18_10_group_2       104        457       203          660 
    csa_tree_PUs_12__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_12__U_F6_U_S5_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_11__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_11__U_F6_U_S25_add_18_10_group_2       104        457       203          660 
    csa_tree_PUs_11__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_11__U_F6_U_S5_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_10__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_10__U_F6_U_S25_add_18_10_group_2       104        457       203          660 
    csa_tree_PUs_10__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_10__U_F6_U_S5_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_9__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_9__U_F6_U_S25_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_9__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_9__U_F6_U_S5_add_18_10_group_2         104        457       203          660 
    csa_tree_PUs_8__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_8__U_F6_U_S25_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_8__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_8__U_F6_U_S5_add_18_10_group_2         104        457       203          660 
    csa_tree_PUs_7__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_7__U_F6_U_S25_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_7__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_7__U_F6_U_S5_add_18_10_group_2         104        457       203          660 
    csa_tree_PUs_6__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_6__U_F6_U_S25_add_18_10_group_2        104        457       203          660 
    csa_tree_PUs_6__U_F6_U_S5_add_18_10_groupi   csa_tree_PUs_6__U_F6_U_S5_add_18_10_group_2         104        457       203          660 
    csa_tree_PUs_5__U_F6_U_S25_add_18_10_groupi  csa_tree_PUs_5__U_F6_U_S25_add_18_10_group_2        104        457       203          660 
    PUs[16].U_F6_U_S14_add_18_10                 add_signed_5120                                     100        456       167          623 
    PUs[15].U_F6_U_S14_add_18_10                 add_signed_5120_6458                                100        456       167          623 
    PUs[14].U_F6_U_S14_add_18_10                 add_signed_5120_6457                                100        456       167          623 
    PUs[13].U_F6_U_S14_add_18_10                 add_signed_5120_6456                                100        456       167          623 
    PUs[12].U_F6_U_S14_add_18_10                 add_signed_5120_6455                                100        456       167          623 
    PUs[11].U_F6_U_S14_add_18_10                 add_signed_5120_6454                                100        456       167          623 
    PUs[10].U_F6_U_S14_add_18_10                 add_signed_5120_6453                                100        456       167          623 
    PUs[9].U_F6_U_S14_add_18_10                  add_signed_5120_6452                                100        456       167          623 
    PUs[8].U_F6_U_S14_add_18_10                  add_signed_5120_6451                                100        456       167          623 
    PUs[7].U_F6_U_S14_add_18_10                  add_signed_5120_6450                                100        456       167          623 
    PUs[6].U_F6_U_S14_add_18_10                  add_signed_5120_6449                                100        456       167          623 
    PUs[5].U_F6_U_S14_add_18_10                  add_signed_5120_6448                                100        456       167          623 
    PUs[4].U_F6_U_S14_add_18_10                  add_signed_5120_6447                                100        456       167          623 
    PUs[3].U_F6_U_S14_add_18_10                  add_signed_5120_6446                                100        456       167          623 
    PUs[2].U_F6_U_S14_add_18_10                  add_signed_5120_6445                                100        456       167          623 
    PUs[1].U_F6_U_S14_add_18_10                  add_signed_5120_6444                                100        456       167          623 
    PUs[0].U_F6_U_S14_add_18_10                  add_signed_5120_6443                                100        456       167          623 
    addinc_PUs[3].U_F6_U_0_U_S0_add_18_16        add_signed_carry_2119_6646                           94        463       158          621 
    addinc_PUs[0].U_F6_U_0_U_S0_add_18_16        add_signed_carry_2119_6658                           93        453       155          608 
    addinc_PUs[6].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6633                           90        453       150          603 
    addinc_PUs[12].U_F6_U_5_U_S0_add_18_16       add_signed_carry_2119_6609                           92        446       156          602 
    addinc_PUs[1].U_F6_U_0_U_S0_add_18_16        add_signed_carry_2119_6654                           91        443       154          597 
    addinc_PUs[2].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6649                           86        431       145          576 
    addinc_PUs[5].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6637                           86        431       145          575 
    addinc_PUs[0].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6657                           87        427       148          575 
    PUs[16].U_F6_U_S23_add_18_10                 add_signed_5140                                      86        438       136          574 
    PUs[16].U_F6_U_S3_add_18_10                  add_signed_5140_6426                                 86        438       136          574 
    PUs[15].U_F6_U_S23_add_18_10                 add_signed_5140_6425                                 86        438       136          574 
    PUs[15].U_F6_U_S3_add_18_10                  add_signed_5140_6424                                 86        438       136          574 
    PUs[14].U_F6_U_S23_add_18_10                 add_signed_5140_6423                                 86        438       136          574 
    PUs[14].U_F6_U_S3_add_18_10                  add_signed_5140_6422                                 86        438       136          574 
    PUs[13].U_F6_U_S23_add_18_10                 add_signed_5140_6421                                 86        438       136          574 
    PUs[13].U_F6_U_S3_add_18_10                  add_signed_5140_6420                                 86        438       136          574 
    PUs[12].U_F6_U_S23_add_18_10                 add_signed_5140_6419                                 86        438       136          574 
    PUs[12].U_F6_U_S3_add_18_10                  add_signed_5140_6418                                 86        438       136          574 
    PUs[11].U_F6_U_S23_add_18_10                 add_signed_5140_6417                                 86        438       136          574 
    PUs[11].U_F6_U_S3_add_18_10                  add_signed_5140_6416                                 86        438       136          574 
    PUs[10].U_F6_U_S23_add_18_10                 add_signed_5140_6415                                 86        438       136          574 
    PUs[10].U_F6_U_S3_add_18_10                  add_signed_5140_6414                                 86        438       136          574 
    PUs[9].U_F6_U_S23_add_18_10                  add_signed_5140_6413                                 86        438       136          574 
    PUs[9].U_F6_U_S3_add_18_10                   add_signed_5140_6412                                 86        438       136          574 
    PUs[8].U_F6_U_S23_add_18_10                  add_signed_5140_6411                                 86        438       136          574 
    PUs[8].U_F6_U_S3_add_18_10                   add_signed_5140_6410                                 86        438       136          574 
    PUs[7].U_F6_U_S23_add_18_10                  add_signed_5140_6409                                 86        438       136          574 
    PUs[7].U_F6_U_S3_add_18_10                   add_signed_5140_6408                                 86        438       136          574 
    PUs[6].U_F6_U_S23_add_18_10                  add_signed_5140_6407                                 86        438       136          574 
    PUs[6].U_F6_U_S3_add_18_10                   add_signed_5140_6406                                 86        438       136          574 
    PUs[5].U_F6_U_S23_add_18_10                  add_signed_5140_6405                                 86        438       136          574 
    PUs[5].U_F6_U_S3_add_18_10                   add_signed_5140_6404                                 86        438       136          574 
    PUs[4].U_F6_U_S23_add_18_10                  add_signed_5140_6403                                 86        438       136          574 
    PUs[4].U_F6_U_S3_add_18_10                   add_signed_5140_6402                                 86        438       136          574 
    PUs[3].U_F6_U_S23_add_18_10                  add_signed_5140_6401                                 86        438       136          574 
    PUs[3].U_F6_U_S3_add_18_10                   add_signed_5140_6400                                 86        438       136          574 
    PUs[2].U_F6_U_S23_add_18_10                  add_signed_5140_6399                                 86        438       136          574 
    PUs[2].U_F6_U_S3_add_18_10                   add_signed_5140_6398                                 86        438       136          574 
    PUs[1].U_F6_U_S23_add_18_10                  add_signed_5140_6397                                 86        438       136          574 
    PUs[1].U_F6_U_S3_add_18_10                   add_signed_5140_6396                                 86        438       136          574 
    PUs[0].U_F6_U_S23_add_18_10                  add_signed_5140_6395                                 86        438       136          574 
    PUs[0].U_F6_U_S3_add_18_10                   add_signed_5140_6394                                 86        438       136          574 
    addinc_PUs[3].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6645                           86        424       147          571 
    addinc_PUs[1].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6653                           84        428       142          571 
    addinc_PUs[4].U_F6_U_0_U_S0_add_18_16        add_signed_carry_2119_6642                           87        419       148          567 
    addinc_PUs[15].U_F6_U_5_U_S0_add_18_16       add_signed_carry_2119_6597                           86        420       146          566 
    addinc_PUs[14].U_F6_U_5_U_S0_add_18_16       add_signed_carry_2119_6601                           86        419       146          564 
    addinc_PUs[13].U_F6_U_5_U_S0_add_18_16       add_signed_carry_2119_6605                           84        420       143          563 
    addinc_PUs[16].U_F6_U_5_U_S0_add_18_16       add_signed_carry_2119_6593                           86        418       146          563 
    PUs[13].U_F6_U_4_U_S0_add_18_10              add_signed_5164_6538                                 77        437       121          559 
    addinc_PUs[2].U_F6_U_0_U_S0_add_18_16        add_signed_carry_2119_6650                           84        414       142          557 
    PUs[4].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6574                                 77        435       121          556 
    addinc_PUs[4].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6641                           84        413       142          556 
    PUs[7].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6562                                 76        431       119          551 
    PUs[9].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6554                                 76        431       119          550 
    PUs[5].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6570                                 76        427       119          546 
    PUs[2].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6582                                 76        426       119          546 
    PUs[1].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6586                                 77        422       121          543 
    PUs[0].U_F6_U_3_U_S0_add_18_10               add_signed_5164_6591                                 77        422       121          543 
    PUs[0].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6590                                 77        422       121          543 
    PUs[8].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6558                                 75        424       118          542 
    PUs[14].U_F6_U_4_U_S0_add_18_10              add_signed_5164_6534                                 76        422       119          541 
    PUs[10].U_F6_U_4_U_S0_add_18_10              add_signed_5164_6550                                 76        422       119          541 
    PUs[6].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6566                                 76        422       119          541 
    PUs[3].U_F6_U_4_U_S0_add_18_10               add_signed_5164_6578                                 76        421       119          540 
    addinc_PUs[7].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6629                           79        410       130          540 
    PUs[12].U_F6_U_4_U_S0_add_18_10              add_signed_5164_6542                                 75        419       117          536 
    PUs[11].U_F6_U_4_U_S0_add_18_10              add_signed_5164_6546                                 75        417       118          535 
    PUs[0].U_F6_U_2_U_S0_add_18_10               add_signed_5164                                      76        413       119          533 
    PUs[15].U_F6_U_4_U_S0_add_18_10              add_signed_5164_6530                                 76        413       119          532 
    addinc_PUs[10].U_F6_U_5_U_S0_add_18_16       add_signed_carry_2119_6617                           79        395       131          526 
    addinc_PUs[8].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6625                           76        400       125          525 
    addinc_PUs[9].U_F6_U_5_U_S0_add_18_16        add_signed_carry_2119_6621                           78        392       130          522 
    addinc_PUs[11].U_F6_U_5_U_S0_add_18_16       add_signed_carry_2119_6613                           78        379       128          507 
    PUs[4].U_F6_U_S12_add_41_16                  add_unsigned_5123_6720                               88        357       146          502 
    PUs[11].U_F6_U_S12_add_41_16                 add_unsigned_5123_6713                               87        357       144          501 
    PUs[7].U_F6_U_S12_add_41_16                  add_unsigned_5123_6717                               87        357       144          500 
    PUs[13].U_F6_U_S12_add_41_16                 add_unsigned_5123_6711                               87        356       144          499 
    PUs[3].U_F6_U_S12_add_41_16                  add_unsigned_5123_6721                               88        354       145          499 
    PUs[5].U_F6_U_S12_add_41_16                  add_unsigned_5123_6719                               87        355       144          499 
    PUs[6].U_F6_U_S12_add_41_16                  add_unsigned_5123_6718                               88        353       146          499 
    PUs[16].U_F6_U_S12_add_41_16                 add_unsigned_5123_6708                               87        354       144          498 
    PUs[12].U_F6_U_S12_add_41_16                 add_unsigned_5123_6712                               87        354       144          497 
    PUs[10].U_F6_U_S12_add_41_16                 add_unsigned_5123_6714                               87        354       144          497 
    PUs[1].U_F6_U_S12_add_41_16                  add_unsigned_5123_6723                               87        352       144          496 
    PUs[14].U_F6_U_S12_add_41_16                 add_unsigned_5123_6710                               87        351       144          495 
    PUs[8].U_F6_U_S12_add_41_16                  add_unsigned_5123_6716                               87        350       144          494 
    PUs[0].U_F6_U_S12_add_41_16                  add_unsigned_5123                                    88        348       145          493 
    PUs[2].U_F6_U_S12_add_41_16                  add_unsigned_5123_6722                               87        348       144          492 
    PUs[9].U_F6_U_S12_add_41_16                  add_unsigned_5123_6715                               87        347       144          491 
    PUs[15].U_F6_U_S12_add_41_16                 add_unsigned_5123_6709                               87        346       144          489 
    addinc_PUs[12].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1921_6732                           69        332       115          447 
    addinc_PUs[11].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1921_6734                           69        332       115          447 
    addinc_PUs[10].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1921_6736                           70        330       117          446 
    addinc_PUs[6].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6744                           69        329       115          444 
    addinc_PUs[7].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6742                           69        326       115          441 
    addinc_PUs[9].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6738                           69        326       115          441 
    addinc_PUs[0].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6756                           69        324       115          440 
    addinc_PUs[3].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6750                           69        321       115          437 
    addinc_PUs[8].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6740                           69        320       115          435 
    addinc_PUs[1].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6754                           69        319       115          434 
    addinc_PUs[13].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1921_6730                           69        317       115          432 
    addinc_PUs[2].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6752                           69        317       115          432 
    addinc_PUs[5].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6746                           69        315       115          430 
    addinc_PUs[4].U_F6_U_4_U_S1_add_18_16        add_signed_carry_1921_6748                           69        311       115          426 
    addinc_PUs[16].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1921_6724                           69        307       115          422 
    addinc_PUs[14].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1921_6728                           69        307       115          422 
    addinc_PUs[15].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1921_6726                           69        305       115          420 
    addinc_PUs[2].U_F6_U_1_U_S1_add_18_16        add_signed_carry_1921_6753                           69        305       115          420 
    addinc_PUs[0].U_F6_U_1_U_S1_add_18_16        add_signed_carry_1921                                69        304       115          419 
    addinc_PUs[1].U_F6_U_1_U_S1_add_18_16        add_signed_carry_1921_6755                           69        304       115          419 
    csa_tree_PUs_15__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_15__U_F6_U_S13_add_18_10_group_1059     34        317        55          372 
    csa_tree_PUs_1__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_1__U_F6_U_S13_add_18_10_group_1087      29        317        50          367 
    csa_tree_PUs_13__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_13__U_F6_U_S13_add_18_10_group_1063     33        316        52          367 
    csa_tree_PUs_11__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_11__U_F6_U_S13_add_18_10_group_1067     32        312        54          366 
    csa_tree_PUs_16__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_16__U_F6_U_S13_add_18_10_group_1057     33        315        52          366 
    csa_tree_PUs_8__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_8__U_F6_U_S13_add_18_10_group_1073      32        311        54          366 
    csa_tree_PUs_7__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_7__U_F6_U_S13_add_18_10_group_1075      32        310        54          365 
    csa_tree_PUs_10__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_10__U_F6_U_S13_add_18_10_group_1069     33        308        56          365 
    csa_tree_PUs_6__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_6__U_F6_U_S13_add_18_10_group_1077      32        305        54          359 
    csa_tree_PUs_5__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_5__U_F6_U_S13_add_18_10_group_1079      32        305        54          359 
    csa_tree_PUs_12__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_12__U_F6_U_S13_add_18_10_group_1065     34        303        54          357 
    csa_tree_PUs_9__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_9__U_F6_U_S13_add_18_10_group_1071      32        301        54          355 
    csa_tree_PUs_0__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_0__U_F6_U_S13_add_18_10_group_1089      27        309        45          354 
    csa_tree_PUs_4__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_4__U_F6_U_S13_add_18_10_group_1081      27        308        45          353 
    csa_tree_PUs_3__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_3__U_F6_U_S13_add_18_10_group_1083      27        308        45          353 
    csa_tree_PUs_2__U_F6_U_S13_add_18_10_groupi  csa_tree_PUs_2__U_F6_U_S13_add_18_10_group_1085      27        308        45          353 
    csa_tree_PUs_14__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_14__U_F6_U_S13_add_18_10_group_1061     33        301        52          353 
    PUs[0].U_F6_U_1_U_S0_add_18_10               add_signed_5164_6589                                 63        250       102          352 
    PUs[16].U_F6_U_4_U_S0_add_18_10              add_signed_5164_6526                                 62        247       100          347 
    PUs[5].U_F6_U_S15_add_41_16                  add_unsigned_5118_6432                               66        221       107          328 
    PUs[4].U_F6_U_S15_add_41_16                  add_unsigned_5118_6431                               66        221       107          328 
    PUs[3].U_F6_U_S15_add_41_16                  add_unsigned_5118_6430                               66        221       107          328 
    PUs[2].U_F6_U_S15_add_41_16                  add_unsigned_5118_6429                               66        221       107          328 
    PUs[1].U_F6_U_S15_add_41_16                  add_unsigned_5118_6428                               66        221       107          328 
    PUs[0].U_F6_U_S15_add_41_16                  add_unsigned_5118_6427                               66        221       107          328 
    PUs[16].U_F6_U_S15_add_41_16                 add_unsigned_5118                                    68        207       112          319 
    PUs[15].U_F6_U_S15_add_41_16                 add_unsigned_5118_6442                               68        207       112          319 
    PUs[14].U_F6_U_S15_add_41_16                 add_unsigned_5118_6441                               68        207       112          319 
    PUs[13].U_F6_U_S15_add_41_16                 add_unsigned_5118_6440                               68        207       112          319 
    PUs[12].U_F6_U_S15_add_41_16                 add_unsigned_5118_6439                               68        207       112          319 
    PUs[11].U_F6_U_S15_add_41_16                 add_unsigned_5118_6438                               68        207       112          319 
    PUs[10].U_F6_U_S15_add_41_16                 add_unsigned_5118_6437                               68        207       112          319 
    PUs[9].U_F6_U_S15_add_41_16                  add_unsigned_5118_6436                               68        207       112          319 
    PUs[8].U_F6_U_S15_add_41_16                  add_unsigned_5118_6435                               68        207       112          319 
    PUs[7].U_F6_U_S15_add_41_16                  add_unsigned_5118_6434                               68        207       112          319 
    PUs[6].U_F6_U_S15_add_41_16                  add_unsigned_5118_6433                               68        207       112          319 
    addinc_PUs[11].U_F6_U_3_U_S2_add_18_16       add_signed_carry_646_6469                            49        245        68          313 
    addinc_PUs[3].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6485                            50        242        70          312 
    addinc_PUs[1].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6489                            50        240        70          309 
    addinc_PUs[13].U_F6_U_3_U_S2_add_18_16       add_signed_carry_646_6465                            49        240        68          307 
    addinc_PUs[12].U_F6_U_3_U_S2_add_18_16       add_signed_carry_646_6467                            49        240        68          307 
    addinc_PUs[10].U_F6_U_3_U_S2_add_18_16       add_signed_carry_646_6471                            49        239        68          306 
    addinc_PUs[7].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6477                            49        239        68          306 
    addinc_PUs[8].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6475                            49        238        68          305 
    addinc_PUs[14].U_F6_U_3_U_S2_add_18_16       add_signed_carry_646_6463                            49        237        68          304 
    addinc_PUs[9].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6473                            49        237        68          304 
    addinc_PUs[2].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6487                            49        237        68          304 
    addinc_PUs[15].U_F6_U_3_U_S2_add_18_16       add_signed_carry_646_6461                            49        236        68          304 
    addinc_PUs[5].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6481                            49        236        68          304 
    addinc_PUs[6].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6479                            49        235        68          303 
    addinc_PUs[4].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6483                            49        233        68          301 
    addinc_PUs[0].U_F6_U_3_U_S2_add_18_16        add_signed_carry_646_6491                            49        233        68          301 
    addinc_PUs[16].U_F6_U_3_U_S2_add_18_16       add_signed_carry_646_6459                            49        229        68          297 
    addinc_PUs[0].U_F6_U_2_U_S2_add_18_16        add_signed_carry_646                                 49        227        68          295 
    PUs[1].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6522                                 46        191        78          269 
    PUs[14].U_F6_U_3_U_S1_add_18_10              add_signed_5159_6496                                 47        187        80          267 
    PUs[8].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6508                                 45        188        76          264 
    PUs[5].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6514                                 47        183        80          263 
    PUs[9].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6506                                 45        187        76          263 
    PUs[2].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6520                                 46        184        78          262 
    PUs[0].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6524                                 46        184        78          262 
    PUs[13].U_F6_U_3_U_S1_add_18_10              add_signed_5159_6498                                 45        185        76          261 
    PUs[12].U_F6_U_3_U_S1_add_18_10              add_signed_5159_6500                                 45        185        76          261 
    PUs[11].U_F6_U_3_U_S1_add_18_10              add_signed_5159_6502                                 45        185        76          261 
    addinc_PUs[14].U_F6_U_S21_add_18_16          add_signed_carry_2119_11761                          36        209        52          261 
    PUs[15].U_F6_U_3_U_S1_add_18_10              add_signed_5159_6494                                 45        184        76          260 
    PUs[10].U_F6_U_3_U_S1_add_18_10              add_signed_5159_6504                                 45        184        76          260 
    addinc_PUs[1].U_F6_U_S1_add_18_16            add_signed_carry_2119_11788                          35        210        50          260 
    addinc_PUs[10].U_F6_U_S21_add_18_16          add_signed_carry_2119_11769                          35        209        50          259 
    addinc_PUs[12].U_F6_U_S22_add_18_16          add_signed_carry_6667                                37        210        48          258 
    addinc_PUs[15].U_F6_U_S22_add_18_16          add_signed_carry_6661                                38        209        49          258 
    addinc_PUs[9].U_F6_U_S22_add_18_16           add_signed_carry_6673                                37        210        48          258 
    addinc_PUs[15].U_F6_U_S2_add_18_16           add_signed_carry_6662                                37        209        48          257 
    addinc_PUs[2].U_F6_U_S1_add_18_16            add_signed_carry_2119_11786                          35        207        50          257 
    addinc_PUs[13].U_F6_U_S2_add_18_16           add_signed_carry_6666                                37        209        48          257 
    addinc_PUs[10].U_F6_U_S22_add_18_16          add_signed_carry_6671                                37        209        48          257 
    PUs[16].U_F6_U_3_U_S1_add_18_10              add_signed_5159_6492                                 45        180        76          257 
    PUs[4].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6516                                 45        180        76          257 
    PUs[3].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6518                                 45        180        76          257 
    addinc_PUs[12].U_F6_U_S1_add_18_16           add_signed_carry_2119_11766                          34        207        49          256 
    addinc_PUs[14].U_F6_U_S2_add_18_16           add_signed_carry_6664                                37        207        48          256 
    addinc_PUs[15].U_F6_U_S1_add_18_16           add_signed_carry_2119_11760                          35        205        50          256 
    addinc_PUs[5].U_F6_U_S21_add_18_16           add_signed_carry_2119_11779                          35        205        50          256 
    addinc_PUs[12].U_F6_U_S2_add_18_16           add_signed_carry_6668                                37        207        48          255 
    addinc_PUs[11].U_F6_U_S21_add_18_16          add_signed_carry_2119_11767                          34        206        49          255 
    addinc_PUs[1].U_F6_U_S2_add_18_16            add_signed_carry_6690                                38        204        50          254 
    addinc_PUs[13].U_F6_U_S22_add_18_16          add_signed_carry_6665                                37        205        48          253 
    addinc_PUs[11].U_F6_U_S22_add_18_16          add_signed_carry_6669                                37        205        48          253 
    PUs[7].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6510                                 45        177        76          253 
    PUs[12].U_F6_U_S10_add_41_16                 add_unsigned_5127_6696                               34        209        45          253 
    addinc_PUs[4].U_F6_U_S21_add_18_16           add_signed_carry_2119_11781                          34        204        49          253 
    PUs[4].U_F6_U_S10_add_41_16                  add_unsigned_5127_6704                               35        207        46          253 
    PUs[3].U_F6_U_S10_add_41_16                  add_unsigned_5127_6705                               35        207        46          253 
    addinc_PUs[6].U_F6_U_S1_add_18_16            add_signed_carry_2119_11778                          35        203        50          253 
    addinc_PUs[1].U_F6_U_S21_add_18_16           add_signed_carry_2119_11787                          35        203        50          253 
    PUs[6].U_F6_U_3_U_S1_add_18_10               add_signed_5159_6512                                 45        177        76          253 
    PUs[0].U_F6_U_2_U_S1_add_18_10               add_signed_5159                                      45        177        76          253 
    addinc_PUs[8].U_F6_U_S22_add_18_16           add_signed_carry_6675                                37        204        48          252 
    addinc_PUs[14].U_F6_U_S22_add_18_16          add_signed_carry_6663                                37        204        48          252 
    addinc_PUs[10].U_F6_U_S2_add_18_16           add_signed_carry_6672                                37        204        48          252 
    PUs[14].U_F6_U_S10_add_41_16                 add_unsigned_5127_6694                               34        207        45          252 
    PUs[13].U_F6_U_S10_add_41_16                 add_unsigned_5127_6695                               34        207        45          252 
    PUs[10].U_F6_U_S10_add_41_16                 add_unsigned_5127_6698                               34        207        45          252 
    PUs[9].U_F6_U_S10_add_41_16                  add_unsigned_5127_6699                               34        207        45          252 
    PUs[7].U_F6_U_S10_add_41_16                  add_unsigned_5127_6701                               34        207        45          252 
    PUs[5].U_F6_U_S10_add_41_16                  add_unsigned_5127_6703                               34        207        45          252 
    addinc_PUs[16].U_F6_U_S1_add_18_16           add_signed_carry_2119_11758                          34        202        49          251 
    addinc_PUs[15].U_F6_U_S21_add_18_16          add_signed_carry_2119_11759                          34        202        49          251 
    addinc_PUs[11].U_F6_U_S1_add_18_16           add_signed_carry_2119_11768                          34        202        49          251 
    addinc_PUs[10].U_F6_U_S1_add_18_16           add_signed_carry_2119_11770                          34        202        49          251 
    addinc_PUs[16].U_F6_U_S2_add_18_16           add_signed_carry_6660                                37        203        48          251 
    addinc_PUs[8].U_F6_U_S2_add_18_16            add_signed_carry_6676                                37        203        48          251 
    addinc_PUs[6].U_F6_U_S2_add_18_16            add_signed_carry_6680                                37        203        48          251 
    addinc_PUs[2].U_F6_U_S2_add_18_16            add_signed_carry_6688                                37        203        48          251 
    addinc_PUs[1].U_F6_U_S22_add_18_16           add_signed_carry_6689                                37        203        48          251 
    addinc_PUs[0].U_F6_U_S22_add_18_16           add_signed_carry_6691                                37        203        48          251 
    addinc_PUs[11].U_F6_U_S2_add_18_16           add_signed_carry_6670                                37        202        48          250 
    addinc_PUs[9].U_F6_U_S2_add_18_16            add_signed_carry_6674                                37        202        48          250 
    addinc_PUs[2].U_F6_U_S22_add_18_16           add_signed_carry_6687                                37        202        48          250 
    addinc_PUs[13].U_F6_U_S1_add_18_16           add_signed_carry_2119_11764                          34        201        49          250 
    addinc_PUs[8].U_F6_U_S21_add_18_16           add_signed_carry_2119_11773                          34        201        49          250 
    addinc_PUs[6].U_F6_U_S21_add_18_16           add_signed_carry_2119_11777                          34        201        49          250 
    addinc_PUs[3].U_F6_U_S21_add_18_16           add_signed_carry_2119_11783                          34        201        49          250 
    addinc_PUs[3].U_F6_U_S1_add_18_16            add_signed_carry_2119_11784                          34        201        49          250 
    addinc_PUs[0].U_F6_U_S1_add_18_16            add_signed_carry_2119                                34        201        49          250 
    addinc_PUs[14].U_F6_U_S1_add_18_16           add_signed_carry_2119_11762                          34        201        49          249 
    addinc_PUs[13].U_F6_U_S21_add_18_16          add_signed_carry_2119_11763                          34        201        49          249 
    addinc_PUs[9].U_F6_U_S21_add_18_16           add_signed_carry_2119_11771                          34        201        49          249 
    addinc_PUs[7].U_F6_U_S22_add_18_16           add_signed_carry_6677                                37        201        48          249 
    addinc_PUs[6].U_F6_U_S22_add_18_16           add_signed_carry_6679                                37        201        48          249 
    addinc_PUs[5].U_F6_U_S22_add_18_16           add_signed_carry_6681                                37        201        48          249 
    addinc_PUs[5].U_F6_U_S2_add_18_16            add_signed_carry_6682                                37        201        48          249 
    addinc_PUs[4].U_F6_U_S2_add_18_16            add_signed_carry_6684                                37        201        48          249 
    addinc_PUs[3].U_F6_U_S22_add_18_16           add_signed_carry_6685                                37        201        48          249 
    addinc_PUs[3].U_F6_U_S2_add_18_16            add_signed_carry_6686                                37        201        48          249 
    PUs[15].U_F6_U_S10_add_41_16                 add_unsigned_5127_6693                               34        204        45          249 
    PUs[11].U_F6_U_S10_add_41_16                 add_unsigned_5127_6697                               34        204        45          249 
    PUs[8].U_F6_U_S10_add_41_16                  add_unsigned_5127_6700                               34        204        45          249 
    PUs[6].U_F6_U_S10_add_41_16                  add_unsigned_5127_6702                               34        204        45          249 
    PUs[1].U_F6_U_S10_add_41_16                  add_unsigned_5127_6707                               34        204        45          249 
    PUs[0].U_F6_U_S10_add_41_16                  add_unsigned_5127                                    34        204        45          249 
    addinc_PUs[16].U_F6_U_S21_add_18_16          add_signed_carry_2119_11757                          34        200        49          248 
    addinc_PUs[12].U_F6_U_S21_add_18_16          add_signed_carry_2119_11765                          34        200        49          248 
    addinc_PUs[9].U_F6_U_S1_add_18_16            add_signed_carry_2119_11772                          34        200        49          248 
    addinc_PUs[8].U_F6_U_S1_add_18_16            add_signed_carry_2119_11774                          34        200        49          248 
    addinc_PUs[7].U_F6_U_S21_add_18_16           add_signed_carry_2119_11775                          34        200        49          248 
    addinc_PUs[7].U_F6_U_S1_add_18_16            add_signed_carry_2119_11776                          34        200        49          248 
    addinc_PUs[5].U_F6_U_S1_add_18_16            add_signed_carry_2119_11780                          34        200        49          248 
    addinc_PUs[4].U_F6_U_S1_add_18_16            add_signed_carry_2119_11782                          34        200        49          248 
    addinc_PUs[2].U_F6_U_S21_add_18_16           add_signed_carry_2119_11785                          34        200        49          248 
    addinc_PUs[0].U_F6_U_S21_add_18_16           add_signed_carry_2119_11789                          34        200        49          248 
    PUs[2].U_F6_U_S10_add_41_16                  add_unsigned_5127_6706                               34        203        45          248 
    addinc_PUs[16].U_F6_U_S22_add_18_16          add_signed_carry_6659                                37        199        48          247 
    addinc_PUs[7].U_F6_U_S2_add_18_16            add_signed_carry_6678                                37        199        48          247 
    PUs[16].U_F6_U_S10_add_41_16                 add_unsigned_5127_6692                               34        202        45          246 
    addinc_PUs[4].U_F6_U_S22_add_18_16           add_signed_carry_6683                                37        198        48          246 
    addinc_PUs[0].U_F6_U_S2_add_18_16            add_signed_carry                                     37        196        48          244 
    PUs[16].U_F6_U_p11                           register_n_bit_width15_5380                          16        120         1          121 
    PUs[15].U_F6_U_p11                           register_n_bit_width15_5381                          16        120         1          121 
    PUs[14].U_F6_U_p11                           register_n_bit_width15_5382                          16        120         1          121 
    PUs[13].U_F6_U_p11                           register_n_bit_width15_5383                          16        120         1          121 
    PUs[12].U_F6_U_p11                           register_n_bit_width15_5384                          16        120         1          121 
    PUs[11].U_F6_U_p11                           register_n_bit_width15_5385                          16        120         1          121 
    PUs[10].U_F6_U_p11                           register_n_bit_width15_5386                          16        120         1          121 
    PUs[9].U_F6_U_p11                            register_n_bit_width15_5387                          16        120         1          121 
    PUs[8].U_F6_U_p11                            register_n_bit_width15_5388                          16        120         1          121 
    PUs[7].U_F6_U_p11                            register_n_bit_width15_5389                          16        120         1          121 
    PUs[6].U_F6_U_p11                            register_n_bit_width15_5390                          16        120         1          121 
    PUs[5].U_F6_U_p11                            register_n_bit_width15_5391                          16        120         1          121 
    PUs[4].U_F6_U_p11                            register_n_bit_width15_5392                          16        120         1          121 
    PUs[3].U_F6_U_p11                            register_n_bit_width15_5393                          16        120         1          121 
    PUs[2].U_F6_U_p11                            register_n_bit_width15_5394                          16        120         1          121 
    PUs[1].U_F6_U_p11                            register_n_bit_width15_5395                          16        120         1          121 
    PUs[0].U_F6_U_p11                            register_n_bit_width15                               16        120         1          121 
    PUs[16].U_F6_U_p23                           register_n_bit_width16_84                            15        117         0          117 
    PUs[16].U_F6_U_p4                            register_n_bit_width16_84_5493                       15        117         0          117 
    PUs[15].U_F6_U_p23                           register_n_bit_width16_84_5492                       15        117         0          117 
    PUs[15].U_F6_U_p4                            register_n_bit_width16_84_5491                       15        117         0          117 
    PUs[14].U_F6_U_p23                           register_n_bit_width16_84_5490                       15        117         0          117 
    PUs[14].U_F6_U_p4                            register_n_bit_width16_84_5489                       15        117         0          117 
    PUs[13].U_F6_U_p23                           register_n_bit_width16_84_5488                       15        117         0          117 
    PUs[13].U_F6_U_p4                            register_n_bit_width16_84_5487                       15        117         0          117 
    PUs[12].U_F6_U_p23                           register_n_bit_width16_84_5486                       15        117         0          117 
    PUs[12].U_F6_U_p4                            register_n_bit_width16_84_5485                       15        117         0          117 
    PUs[11].U_F6_U_p23                           register_n_bit_width16_84_5484                       15        117         0          117 
    PUs[11].U_F6_U_p4                            register_n_bit_width16_84_5483                       15        117         0          117 
    PUs[10].U_F6_U_p23                           register_n_bit_width16_84_5482                       15        117         0          117 
    PUs[10].U_F6_U_p4                            register_n_bit_width16_84_5481                       15        117         0          117 
    PUs[9].U_F6_U_p23                            register_n_bit_width16_84_5480                       15        117         0          117 
    PUs[9].U_F6_U_p4                             register_n_bit_width16_84_5479                       15        117         0          117 
    PUs[8].U_F6_U_p23                            register_n_bit_width16_84_5478                       15        117         0          117 
    PUs[8].U_F6_U_p4                             register_n_bit_width16_84_5477                       15        117         0          117 
    PUs[7].U_F6_U_p23                            register_n_bit_width16_84_5476                       15        117         0          117 
    PUs[7].U_F6_U_p4                             register_n_bit_width16_84_5475                       15        117         0          117 
    PUs[6].U_F6_U_p23                            register_n_bit_width16_84_5474                       15        117         0          117 
    PUs[6].U_F6_U_p4                             register_n_bit_width16_84_5473                       15        117         0          117 
    PUs[5].U_F6_U_p23                            register_n_bit_width16_84_5472                       15        117         0          117 
    PUs[5].U_F6_U_p4                             register_n_bit_width16_84_5471                       15        117         0          117 
    PUs[4].U_F6_U_p23                            register_n_bit_width16_84_5470                       15        117         0          117 
    PUs[4].U_F6_U_p4                             register_n_bit_width16_84_5469                       15        117         0          117 
    PUs[3].U_F6_U_p23                            register_n_bit_width16_84_5468                       15        117         0          117 
    PUs[3].U_F6_U_p4                             register_n_bit_width16_84_5467                       15        117         0          117 
    PUs[2].U_F6_U_p23                            register_n_bit_width16_84_5466                       15        117         0          117 
    PUs[2].U_F6_U_p4                             register_n_bit_width16_84_5465                       15        117         0          117 
    PUs[1].U_F6_U_p23                            register_n_bit_width16_84_5464                       15        117         0          117 
    PUs[1].U_F6_U_p4                             register_n_bit_width16_84_5463                       15        117         0          117 
    PUs[0].U_F6_U_p23                            register_n_bit_width16_84_5462                       15        117         0          117 
    PUs[0].U_F6_U_p4                             register_n_bit_width16_84_5461                       15        117         0          117 
    PUs[16].U_F6_U_p22                           register_n_bit_width16_5413                          14        109         0          109 
    PUs[16].U_F6_U_p3                            register_n_bit_width16_5429                          14        109         0          109 
    PUs[15].U_F6_U_p22                           register_n_bit_width16_5414                          14        109         0          109 
    PUs[15].U_F6_U_p3                            register_n_bit_width16_5430                          14        109         0          109 
    PUs[14].U_F6_U_p22                           register_n_bit_width16_5415                          14        109         0          109 
    PUs[14].U_F6_U_p3                            register_n_bit_width16_5431                          14        109         0          109 
    PUs[13].U_F6_U_p22                           register_n_bit_width16_5416                          14        109         0          109 
    PUs[13].U_F6_U_p3                            register_n_bit_width16_5432                          14        109         0          109 
    PUs[12].U_F6_U_p22                           register_n_bit_width16_5417                          14        109         0          109 
    PUs[12].U_F6_U_p3                            register_n_bit_width16_5433                          14        109         0          109 
    PUs[11].U_F6_U_p22                           register_n_bit_width16_5418                          14        109         0          109 
    PUs[11].U_F6_U_p3                            register_n_bit_width16_5434                          14        109         0          109 
    PUs[10].U_F6_U_p22                           register_n_bit_width16_5419                          14        109         0          109 
    PUs[10].U_F6_U_p3                            register_n_bit_width16_5435                          14        109         0          109 
    PUs[9].U_F6_U_p22                            register_n_bit_width16_5420                          14        109         0          109 
    PUs[9].U_F6_U_p3                             register_n_bit_width16_5436                          14        109         0          109 
    PUs[8].U_F6_U_p22                            register_n_bit_width16_5421                          14        109         0          109 
    PUs[8].U_F6_U_p3                             register_n_bit_width16_5437                          14        109         0          109 
    PUs[7].U_F6_U_p22                            register_n_bit_width16_5422                          14        109         0          109 
    PUs[7].U_F6_U_p3                             register_n_bit_width16_5438                          14        109         0          109 
    PUs[6].U_F6_U_p22                            register_n_bit_width16_5423                          14        109         0          109 
    PUs[6].U_F6_U_p3                             register_n_bit_width16_5439                          14        109         0          109 
    PUs[5].U_F6_U_p22                            register_n_bit_width16_5424                          14        109         0          109 
    PUs[5].U_F6_U_p3                             register_n_bit_width16_5440                          14        109         0          109 
    PUs[4].U_F6_U_p22                            register_n_bit_width16_5425                          14        109         0          109 
    PUs[4].U_F6_U_p3                             register_n_bit_width16_5441                          14        109         0          109 
    PUs[3].U_F6_U_p22                            register_n_bit_width16_5426                          14        109         0          109 
    PUs[3].U_F6_U_p3                             register_n_bit_width16_5442                          14        109         0          109 
    PUs[2].U_F6_U_p22                            register_n_bit_width16_5427                          14        109         0          109 
    PUs[2].U_F6_U_p3                             register_n_bit_width16_5443                          14        109         0          109 
    PUs[1].U_F6_U_p22                            register_n_bit_width16_5428                          14        109         0          109 
    PUs[1].U_F6_U_p3                             register_n_bit_width16_5444                          14        109         0          109 
    PUs[0].U_F6_U_p22                            register_n_bit_width16_5412                          14        109         0          109 
    PUs[0].U_F6_U_p3                             register_n_bit_width16                               14        109         0          109 
    PUs[16].U_F6_U_p12                           register_n_bit_width15_33                            13        102         0          102 
    PUs[15].U_F6_U_p12                           register_n_bit_width15_33_5411                       13        102         0          102 
    PUs[14].U_F6_U_p12                           register_n_bit_width15_33_5410                       13        102         0          102 
    PUs[13].U_F6_U_p12                           register_n_bit_width15_33_5409                       13        102         0          102 
    PUs[12].U_F6_U_p12                           register_n_bit_width15_33_5408                       13        102         0          102 
    PUs[11].U_F6_U_p12                           register_n_bit_width15_33_5407                       13        102         0          102 
    PUs[10].U_F6_U_p12                           register_n_bit_width15_33_5406                       13        102         0          102 
    PUs[9].U_F6_U_p12                            register_n_bit_width15_33_5405                       13        102         0          102 
    PUs[8].U_F6_U_p12                            register_n_bit_width15_33_5404                       13        102         0          102 
    PUs[7].U_F6_U_p12                            register_n_bit_width15_33_5403                       13        102         0          102 
    PUs[6].U_F6_U_p12                            register_n_bit_width15_33_5402                       13        102         0          102 
    PUs[5].U_F6_U_p12                            register_n_bit_width15_33_5401                       13        102         0          102 
    PUs[4].U_F6_U_p12                            register_n_bit_width15_33_5400                       13        102         0          102 
    PUs[3].U_F6_U_p12                            register_n_bit_width15_33_5399                       13        102         0          102 
    PUs[2].U_F6_U_p12                            register_n_bit_width15_33_5398                       13        102         0          102 
    PUs[1].U_F6_U_p12                            register_n_bit_width15_33_5397                       13        102         0          102 
    PUs[0].U_F6_U_p12                            register_n_bit_width15_33_5396                       13        102         0          102 
    PUs[16].U_F6_U_p10                           register_n_bit_width16_7_5446                        13        101         0          101 
    PUs[15].U_F6_U_p10                           register_n_bit_width16_7_5447                        13        101         0          101 
    PUs[14].U_F6_U_p10                           register_n_bit_width16_7_5448                        13        101         0          101 
    PUs[13].U_F6_U_p10                           register_n_bit_width16_7_5449                        13        101         0          101 
    PUs[12].U_F6_U_p10                           register_n_bit_width16_7_5450                        13        101         0          101 
    PUs[11].U_F6_U_p10                           register_n_bit_width16_7_5451                        13        101         0          101 
    PUs[10].U_F6_U_p10                           register_n_bit_width16_7_5452                        13        101         0          101 
    PUs[9].U_F6_U_p10                            register_n_bit_width16_7_5453                        13        101         0          101 
    PUs[8].U_F6_U_p10                            register_n_bit_width16_7_5454                        13        101         0          101 
    PUs[7].U_F6_U_p10                            register_n_bit_width16_7_5455                        13        101         0          101 
    PUs[6].U_F6_U_p10                            register_n_bit_width16_7_5456                        13        101         0          101 
    PUs[5].U_F6_U_p10                            register_n_bit_width16_7_5457                        13        101         0          101 
    PUs[4].U_F6_U_p10                            register_n_bit_width16_7_5458                        13        101         0          101 
    PUs[3].U_F6_U_p10                            register_n_bit_width16_7_5459                        13        101         0          101 
    PUs[2].U_F6_U_p10                            register_n_bit_width16_7_5460                        13        101         0          101 
    PUs[1].U_F6_U_p10                            register_n_bit_width16_7                             13        101         0          101 
    PUs[0].U_F6_U_p10                            register_n_bit_width16_7_5445                        13        101         0          101 
    PUs[16].U_F6_U_p21                           register_n_bit_width12_67                            12         94         0           94 
    PUs[16].U_F6_U_p2                            register_n_bit_width12_67_5379                       12         94         0           94 
    PUs[15].U_F6_U_p21                           register_n_bit_width12_67_5378                       12         94         0           94 
    PUs[15].U_F6_U_p2                            register_n_bit_width12_67_5377                       12         94         0           94 
    PUs[14].U_F6_U_p21                           register_n_bit_width12_67_5376                       12         94         0           94 
    PUs[14].U_F6_U_p2                            register_n_bit_width12_67_5375                       12         94         0           94 
    PUs[13].U_F6_U_p21                           register_n_bit_width12_67_5374                       12         94         0           94 
    PUs[13].U_F6_U_p2                            register_n_bit_width12_67_5373                       12         94         0           94 
    PUs[12].U_F6_U_p21                           register_n_bit_width12_67_5372                       12         94         0           94 
    PUs[12].U_F6_U_p2                            register_n_bit_width12_67_5371                       12         94         0           94 
    PUs[11].U_F6_U_p21                           register_n_bit_width12_67_5370                       12         94         0           94 
    PUs[11].U_F6_U_p2                            register_n_bit_width12_67_5369                       12         94         0           94 
    PUs[10].U_F6_U_p21                           register_n_bit_width12_67_5368                       12         94         0           94 
    PUs[10].U_F6_U_p2                            register_n_bit_width12_67_5367                       12         94         0           94 
    PUs[9].U_F6_U_p21                            register_n_bit_width12_67_5366                       12         94         0           94 
    PUs[9].U_F6_U_p2                             register_n_bit_width12_67_5365                       12         94         0           94 
    PUs[8].U_F6_U_p21                            register_n_bit_width12_67_5364                       12         94         0           94 
    PUs[8].U_F6_U_p2                             register_n_bit_width12_67_5363                       12         94         0           94 
    PUs[7].U_F6_U_p21                            register_n_bit_width12_67_5362                       12         94         0           94 
    PUs[7].U_F6_U_p2                             register_n_bit_width12_67_5361                       12         94         0           94 
    PUs[6].U_F6_U_p21                            register_n_bit_width12_67_5360                       12         94         0           94 
    PUs[6].U_F6_U_p2                             register_n_bit_width12_67_5359                       12         94         0           94 
    PUs[5].U_F6_U_p21                            register_n_bit_width12_67_5358                       12         94         0           94 
    PUs[5].U_F6_U_p2                             register_n_bit_width12_67_5357                       12         94         0           94 
    PUs[4].U_F6_U_p21                            register_n_bit_width12_67_5356                       12         94         0           94 
    PUs[4].U_F6_U_p2                             register_n_bit_width12_67_5355                       12         94         0           94 
    PUs[3].U_F6_U_p21                            register_n_bit_width12_67_5354                       12         94         0           94 
    PUs[3].U_F6_U_p2                             register_n_bit_width12_67_5353                       12         94         0           94 
    PUs[2].U_F6_U_p21                            register_n_bit_width12_67_5352                       12         94         0           94 
    PUs[2].U_F6_U_p2                             register_n_bit_width12_67_5351                       12         94         0           94 
    PUs[1].U_F6_U_p21                            register_n_bit_width12_67_5350                       12         94         0           94 
    PUs[1].U_F6_U_p2                             register_n_bit_width12_67_5349                       12         94         0           94 
    PUs[0].U_F6_U_p21                            register_n_bit_width12_67_5348                       12         94         0           94 
    PUs[0].U_F6_U_p2                             register_n_bit_width12_67_5347                       12         94         0           94 
    PUs[16].U_F6_U_p20                           register_n_bit_width12_5315                          11         86         0           86 
    PUs[16].U_F6_U_p1                            register_n_bit_width12_5331                          11         86         0           86 
    PUs[15].U_F6_U_p20                           register_n_bit_width12_5316                          11         86         0           86 
    PUs[15].U_F6_U_p1                            register_n_bit_width12_5332                          11         86         0           86 
    PUs[14].U_F6_U_p20                           register_n_bit_width12_5317                          11         86         0           86 
    PUs[14].U_F6_U_p1                            register_n_bit_width12_5333                          11         86         0           86 
    PUs[13].U_F6_U_p20                           register_n_bit_width12_5318                          11         86         0           86 
    PUs[13].U_F6_U_p1                            register_n_bit_width12_5334                          11         86         0           86 
    PUs[12].U_F6_U_p20                           register_n_bit_width12_5319                          11         86         0           86 
    PUs[12].U_F6_U_p1                            register_n_bit_width12_5335                          11         86         0           86 
    PUs[11].U_F6_U_p20                           register_n_bit_width12_5320                          11         86         0           86 
    PUs[11].U_F6_U_p1                            register_n_bit_width12_5336                          11         86         0           86 
    PUs[10].U_F6_U_p20                           register_n_bit_width12_5321                          11         86         0           86 
    PUs[10].U_F6_U_p1                            register_n_bit_width12_5337                          11         86         0           86 
    PUs[9].U_F6_U_p20                            register_n_bit_width12_5322                          11         86         0           86 
    PUs[9].U_F6_U_p1                             register_n_bit_width12_5338                          11         86         0           86 
    PUs[8].U_F6_U_p20                            register_n_bit_width12_5323                          11         86         0           86 
    PUs[8].U_F6_U_p1                             register_n_bit_width12_5339                          11         86         0           86 
    PUs[7].U_F6_U_p20                            register_n_bit_width12_5324                          11         86         0           86 
    PUs[7].U_F6_U_p1                             register_n_bit_width12_5340                          11         86         0           86 
    PUs[6].U_F6_U_p20                            register_n_bit_width12_5325                          11         86         0           86 
    PUs[6].U_F6_U_p1                             register_n_bit_width12_5341                          11         86         0           86 
    PUs[5].U_F6_U_p20                            register_n_bit_width12_5326                          11         86         0           86 
    PUs[5].U_F6_U_p1                             register_n_bit_width12_5342                          11         86         0           86 
    PUs[4].U_F6_U_p20                            register_n_bit_width12_5327                          11         86         0           86 
    PUs[4].U_F6_U_p1                             register_n_bit_width12_5343                          11         86         0           86 
    PUs[3].U_F6_U_p20                            register_n_bit_width12_5328                          11         86         0           86 
    PUs[3].U_F6_U_p1                             register_n_bit_width12_5344                          11         86         0           86 
    PUs[2].U_F6_U_p20                            register_n_bit_width12_5329                          11         86         0           86 
    PUs[2].U_F6_U_p1                             register_n_bit_width12_5345                          11         86         0           86 
    PUs[1].U_F6_U_p20                            register_n_bit_width12_5330                          11         86         0           86 
    PUs[1].U_F6_U_p1                             register_n_bit_width12_5346                          11         86         0           86 
    PUs[0].U_F6_U_p20                            register_n_bit_width12_5314                          11         86         0           86 
    PUs[0].U_F6_U_p1                             register_n_bit_width12                               11         86         0           86 
    PUs[16].U_F6_U_S0                            somador_n_np1_bit_width10_2568                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11810                               4         21         4           25 
    PUs[15].U_F6_U_S0                            somador_n_np1_bit_width10_2570                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11809                               4         21         4           25 
    PUs[14].U_F6_U_S0                            somador_n_np1_bit_width10_2572                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11808                               4         21         4           25 
    PUs[13].U_F6_U_S0                            somador_n_np1_bit_width10_2574                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11807                               4         21         4           25 
    PUs[12].U_F6_U_S0                            somador_n_np1_bit_width10_2576                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11806                               4         21         4           25 
    PUs[11].U_F6_U_S0                            somador_n_np1_bit_width10_2578                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11805                               4         21         4           25 
    PUs[10].U_F6_U_S0                            somador_n_np1_bit_width10_2580                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11804                               4         21         4           25 
    PUs[9].U_F6_U_S0                             somador_n_np1_bit_width10_2582                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11803                               4         21         4           25 
    PUs[8].U_F6_U_S0                             somador_n_np1_bit_width10_2584                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11802                               4         21         4           25 
    PUs[7].U_F6_U_S0                             somador_n_np1_bit_width10_2586                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11801                               4         21         4           25 
    PUs[6].U_F6_U_S0                             somador_n_np1_bit_width10_2588                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11800                               4         21         4           25 
    PUs[5].U_F6_U_S0                             somador_n_np1_bit_width10_2590                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11799                               4         21         4           25 
    PUs[4].U_F6_U_S20                            somador_n_np1_bit_width10_2591                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11798                               4         21         4           25 
    PUs[4].U_F6_U_S0                             somador_n_np1_bit_width10_2592                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11797                               4         21         4           25 
    PUs[3].U_F6_U_S20                            somador_n_np1_bit_width10_2593                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11796                               4         21         4           25 
    PUs[3].U_F6_U_S0                             somador_n_np1_bit_width10_2594                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11795                               4         21         4           25 
    PUs[2].U_F6_U_S20                            somador_n_np1_bit_width10_2595                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11794                               4         21         4           25 
    PUs[2].U_F6_U_S0                             somador_n_np1_bit_width10_2596                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11793                               4         21         4           25 
    PUs[1].U_F6_U_S20                            somador_n_np1_bit_width10_2597                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11792                               4         21         4           25 
    PUs[1].U_F6_U_S0                             somador_n_np1_bit_width10_2598                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11791                               4         21         4           25 
    PUs[0].U_F6_U_S20                            somador_n_np1_bit_width10_2599                        4         21         4           25 
      add_41_16                                  add_unsigned_4001_11790                               4         21         4           25 
    PUs[0].U_F6_U_S0                             somador_n_np1_bit_width10                             4         21         4           25 
      add_41_16                                  add_unsigned_4001                                     4         21         4           25 
  U_buffer                                       buffer_shift                                      16514      83839     41278       125117 
  U_crtl                                         CRTL_bit_width10                                     99        525       184          710 
    inc_add_1001_29                              increment_unsigned_22_23                              9         41         9           50 
    inc_add_986_29                               increment_unsigned_19_11811                           9         36         9           45 
    inc_add_971_29                               increment_unsigned_19                                 9         36         9           45 
    lt_906_18                                    lt_signed_3994                                        2         10         1           12 
    lt_899_18                                    lt_signed_3996                                        2          8         1            9 
    lt_913_18                                    lt_signed_3992                                        2          7         1            9 
  clipping[16].U_clip                            clip8_bit_width10_1699                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11720                                 7         20         8           28 
  clipping[15].U_clip                            clip8_bit_width10_1700                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11719                                 7         20         8           28 
  clipping[14].U_clip                            clip8_bit_width10_1701                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11718                                 7         20         8           28 
  clipping[13].U_clip                            clip8_bit_width10_1702                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11717                                 7         20         8           28 
  clipping[12].U_clip                            clip8_bit_width10_1703                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11716                                 7         20         8           28 
  clipping[11].U_clip                            clip8_bit_width10_1704                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11715                                 7         20         8           28 
  clipping[10].U_clip                            clip8_bit_width10_1705                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11714                                 7         20         8           28 
  clipping[9].U_clip                             clip8_bit_width10_1706                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11713                                 7         20         8           28 
  clipping[8].U_clip                             clip8_bit_width10_1707                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11712                                 7         20         8           28 
  clipping[7].U_clip                             clip8_bit_width10_1708                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11711                                 7         20         8           28 
  clipping[6].U_clip                             clip8_bit_width10_1709                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11710                                 7         20         8           28 
  clipping[5].U_clip                             clip8_bit_width10_1710                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11709                                 7         20         8           28 
  clipping[4].U_clip                             clip8_bit_width10_1711                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11708                                 7         20         8           28 
  clipping[3].U_clip                             clip8_bit_width10_1712                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11707                                 7         20         8           28 
  clipping[2].U_clip                             clip8_bit_width10_1713                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11706                                 7         20         8           28 
  clipping[1].U_clip                             clip8_bit_width10_1714                               15         45        14           59 
    gte_769_34                                   geq_signed_3790_11705                                 7         20         8           28 
  clipping[0].U_clip                             clip8_bit_width10                                    15         45        14           59 
    gte_769_34                                   geq_signed_3790_11721                                 7         20         8           28 
  clipping[50].U_clip_gte_769_34                 geq_signed_3790                                       7         20         8           28 
  clipping[49].U_clip_gte_769_34                 geq_signed_3790_11754                                 7         20         8           28 
  clipping[48].U_clip_gte_769_34                 geq_signed_3790_11753                                 7         20         8           28 
  clipping[47].U_clip_gte_769_34                 geq_signed_3790_11752                                 7         20         8           28 
  clipping[46].U_clip_gte_769_34                 geq_signed_3790_11751                                 7         20         8           28 
  clipping[45].U_clip_gte_769_34                 geq_signed_3790_11750                                 7         20         8           28 
  clipping[44].U_clip_gte_769_34                 geq_signed_3790_11749                                 7         20         8           28 
  clipping[43].U_clip_gte_769_34                 geq_signed_3790_11748                                 7         20         8           28 
  clipping[42].U_clip_gte_769_34                 geq_signed_3790_11747                                 7         20         8           28 
  clipping[41].U_clip_gte_769_34                 geq_signed_3790_11746                                 7         20         8           28 
  clipping[40].U_clip_gte_769_34                 geq_signed_3790_11745                                 7         20         8           28 
  clipping[39].U_clip_gte_769_34                 geq_signed_3790_11744                                 7         20         8           28 
  clipping[38].U_clip_gte_769_34                 geq_signed_3790_11743                                 7         20         8           28 
  clipping[37].U_clip_gte_769_34                 geq_signed_3790_11742                                 7         20         8           28 
  clipping[36].U_clip_gte_769_34                 geq_signed_3790_11741                                 7         20         8           28 
  clipping[35].U_clip_gte_769_34                 geq_signed_3790_11740                                 7         20         8           28 
  clipping[34].U_clip_gte_769_34                 geq_signed_3790_11739                                 7         20         8           28 
  clipping[33].U_clip_gte_769_34                 geq_signed_3790_11738                                 7         20         8           28 
  clipping[32].U_clip_gte_769_34                 geq_signed_3790_11737                                 7         20         8           28 
  clipping[31].U_clip_gte_769_34                 geq_signed_3790_11736                                 7         20         8           28 
  clipping[30].U_clip_gte_769_34                 geq_signed_3790_11735                                 7         20         8           28 
  clipping[29].U_clip_gte_769_34                 geq_signed_3790_11734                                 7         20         8           28 
  clipping[28].U_clip_gte_769_34                 geq_signed_3790_11733                                 7         20         8           28 
  clipping[27].U_clip_gte_769_34                 geq_signed_3790_11732                                 7         20         8           28 
  clipping[26].U_clip_gte_769_34                 geq_signed_3790_11731                                 7         20         8           28 
  clipping[25].U_clip_gte_769_34                 geq_signed_3790_11730                                 7         20         8           28 
  clipping[24].U_clip_gte_769_34                 geq_signed_3790_11729                                 7         20         8           28 
  clipping[23].U_clip_gte_769_34                 geq_signed_3790_11728                                 7         20         8           28 
  clipping[22].U_clip_gte_769_34                 geq_signed_3790_11727                                 7         20         8           28 
  clipping[21].U_clip_gte_769_34                 geq_signed_3790_11726                                 7         20         8           28 
  clipping[20].U_clip_gte_769_34                 geq_signed_3790_11725                                 7         20         8           28 
  clipping[19].U_clip_gte_769_34                 geq_signed_3790_11724                                 7         20         8           28 
  clipping[18].U_clip_gte_769_34                 geq_signed_3790_11723                                 7         20         8           28 
  clipping[17].U_clip_gte_769_34                 geq_signed_3790_11722                                 7         20         8           28 
