  Sat Aug 15 2015 21:29                                                                                                    Page 1


                                               ***************************************
                                               **      WDC 65C816 Macro Assembler   **
                                               **                                   **
                                               **     Version 3.49.1- Feb  6 2006    **
                                               ***************************************

     1                        ;==============================================================================
     2                        ; __        ____  ____   ____ ___  _  __  ______  ______
     3                        ; \ \      / / /_| ___| / ___( _ )/ |/ /_/ ___\ \/ / __ )
     4                        ;  \ \ /\ / / '_ \___ \| |   / _ \| | '_ \___ \\  /|  _ \
     5                        ;   \ V  V /| (_) |__) | |__| (_) | | (_) |__) /  \| |_) |
     6                        ;    \_/\_/  \___/____/ \____\___/|_|\___/____/_/\_\____/
     7                        ;
     8                        ; Basic Vector Handling for the W65C816SXB Development Board
     9                        ;------------------------------------------------------------------------------
    10                        ; Copyright (C)2015 HandCoded Software Ltd.
    11                        ; All rights reserved.
    12                        ;
    13                        ; This work is made available under the terms of the Creative Commons
    14                        ; Attribution-NonCommercial-ShareAlike 4.0 International license. Open the
    15                        ; following URL to see the details.
    16                        ;
    17                        ; http://creativecommons.org/licenses/by-nc-sa/4.0/
    18                        ;
    19                        ;==============================================================================
    20                        ; Notes:
    21                        ;
    22                        ;
    23                        ;------------------------------------------------------------------------------
    24                        
    25                                        pw      132
    26                                        inclist on
    27                        
    28                                        chip    65816
    29                                        longi   off
    30                                        longa   off
    31                        
    32                                        include "w65c816.inc"
     1                        ;==============================================================================
     2                        ; __        ____  ____   ____ ___  _  __   
     3                        ; \ \      / / /_| ___| / ___( _ )/ |/ /_  
     4                        ;  \ \ /\ / / '_ \___ \| |   / _ \| | '_ \ 
     5                        ;   \ V  V /| (_) |__) | |__| (_) | | (_) |
     6                        ;    \_/\_/  \___/____/ \____\___/|_|\___/ 
     7                        ;
     8                        ; Western Design Center W65C816 device definitions                                          
     9                        ;------------------------------------------------------------------------------
    10                        
    11                        
    12                        ;==============================================================================
    13                        ; Status Register Bits
    14                        ;------------------------------------------------------------------------------
    15                        
    16             00000007   N_FLAG          equ     7
    17             00000006   V_FLAG          equ     6
    18             00000005   M_FLAG          equ     5
    19             00000004   X_FLAG          equ     4
    20             00000004   B_FLAG          equ     4
  Sat Aug 15 2015 21:29                                                                                                    Page 2


    21             00000003   D_FLAG          equ     3
    22             00000002   I_FLAG          equ     2
    23             00000001   Z_FLAG          equ     1
    24             00000000   C_FLAG          equ     0
    25                        
    26                        ;==============================================================================
    27                        ; Macros
    28                        ;------------------------------------------------------------------------------
    29                        
    30                        ; Puts the processor in emulation mode. A, X and Y become 8-bits and the stack
    31                        ; is fixed at $0100-$01ff. 
    32                        
    33                        emulate         macro
    34                                        sec
    35                                        xce
    36                                        endm
    37                        
    38                        ; Puts the processor in native mode. The size of the memory and index register
    39                        ; operations is not controlled by the M & X bits in the status register.
    40                        
    41                        native          macro
    42                                        clc
    43                                        xce
    44                                        endm
    45                        
    46                        ; Resets the M bit making the accumator and memory accesses 16-bits wide.
    47                         
    48                        long_a          macro
    49                                        rep     #(1<<M_FLAG)
    50                                        longa   on
    51                                        endm
    52                        
    53                        ; Resets the X bit making the index registers 16-bits wide
    54                        
    55                        long_i          macro
    56                                        rep     #(1<<X_FLAG)
    57                                        longi   on
    58                                        endm
    59                        
    60                        ; Resets the M and X bits making the accumator, memory accesses and index
    61                        ; registers 16-bits wide.
    62                                        
    63                        long_ai         macro
    64                                        rep     #(1<<M_FLAG)|(1<<X_FLAG)
    65                                        longa   on
    66                                        longi   on
    67                                        endm
    68                        
    69                        ; Sets the M bit making the accumator and memory accesses 16-bits wide.
    70                        
    71                        short_a         macro
    72                                        sep     #(1<<M_FLAG)
    73                                        longa   off
    74                                        endm
    75                        
    76                        short_i         macro
    77                                        sep     #(1<<X_FLAG)
    78                                        longi   off
  Sat Aug 15 2015 21:29                                                                                                    Page 3


    79                                        endm
    80                                        
    81                        short_ai        macro
    82                                        sep     #(1<<M_FLAG)|(1<<X_FLAG)
    83                                        longa   off
    84                                        longi   off
    85                                        endm
    33                                        include "w65c816sxb.inc"
     1                        ;==============================================================================
     2                        ; __        ____  ____   ____ ___  _  __  ______  ______
     3                        ; \ \      / / /_| ___| / ___( _ )/ |/ /_/ ___\ \/ / __ )
     4                        ;  \ \ /\ / / '_ \___ \| |   / _ \| | '_ \___ \\  /|  _ \
     5                        ;   \ V  V /| (_) |__) | |__| (_) | | (_) |__) /  \| |_) |
     6                        ;    \_/\_/  \___/____/ \____\___/|_|\___/____/_/\_\____/
     7                        ;
     8                        ; Western Design Center W65C816SXB Development Board Hardware Definitions
     9                        ;------------------------------------------------------------------------------
    10                        ; Copyright (C)2015 HandCoded Software Ltd.
    11                        ; All rights reserved.
    12                        ;
    13                        ; This work is made available under the terms of the Creative Commons
    14                        ; Attribution-NonCommercial-ShareAlike 4.0 International license. Open the
    15                        ; following URL to see the details.
    16                        ;
    17                        ; http://creativecommons.org/licenses/by-nc-sa/4.0/
    18                        ;
    19                        ;==============================================================================
    20                        ; Notes:
    21                        ;
    22                        ; All of the current stock of W65C51 ACIAs have a silicon bug that causes the
    23                        ; 'Transmit Data Register Empty' (TDRE) bit in the status register to be stuck
    24                        ; high making it impossible to tell when the transmitter is ready for the next
    25                        ; data byte.
    26                        ;
    27                        ;------------------------------------------------------------------------------
    28                        
    29             007A1200   OSC_FREQ        equ     8000000                 ; SXB runs at 8MHz
    30                        
    31                        ;==============================================================================
    32                        ; W65C51 ACIA
    33                        ;------------------------------------------------------------------------------
    34                        
    35             00007F80   ACIA_RXD        equ     $7f80
    36             00007F80   ACIA_TXD        equ     $7f80
    37             00007F81   ACIA_SR         equ     $7f81
    38             00007F82   ACIA_CMD        equ     $7f82
    39             00007F83   ACIA_CTL        equ     $7f83
    40                        
    41                        ;==============================================================================
    42                        ; W65C21 PIA
    43                        ;------------------------------------------------------------------------------
    44                        
    45             00007FA0   PIA_PIA         equ     $7fa0
    46             00007FA0   PIA_DDRA        equ     $7fa0
    47             00007FA1   PIA_CRA         equ     $7fa1
    48             00007FA2   PIA_PIB         equ     $7fa2
    49             00007FA2   PIA_DDRB        equ     $7fa2
    50             00007FA3   PIA_CRB         equ     $7fa3
  Sat Aug 15 2015 21:29                                                                                                    Page 4


    51                        
    52                        ;==============================================================================
    53                        ; W65C22 VIA
    54                        ;------------------------------------------------------------------------------
    55                        
    56             00007FC0   VIA1_ORB        equ     $7fc0
    57             00007FC0   VIA1_IRB        equ     $7fc0
    58             00007FC1   VIA1_ORA        equ     $7fc1
    59             00007FC1   VIA1_IRA        equ     $7fc1
    60             00007FC2   VIA1_DDRB       equ     $7fc2
    61             00007FC3   VIA1_DDRA       equ     $7fc3
    62             00007FC4   VIA1_T1CL       equ     $7fc4
    63             00007FC5   VIA1_T1CH       equ     $7fc5
    64             00007FC6   VIA1_T1LL       equ     $7fc6
    65             00007FC7   VIA1_T1LH       equ     $7fc7
    66             00007FC8   VIA1_T2CL       equ     $7fc8
    67             00007FC9   VIA1_T2CH       equ     $7fc9
    68             00007FCA   VIA1_SR         equ     $7fca
    69             00007FCB   VIA1_ACR        equ     $7fcb
    70             00007FCC   VIA1_PCR        equ     $7fcc
    71             00007FCD   VIA1_IFR        equ     $7fcd
    72             00007FCE   VIA1_IER        equ     $7fce
    73             00007FCF   VIA1_ORAN       equ     $7fcf
    74             00007FCF   VIA1_IRAN       equ     $7fcf
    75                        
    76                        ;------------------------------------------------------------------------------
    77                        
    78             00007FE0   VIA2_ORB        equ     $7fe0
    79             00007FE0   VIA2_IRB        equ     $7fe0
    80             00007FE1   VIA2_ORA        equ     $7fe1
    81             00007FE1   VIA2_IRA        equ     $7fe1
    82             00007FE2   VIA2_DDRB       equ     $7fe2
    83             00007FE3   VIA2_DDRA       equ     $7fe3
    84             00007FE4   VIA2_T1CL       equ     $7fe4
    85             00007FE5   VIA2_T1CH       equ     $7fe5
    86             00007FE6   VIA2_T1LL       equ     $7fe6
    87             00007FE7   VIA2_T1LH       equ     $7fe7
    88             00007FE8   VIA2_T2CL       equ     $7fe8
    89             00007FE9   VIA2_T2CH       equ     $7fe9
    90             00007FEA   VIA2_SR         equ     $7fea
    91             00007FEB   VIA2_ACR        equ     $7feb
    92             00007FEC   VIA2_PCR        equ     $7fec
    93             00007FED   VIA2_IFR        equ     $7fed
    94             00007FEE   VIA2_IER        equ     $7fee
    95             00007FEF   VIA2_ORAN       equ     $7fef
    96             00007FEF   VIA2_IRAN       equ     $7fef
    34                        
    35             00000000   USE_FIFO        equ     0
    36                        
    37                        ;==============================================================================
    38                        ; Power On Reset
    39                        ;------------------------------------------------------------------------------
    40                        
    41                                        code
    42                                        extern  Start
    43                        RESET:
    44 00:0000: AD EE 7F     		lda	VIA2_IER
    45 00:0003: 8D EE 7F     		sta	VIA2_IER
  Sat Aug 15 2015 21:29                                                                                                    Page 5


    46 00:0006: 78                           sei                             ; Stop interrupts
    47 00:0007: A2 FF                        ldx     #$ff
    48 00:0009: 9A                           txs
    49                        
    50                                        if      USE_FIFO
    51                                        lda     #$1c
    52                                        sta     VIA2_DDRB
    53                                        lda     #$18
    54                                        sta     VIA2_ORB
    55                                        else
    56 00:000A: 9C 82 7F                     stz     ACIA_CMD
    57 00:000D: 9C 83 7F                     stz     ACIA_CTL
    58 00:0010: 9C 81 7F                     stz     ACIA_SR
    59                        
    60 00:0013: A9 1F                        lda     #%00011111              ; 8 bits, 1 stop bit, 19200 baud
    61 00:0015: 8D 83 7F                     sta     ACIA_CTL
    62 00:0018: A9 09                        lda     #%00001001              ; No parity, no interrupt
    63 00:001A: 8D 82 7F                     sta     ACIA_CMD
    64 00:001D: AD 80 7F                     lda     ACIA_RXD                ; Clear receive buffer
    65                                        endif
    66                        
    67                                        native
+   67 00:0020: 18                           clc
+   67 00:0021: FB                           xce
    68 00:0022: 4C xx xx                     jmp     Start                   ; Jump to the application start
    69                        
    70                        ;==============================================================================
    71                        ; Interrupt Handlers
    72                        ;------------------------------------------------------------------------------
    73                        
    74                        ; Handle IRQ and BRK interrupts in emulation mode.
    75                        
    76                        IRQBRK:
    77 00:0025: 80 FE                        bra     $                       ; Loop forever
    78                        
    79                        ; Handle NMI interrupts in emulation mode.
    80                        
    81                        NMIRQ:
    82 00:0027: 80 FE                        bra     $                       ; Loop forever
    83                        
    84                        ;------------------------------------------------------------------------------
    85                        
    86                        ; Handle IRQ interrupts in native mode.
    87                        
    88                        IRQ:
    89 00:0029: 80 FE                        bra     $                       ; Loop forever
    90                        
    91                        ; Handle IRQ interrupts in native mode.
    92                        
    93                        BRK:
    94 00:002B: 80 FE                        bra     $                       ; Loop forever
    95                        
    96                        ; Handle IRQ interrupts in native mode.
    97                        
    98                        NMI:
    99 00:002D: 80 FE                        bra     $                       ; Loop forever
   100                        
   101                        ;------------------------------------------------------------------------------
  Sat Aug 15 2015 21:29                                                                                                    Page 6


   102                        
   103                        ; COP and ABORT interrupts are not handled.
   104                        
   105                        COP:
   106 00:002F: 80 FE                        bra     $                       ; Loop forever
   107                        
   108                        ABORT:
   109 00:0031: 80 FE                        bra     $                       ; Loop forever
   110                        
   111                        ;==============================================================================
   112                        ; Buffered UART Interface
   113                        ;------------------------------------------------------------------------------
   114                        
   115                        ; Adds the character in A to the transmit buffer. If the buffer is full then
   116                        ; wait for it to drain.
   117                        
   118                                        public  UartTx
   119                        UartTx:
   120                                        if      USE_FIFO
   121                                        phx
   122                                        php
   123                                        short_ai
   124                                        ldx     #$00                    ; Make data port all input
   125                                        stx     VIA2_DDRA
   126                                        sta     VIA2_ORA                ; Save the output character
   127                                        lda     #%01
   128                        TxWait:         bit     VIA2_IRB                ; Is there space for more data
   129                                        bne     TxWait
   130                        
   131                                        lda     VIA2_IRB                ; Strobe WR
   132                                        and     #$fb
   133                                        tax
   134                                        ora     #$04
   135                                        sta     VIA2_ORB
   136                                        lda     #$ff                    ; Make data port all output
   137                                        sta     VIA2_DDRA
   138                                        nop
   139                                        nop
   140                                        stx     VIA2_ORB                ; End strobe
   141                                        lda     VIA2_IRA
   142                                        ldx     #$00                    ; Make data port all output
   143                                        stx     VIA2_DDRA
   144                                        plp
   145                                        plx
   146                                        rts
   147                        
   148                                        else
   149                        
   150 00:0033: 48                           pha
   151 00:0034: 08                           php
   152                                        short_a
+  152 00:0035: E2 20                        sep     #(1<<M_FLAG)
+  152                                        longa   off
   153 00:0037: 8D 80 7F                     sta     ACIA_TXD
   154 00:003A: 20 xx xx                     jsr     TxDelay
   155 00:003D: 20 xx xx                     jsr     TxDelay
   156 00:0040: 20 xx xx                     jsr     TxDelay
   157 00:0043: 20 xx xx                     jsr     TxDelay
  Sat Aug 15 2015 21:29                                                                                                    Page 7


   158 00:0046: 20 xx xx                     jsr     TxDelay
   159 00:0049: 20 xx xx                     jsr     TxDelay
   160                        ;                jsr     TxDelay
   161                        ;                jsr     TxDelay
   162 00:004C: 28                           plp
   163 00:004D: 68                           pla
   164 00:004E: 60                           rts
   165                        
   166 00:004F: A9 00        TxDelay:        lda     #0
   167 00:0051: 1A                           inc     a
   168 00:0052: D0 xx                        bne     $-1
   169 00:0054: 60                           rts
   170                                        endif
   171                        
   172                        ; Fetch the next character from the RX buffer waiting for some to arrive if the
   173                        ; buffer is empty.
   174                        
   175                                        public  UartRx
   176                        UartRx:
   177                                        if      USE_FIFO
   178                                        phx
   179                                        php
   180                                        short_ai
   181                                        lda     #$02                    ; Wait until data in buffer
   182                        RxWait:         bit     VIA2_IRB
   183                                        bne     RxWait
   184                        
   185                                        lda     VIA2_IRB                ; Strobe /RD low
   186                                        ora     #$08
   187                                        tax
   188                                        and     #$f7
   189                                        sta     VIA2_ORB
   190                                        nop                             ; Wait for data to be available
   191                                        nop
   192                                        nop
   193                                        nop
   194                                        lda     VIA2_IRA                ; Read it
   195                                        stx     VIA2_ORB                ; And end the strobe
   196                                        plp
   197                                        plx
   198                                        rts                             ; Done
   199                        
   200                                        else
   201                        
   202 00:0055: 08                           php
   203                                        short_a
+  203 00:0056: E2 20                        sep     #(1<<M_FLAG)
+  203                                        longa   off
   204                        RxWait:
   205 00:0058: AD 81 7F                     lda     ACIA_SR
   206 00:005B: 10 FB                        bpl     RxWait
   207 00:005D: 29 08                        and     #$08
   208 00:005F: F0 F7                        beq     RxWait
   209 00:0061: AD 80 7F                     lda     ACIA_RXD
   210                        ;                stz     ACIA_SR
   211 00:0064: 28                           plp
   212 00:0065: 60                           rts
   213                                        endif
  Sat Aug 15 2015 21:29                                                                                                    Page 8


   214                        
   215                                        public  UartRxTest
   216                        UartRxTest:
   217                                        if      USE_FIFO
   218                                        pha
   219                                        php
   220                                        short_a
   221                                        lda     VIA2_IRB
   222                                        plp
   223                                        ror     a
   224                                        ror     a
   225                                        pla
   226                                        rts
   227                        
   228                                        else
   229                        
   230 00:0066: 48                           pha                             ; Save callers A
   231 00:0067: 08                           php
   232                                        short_a
+  232 00:0068: E2 20                        sep     #(1<<M_FLAG)
+  232                                        longa   off
   233 00:006A: AD 81 7F                     lda     ACIA_SR                 ; Read the status register
   234 00:006D: 28                           plp
   235 00:006E: 6A                           ror     a                       ; Shift RDRF bit into carry
   236 00:006F: 6A                           ror     a
   237 00:0070: 6A                           ror     a
   238 00:0071: 6A                           ror     a
   239 00:0072: 68                           pla                             ; Restore A
   240 00:0073: 60                           rts                             ; Done
   241                                        endif
   242                        
   243                        ;==============================================================================
   244                        ; Reset Vectors
   245                        ;------------------------------------------------------------------------------
   246                        
   247                        ShadowVectors   section offset $7ee0
   248                        
   249 00:7EE0:                              ds      4               ; Reserved
   250 00:7EE4: xx xx                        dw      COP             ; $FFE4 - COP(816)
   251 00:7EE6: xx xx                        dw      BRK             ; $FFE6 - BRK(816)
   252 00:7EE8: xx xx                        dw      ABORT           ; $FFE8 - ABORT(816)
   253 00:7EEA: xx xx                        dw      NMI             ; $FFEA - NMI(816)
   254 00:7EEC:                              ds      2               ; Reserved
   255 00:7EEE: xx xx                        dw      IRQ             ; $FFEE - IRQ(816)
   256                        
   257 00:7EF0:                              ds      4
   258 00:7EF4: xx xx                        dw      COP             ; $FFF4 - COP(C02)
   259 00:7EF6:                              ds      2               ; $Reserved
   260 00:7EF8: xx xx                        dw      ABORT           ; $FFF8 - ABORT(C02)
   261 00:7EFA: xx xx                        dw      NMIRQ           ; $FFFA - NMI(C02)
   262 00:7EFC: xx xx                        dw      RESET           ; $FFFC - RESET(C02)
   263 00:7EFE: xx xx                        dw      IRQBRK          ; $FFFE - IRQBRK(C02)
   264                        
   265 00:7F00:                              ends
   266                        
   267                        ;------------------------------------------------------------------------------
   268                        
   269                        Vectors         section offset $ffe0
  Sat Aug 15 2015 21:29                                                                                                    Page 9


   270                        
   271 00:FFE0:                              ds      4               ; Reserved
   272 00:FFE4: xx xx                        dw      COP             ; $FFE4 - COP(816)
   273 00:FFE6: xx xx                        dw      BRK             ; $FFE6 - BRK(816)
   274 00:FFE8: xx xx                        dw      ABORT           ; $FFE8 - ABORT(816)
   275 00:FFEA: xx xx                        dw      NMI             ; $FFEA - NMI(816)
   276 00:FFEC:                              ds      2               ; Reserved
   277 00:FFEE: xx xx                        dw      IRQ             ; $FFEE - IRQ(816)
   278                        
   279 00:FFF0:                              ds      4
   280 00:FFF4: xx xx                        dw      COP             ; $FFF4 - COP(C02)
   281 00:FFF6:                              ds      2               ; $Reserved
   282 00:FFF8: xx xx                        dw      ABORT           ; $FFF8 - ABORT(C02)
   283 00:FFFA: xx xx                        dw      NMIRQ           ; $FFFA - NMI(C02)
   284 00:FFFC: xx xx                        dw      RESET           ; $FFFC - RESET(C02)
   285 00:FFFE: xx xx                        dw      IRQBRK          ; $FFFE - IRQBRK(C02)
   286                        
   287 01:0000:                              ends
   288                        
   289                                        end


      Lines assembled: 478
      Errors: 0
