module Part3(SW, KEY, CLOCK_50, LEDG, LEDR, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7);
	input [17:0] SW;
	input [0:0] KEY;
	input CLOCK_50;
	
	output [0:0] LEDG = SW[17];
	output LEDR = SW;
	output [0:6] HEX0, HEX1, HEX2,
			HEX3, HEX4, HEX5,
			HEX6, HEX7;
			
	wire [7:0] indat = SW[7:0];
	wire [4:0] wrAddr = SW[15:11];
	wire wren = SW[17];
	wire reset = !KEY[0];
	wire clock = CLOCK_50;
	
	reg [7:0] Q;
	reg [4:0] rdAddr = 0;
	
	
	ramlpm RLPM(.address(), .clock(clock), .data(indat), .wren(wren), .q(Q));

	
	Hex7Seg H0(Q[3:0], HEX0);
	Hex7Seg H1(Q[7:4], HEX1);
	
	Hex7Seg H2(rdAddr[3:0], HEX2);
	Hex7SegAddress H3(rdAddr[4], HEX3);
	
	Hex7Seg H4(indat[3:0], HEX4);
	Hex7Seg H5(indat[7:4], HEX5);
	
	Hex7Seg H6(wrAddr[3:0], HEX6);
	Hex7SegAddress H7(wrAddr[4], HEX7);
	
	
endmodule
