\hypertarget{classtb__io__ctrl_1_1sim}{}\section{sim Architecture Reference}
\label{classtb__io__ctrl_1_1sim}\index{sim@{sim}}


IO Control Unit Testbench Architecture.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}\label{classtb__io__ctrl_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}} 
\hyperlink{classtb__io__ctrl_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}{p\+\_\+clk}{\bfseries  (  )}
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}\label{classtb__io__ctrl_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}} 
\hyperlink{classtb__io__ctrl_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}{run}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classtb__io__ctrl_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\hyperlink{classtb__io__ctrl_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_acd03516902501cd1c7296a98e22c6fcb}\label{classtb__io__ctrl_1_1sim_acd03516902501cd1c7296a98e22c6fcb}} 
\hyperlink{classtb__io__ctrl_1_1sim_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a97c813578819a319bf5e8c6d53894fea}\label{classtb__io__ctrl_1_1sim_a97c813578819a319bf5e8c6d53894fea}} 
\hyperlink{classtb__io__ctrl_1_1sim_a97c813578819a319bf5e8c6d53894fea}{io\+\_\+ctrl}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}\label{classtb__io__ctrl_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}} 
\hyperlink{classtb__io__ctrl_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}{clk\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_acdf401306b90eed21a930a1cdc85e912}\label{classtb__io__ctrl_1_1sim_acdf401306b90eed21a930a1cdc85e912}} 
\hyperlink{classtb__io__ctrl_1_1sim_acdf401306b90eed21a930a1cdc85e912}{reset\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a86f89d036a0d85bd49bf94aa4240b666}\label{classtb__io__ctrl_1_1sim_a86f89d036a0d85bd49bf94aa4240b666}} 
\hyperlink{classtb__io__ctrl_1_1sim_a86f89d036a0d85bd49bf94aa4240b666}{dig0\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ac9c16ee91582299f4c4ca7c7743f60b7}\label{classtb__io__ctrl_1_1sim_ac9c16ee91582299f4c4ca7c7743f60b7}} 
\hyperlink{classtb__io__ctrl_1_1sim_ac9c16ee91582299f4c4ca7c7743f60b7}{dig1\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a866223738046d8b372140903399f5f99}\label{classtb__io__ctrl_1_1sim_a866223738046d8b372140903399f5f99}} 
\hyperlink{classtb__io__ctrl_1_1sim_a866223738046d8b372140903399f5f99}{dig2\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a62b374242dd2a33e856ed8195871c886}\label{classtb__io__ctrl_1_1sim_a62b374242dd2a33e856ed8195871c886}} 
\hyperlink{classtb__io__ctrl_1_1sim_a62b374242dd2a33e856ed8195871c886}{dig3\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a93e1288e182eb4b48802a6e60e1b607b}\label{classtb__io__ctrl_1_1sim_a93e1288e182eb4b48802a6e60e1b607b}} 
\hyperlink{classtb__io__ctrl_1_1sim_a93e1288e182eb4b48802a6e60e1b607b}{led\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}\label{classtb__io__ctrl_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}} 
\hyperlink{classtb__io__ctrl_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}{sw\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}\label{classtb__io__ctrl_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}} 
\hyperlink{classtb__io__ctrl_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}{pb\+\_\+i} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}\label{classtb__io__ctrl_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}} 
\hyperlink{classtb__io__ctrl_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}{ss\+\_\+o} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a932396b44f6caa1031851247b7bb022a}\label{classtb__io__ctrl_1_1sim_a932396b44f6caa1031851247b7bb022a}} 
\hyperlink{classtb__io__ctrl_1_1sim_a932396b44f6caa1031851247b7bb022a}{led\+\_\+o} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}\label{classtb__io__ctrl_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}} 
\hyperlink{classtb__io__ctrl_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}{ss\+\_\+sel\+\_\+o} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a520bda20a1a041dd2480ab8773097342}\label{classtb__io__ctrl_1_1sim_a520bda20a1a041dd2480ab8773097342}} 
\hyperlink{classtb__io__ctrl_1_1sim_a520bda20a1a041dd2480ab8773097342}{swsync\+\_\+o} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a47817054e5c040044217f0d8d20adc72}\label{classtb__io__ctrl_1_1sim_a47817054e5c040044217f0d8d20adc72}} 
\hyperlink{classtb__io__ctrl_1_1sim_a47817054e5c040044217f0d8d20adc72}{pbsync\+\_\+o} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a27c0b00ffb215dedd3c56546e08ebc31}\label{classtb__io__ctrl_1_1sim_a27c0b00ffb215dedd3c56546e08ebc31}} 
\hyperlink{classtb__io__ctrl_1_1sim_a27c0b00ffb215dedd3c56546e08ebc31}{i\+\_\+io\+\_\+ctrl}  {\bfseries io\+\_\+ctrl}   
\end{DoxyCompactItemize}


\subsection{Detailed Description}
IO Control Unit Testbench Architecture. 

The IO Control uniti part of the calculator project. 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
tb/\hyperlink{tb__io__ctrl__sim_8vhd}{tb\+\_\+io\+\_\+ctrl\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
