
demos/freertos_multithread/main.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <g_pfnVectors>:
       0:	00 60 01 20 05 81 00 00 49 81 00 00 49 81 00 00     .`. ....I...I...
      10:	49 81 00 00 49 81 00 00 49 81 00 00 00 00 00 00     I...I...I.......
	...
      2c:	55 7c 00 00 49 81 00 00 00 00 00 00 35 7d 00 00     U|..I.......5}..
      3c:	71 7d 00 00 49 81 00 00 49 81 00 00 49 81 00 00     q}..I...I...I...
      4c:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      5c:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      6c:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      7c:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      8c:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      9c:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      ac:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      bc:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
      cc:	49 81 00 00 49 81 00 00 49 81 00 00 c9 01 00 00     I...I...I.......
      dc:	49 81 00 00 49 81 00 00 49 81 00 00 49 81 00 00     I...I...I...I...
	...
     108:	5f f8 08 f1                                         _...

0000010c <pvPortMalloc>:

static size_t xNextFreeByte = ( size_t ) 0;
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     10c:	b580      	push	{r7, lr}
     10e:	b084      	sub	sp, #16
     110:	af00      	add	r7, sp, #0
     112:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL; 
     114:	f04f 0300 	mov.w	r3, #0
     118:	60fb      	str	r3, [r7, #12]

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     11a:	687b      	ldr	r3, [r7, #4]
     11c:	f003 0307 	and.w	r3, r3, #7
     120:	2b00      	cmp	r3, #0
     122:	d005      	beq.n	130 <pvPortMalloc+0x24>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     124:	687b      	ldr	r3, [r7, #4]
     126:	f023 0307 	bic.w	r3, r3, #7
     12a:	f103 0308 	add.w	r3, r3, #8
     12e:	607b      	str	r3, [r7, #4]
		}
	#endif

	vTaskSuspendAll();
     130:	f007 f89e 	bl	7270 <vTaskSuspendAll>
	{
		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configTOTAL_HEAP_SIZE ) &&
     134:	4b11      	ldr	r3, [pc, #68]	; (17c <pvPortMalloc+0x70>)
     136:	681a      	ldr	r2, [r3, #0]
     138:	687b      	ldr	r3, [r7, #4]
     13a:	18d2      	adds	r2, r2, r3
     13c:	f244 33ff 	movw	r3, #17407	; 0x43ff
     140:	429a      	cmp	r2, r3
     142:	d812      	bhi.n	16a <pvPortMalloc+0x5e>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
     144:	4b0d      	ldr	r3, [pc, #52]	; (17c <pvPortMalloc+0x70>)
     146:	681a      	ldr	r2, [r3, #0]
     148:	687b      	ldr	r3, [r7, #4]
     14a:	18d2      	adds	r2, r2, r3
     14c:	4b0b      	ldr	r3, [pc, #44]	; (17c <pvPortMalloc+0x70>)
     14e:	681b      	ldr	r3, [r3, #0]
	#endif

	vTaskSuspendAll();
	{
		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configTOTAL_HEAP_SIZE ) &&
     150:	429a      	cmp	r2, r3
     152:	d90a      	bls.n	16a <pvPortMalloc+0x5e>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = &( xHeap.ucHeap[ xNextFreeByte ] );
     154:	4b09      	ldr	r3, [pc, #36]	; (17c <pvPortMalloc+0x70>)
     156:	681a      	ldr	r2, [r3, #0]
     158:	4b09      	ldr	r3, [pc, #36]	; (180 <pvPortMalloc+0x74>)
     15a:	18d3      	adds	r3, r2, r3
     15c:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;			
     15e:	4b07      	ldr	r3, [pc, #28]	; (17c <pvPortMalloc+0x70>)
     160:	681a      	ldr	r2, [r3, #0]
     162:	687b      	ldr	r3, [r7, #4]
     164:	18d2      	adds	r2, r2, r3
     166:	4b05      	ldr	r3, [pc, #20]	; (17c <pvPortMalloc+0x70>)
     168:	601a      	str	r2, [r3, #0]
		}	
	}
	xTaskResumeAll();
     16a:	f007 f88f 	bl	728c <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif	

	return pvReturn;
     16e:	68fb      	ldr	r3, [r7, #12]
}
     170:	4618      	mov	r0, r3
     172:	f107 0710 	add.w	r7, r7, #16
     176:	46bd      	mov	sp, r7
     178:	bd80      	pop	{r7, pc}
     17a:	bf00      	nop
     17c:	20004430 	.word	0x20004430
     180:	20000030 	.word	0x20000030

00000184 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
     184:	b480      	push	{r7}
     186:	b083      	sub	sp, #12
     188:	af00      	add	r7, sp, #0
     18a:	6078      	str	r0, [r7, #4]
	/* Memory cannot be freed using this scheme.  See heap_2.c and heap_3.c 
	for alternative implementations, and the memory management pages of 
	http://www.FreeRTOS.org for more information. */
	( void ) pv;
}
     18c:	f107 070c 	add.w	r7, r7, #12
     190:	46bd      	mov	sp, r7
     192:	bc80      	pop	{r7}
     194:	4770      	bx	lr
     196:	bf00      	nop

00000198 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
     198:	b480      	push	{r7}
     19a:	af00      	add	r7, sp, #0
	/* Only required when static memory is not cleared. */
	xNextFreeByte = ( size_t ) 0;
     19c:	4b03      	ldr	r3, [pc, #12]	; (1ac <vPortInitialiseBlocks+0x14>)
     19e:	f04f 0200 	mov.w	r2, #0
     1a2:	601a      	str	r2, [r3, #0]
}
     1a4:	46bd      	mov	sp, r7
     1a6:	bc80      	pop	{r7}
     1a8:	4770      	bx	lr
     1aa:	bf00      	nop
     1ac:	20004430 	.word	0x20004430

000001b0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
     1b0:	b480      	push	{r7}
     1b2:	af00      	add	r7, sp, #0
	return ( configTOTAL_HEAP_SIZE - xNextFreeByte );
     1b4:	4b03      	ldr	r3, [pc, #12]	; (1c4 <xPortGetFreeHeapSize+0x14>)
     1b6:	681b      	ldr	r3, [r3, #0]
     1b8:	f5c3 4388 	rsb	r3, r3, #17408	; 0x4400
}
     1bc:	4618      	mov	r0, r3
     1be:	46bd      	mov	sp, r7
     1c0:	bc80      	pop	{r7}
     1c2:	4770      	bx	lr
     1c4:	20004430 	.word	0x20004430

000001c8 <USART2_IRQHandler>:
} serial_ch_msg;

/* IRQ handler to handle USART2 interrupts (both transmit and receive
 * interrupts). */
void USART2_IRQHandler(void)
{
     1c8:	b580      	push	{r7, lr}
     1ca:	b082      	sub	sp, #8
     1cc:	af00      	add	r7, sp, #0
    static signed portBASE_TYPE xHigherPriorityTaskWoken;
    serial_ch_msg rx_msg;

    /* If this interrupt is for a transmit... */
    if(USART_GetITStatus(USART2, USART_IT_TXE) != RESET) {
     1ce:	4821      	ldr	r0, [pc, #132]	; (254 <USART2_IRQHandler+0x8c>)
     1d0:	f240 7127 	movw	r1, #1831	; 0x727
     1d4:	f002 fa28 	bl	2628 <USART_GetITStatus>
     1d8:	4603      	mov	r3, r0
     1da:	2b00      	cmp	r3, #0
     1dc:	d011      	beq.n	202 <USART2_IRQHandler+0x3a>
        /* "give" the serial_tx_wait_sem semaphore to notify processes that
         * the buffer has a spot free for the next byte.
         */
        xSemaphoreGiveFromISR(serial_tx_wait_sem, &xHigherPriorityTaskWoken);
     1de:	4b1e      	ldr	r3, [pc, #120]	; (258 <USART2_IRQHandler+0x90>)
     1e0:	681b      	ldr	r3, [r3, #0]
     1e2:	4618      	mov	r0, r3
     1e4:	f04f 0100 	mov.w	r1, #0
     1e8:	4a1c      	ldr	r2, [pc, #112]	; (25c <USART2_IRQHandler+0x94>)
     1ea:	f04f 0300 	mov.w	r3, #0
     1ee:	f006 f9f9 	bl	65e4 <xQueueGenericSendFromISR>

        /* Disables the transmit interrupt. */
        USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
     1f2:	4818      	ldr	r0, [pc, #96]	; (254 <USART2_IRQHandler+0x8c>)
     1f4:	f240 7127 	movw	r1, #1831	; 0x727
     1f8:	f04f 0200 	mov.w	r2, #0
     1fc:	f001 ff7c 	bl	20f8 <USART_ITConfig>
     200:	e01d      	b.n	23e <USART2_IRQHandler+0x76>
    /* If this interrupt is for a receive... */
    } else if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) {
     202:	4814      	ldr	r0, [pc, #80]	; (254 <USART2_IRQHandler+0x8c>)
     204:	f240 5125 	movw	r1, #1317	; 0x525
     208:	f002 fa0e 	bl	2628 <USART_GetITStatus>
     20c:	4603      	mov	r3, r0
     20e:	2b00      	cmp	r3, #0
     210:	d014      	beq.n	23c <USART2_IRQHandler+0x74>
        /* Receive the byte from the buffer. */
        rx_msg.ch = USART_ReceiveData(USART2);
     212:	4810      	ldr	r0, [pc, #64]	; (254 <USART2_IRQHandler+0x8c>)
     214:	f002 f894 	bl	2340 <USART_ReceiveData>
     218:	4603      	mov	r3, r0
     21a:	b2db      	uxtb	r3, r3
     21c:	713b      	strb	r3, [r7, #4]

        /* Queue the received byte. */
        if(!xQueueSendToBackFromISR(serial_rx_queue, &rx_msg, &xHigherPriorityTaskWoken)) {
     21e:	4b10      	ldr	r3, [pc, #64]	; (260 <USART2_IRQHandler+0x98>)
     220:	681a      	ldr	r2, [r3, #0]
     222:	f107 0304 	add.w	r3, r7, #4
     226:	4610      	mov	r0, r2
     228:	4619      	mov	r1, r3
     22a:	4a0c      	ldr	r2, [pc, #48]	; (25c <USART2_IRQHandler+0x94>)
     22c:	f04f 0300 	mov.w	r3, #0
     230:	f006 f9d8 	bl	65e4 <xQueueGenericSendFromISR>
     234:	4603      	mov	r3, r0
     236:	2b00      	cmp	r3, #0
     238:	d101      	bne.n	23e <USART2_IRQHandler+0x76>
            /* If there was an error queueing the received byte, freeze. */
            while(1);
     23a:	e7fe      	b.n	23a <USART2_IRQHandler+0x72>
        }
    } else {
        /* Only transmit and receive interrupts should be enabled.  If this is
         * another type of interrupt, freeze.
         */
        while(1);
     23c:	e7fe      	b.n	23c <USART2_IRQHandler+0x74>
    }

    if(xHigherPriorityTaskWoken) {
     23e:	4b07      	ldr	r3, [pc, #28]	; (25c <USART2_IRQHandler+0x94>)
     240:	681b      	ldr	r3, [r3, #0]
     242:	2b00      	cmp	r3, #0
     244:	d001      	beq.n	24a <USART2_IRQHandler+0x82>
        taskYIELD();
     246:	f007 fd41 	bl	7ccc <vPortYieldFromISR>
    }
}
     24a:	f107 0708 	add.w	r7, r7, #8
     24e:	46bd      	mov	sp, r7
     250:	bd80      	pop	{r7, pc}
     252:	bf00      	nop
     254:	40004400 	.word	0x40004400
     258:	2000443c 	.word	0x2000443c
     25c:	20004444 	.word	0x20004444
     260:	20004440 	.word	0x20004440

00000264 <send_byte_rtos>:

void send_byte_rtos(char ch)
{
     264:	b580      	push	{r7, lr}
     266:	b082      	sub	sp, #8
     268:	af00      	add	r7, sp, #0
     26a:	4603      	mov	r3, r0
     26c:	71fb      	strb	r3, [r7, #7]
    /* Wait until the RS232 port can receive another byte (this semaphore is
     * "given" by the RS232 port interrupt when the buffer has room for another
     * byte.
     */
    while(!xSemaphoreTake(serial_tx_wait_sem, portMAX_DELAY));
     26e:	bf00      	nop
     270:	4b0f      	ldr	r3, [pc, #60]	; (2b0 <send_byte_rtos+0x4c>)
     272:	681b      	ldr	r3, [r3, #0]
     274:	4618      	mov	r0, r3
     276:	f04f 0100 	mov.w	r1, #0
     27a:	f04f 32ff 	mov.w	r2, #4294967295
     27e:	f04f 0300 	mov.w	r3, #0
     282:	f006 f9f7 	bl	6674 <xQueueGenericReceive>
     286:	4603      	mov	r3, r0
     288:	2b00      	cmp	r3, #0
     28a:	d0f1      	beq.n	270 <send_byte_rtos+0xc>

    /* Send the byte and enable the transmit interrupt (it is disabled by the
     * interrupt).
     */
    USART_SendData(USART2, ch);
     28c:	79fb      	ldrb	r3, [r7, #7]
     28e:	b29b      	uxth	r3, r3
     290:	4808      	ldr	r0, [pc, #32]	; (2b4 <send_byte_rtos+0x50>)
     292:	4619      	mov	r1, r3
     294:	f002 f840 	bl	2318 <USART_SendData>
    USART_ITConfig(USART2, USART_IT_TXE, ENABLE);
     298:	4806      	ldr	r0, [pc, #24]	; (2b4 <send_byte_rtos+0x50>)
     29a:	f240 7127 	movw	r1, #1831	; 0x727
     29e:	f04f 0201 	mov.w	r2, #1
     2a2:	f001 ff29 	bl	20f8 <USART_ITConfig>
}
     2a6:	f107 0708 	add.w	r7, r7, #8
     2aa:	46bd      	mov	sp, r7
     2ac:	bd80      	pop	{r7, pc}
     2ae:	bf00      	nop
     2b0:	2000443c 	.word	0x2000443c
     2b4:	40004400 	.word	0x40004400

000002b8 <receive_byte_rtos>:

char receive_byte_rtos(void)
{
     2b8:	b580      	push	{r7, lr}
     2ba:	b082      	sub	sp, #8
     2bc:	af00      	add	r7, sp, #0
    serial_ch_msg msg;

    /* Wait for a byte to be queued by the receive interrupt handler. */
    while(!xQueueReceive(serial_rx_queue, &msg, portMAX_DELAY));
     2be:	bf00      	nop
     2c0:	4b0a      	ldr	r3, [pc, #40]	; (2ec <receive_byte_rtos+0x34>)
     2c2:	681a      	ldr	r2, [r3, #0]
     2c4:	f107 0304 	add.w	r3, r7, #4
     2c8:	4610      	mov	r0, r2
     2ca:	4619      	mov	r1, r3
     2cc:	f04f 32ff 	mov.w	r2, #4294967295
     2d0:	f04f 0300 	mov.w	r3, #0
     2d4:	f006 f9ce 	bl	6674 <xQueueGenericReceive>
     2d8:	4603      	mov	r3, r0
     2da:	2b00      	cmp	r3, #0
     2dc:	d0f0      	beq.n	2c0 <receive_byte_rtos+0x8>

    return msg.ch;
     2de:	793b      	ldrb	r3, [r7, #4]
}
     2e0:	4618      	mov	r0, r3
     2e2:	f107 0708 	add.w	r7, r7, #8
     2e6:	46bd      	mov	sp, r7
     2e8:	bd80      	pop	{r7, pc}
     2ea:	bf00      	nop
     2ec:	20004440 	.word	0x20004440

000002f0 <rs232_xmit_msg_task>:


void rs232_xmit_msg_task( void *pvParameters )
{
     2f0:	b580      	push	{r7, lr}
     2f2:	b09c      	sub	sp, #112	; 0x70
     2f4:	af00      	add	r7, sp, #0
     2f6:	6078      	str	r0, [r7, #4]
    int curr_char;

    while(1) {
        /* Read from the queue.  Keep trying until a message is received.  This
         * will block for a period of time (specified by portMAX_DELAY). */
        while(!xQueueReceive(serial_str_queue, &msg, portMAX_DELAY));
     2f8:	bf00      	nop
     2fa:	4b14      	ldr	r3, [pc, #80]	; (34c <rs232_xmit_msg_task+0x5c>)
     2fc:	681a      	ldr	r2, [r3, #0]
     2fe:	f107 0308 	add.w	r3, r7, #8
     302:	4610      	mov	r0, r2
     304:	4619      	mov	r1, r3
     306:	f04f 32ff 	mov.w	r2, #4294967295
     30a:	f04f 0300 	mov.w	r3, #0
     30e:	f006 f9b1 	bl	6674 <xQueueGenericReceive>
     312:	4603      	mov	r3, r0
     314:	2b00      	cmp	r3, #0
     316:	d0f0      	beq.n	2fa <rs232_xmit_msg_task+0xa>

        /* Write each character of the message to the RS232 port. */
        curr_char = 0;
     318:	f04f 0300 	mov.w	r3, #0
     31c:	66fb      	str	r3, [r7, #108]	; 0x6c
        while(msg.str[curr_char] != '\0') {
     31e:	e00b      	b.n	338 <rs232_xmit_msg_task+0x48>
            send_byte_rtos(msg.str[curr_char]);
     320:	f107 0208 	add.w	r2, r7, #8
     324:	6efb      	ldr	r3, [r7, #108]	; 0x6c
     326:	18d3      	adds	r3, r2, r3
     328:	781b      	ldrb	r3, [r3, #0]
     32a:	4618      	mov	r0, r3
     32c:	f7ff ff9a 	bl	264 <send_byte_rtos>
            curr_char++;
     330:	6efb      	ldr	r3, [r7, #108]	; 0x6c
     332:	f103 0301 	add.w	r3, r3, #1
     336:	66fb      	str	r3, [r7, #108]	; 0x6c
         * will block for a period of time (specified by portMAX_DELAY). */
        while(!xQueueReceive(serial_str_queue, &msg, portMAX_DELAY));

        /* Write each character of the message to the RS232 port. */
        curr_char = 0;
        while(msg.str[curr_char] != '\0') {
     338:	f107 0208 	add.w	r2, r7, #8
     33c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
     33e:	18d3      	adds	r3, r2, r3
     340:	781b      	ldrb	r3, [r3, #0]
     342:	2b00      	cmp	r3, #0
     344:	d1ec      	bne.n	320 <rs232_xmit_msg_task+0x30>
            send_byte_rtos(msg.str[curr_char]);
            curr_char++;
        }
    }
     346:	bf00      	nop
    int curr_char;

    while(1) {
        /* Read from the queue.  Keep trying until a message is received.  This
         * will block for a period of time (specified by portMAX_DELAY). */
        while(!xQueueReceive(serial_str_queue, &msg, portMAX_DELAY));
     348:	e7d7      	b.n	2fa <rs232_xmit_msg_task+0xa>
     34a:	bf00      	nop
     34c:	20004438 	.word	0x20004438

00000350 <queue_str_task>:
/* Repeatedly queues a string to be sent to the RS232.
 *   delay - the time to wait between sending messages.  A delay of 1 means
 *           wait 1/100th of a second.
 */
void queue_str_task(const char *str, int delay)
{
     350:	b580      	push	{r7, lr}
     352:	b09c      	sub	sp, #112	; 0x70
     354:	af00      	add	r7, sp, #0
     356:	6078      	str	r0, [r7, #4]
     358:	6039      	str	r1, [r7, #0]
    serial_str_msg msg;

    /* Prepare the message to be queued. */
    strcpy(msg.str, str);
     35a:	f107 030c 	add.w	r3, r7, #12
     35e:	4618      	mov	r0, r3
     360:	6879      	ldr	r1, [r7, #4]
     362:	f007 fe35 	bl	7fd0 <strcpy>

    while(1) {
        /* Post the message.  Keep on trying until it is successful. */
        while(!xQueueSendToBack(serial_str_queue, &msg, portMAX_DELAY));
     366:	bf00      	nop
     368:	4b0a      	ldr	r3, [pc, #40]	; (394 <queue_str_task+0x44>)
     36a:	681a      	ldr	r2, [r3, #0]
     36c:	f107 030c 	add.w	r3, r7, #12
     370:	4610      	mov	r0, r2
     372:	4619      	mov	r1, r3
     374:	f04f 32ff 	mov.w	r2, #4294967295
     378:	f04f 0300 	mov.w	r3, #0
     37c:	f006 f8a2 	bl	64c4 <xQueueGenericSend>
     380:	4603      	mov	r3, r0
     382:	2b00      	cmp	r3, #0
     384:	d0f0      	beq.n	368 <queue_str_task+0x18>

        /* Wait. */
        vTaskDelay(delay);
     386:	683b      	ldr	r3, [r7, #0]
     388:	4618      	mov	r0, r3
     38a:	f006 fd31 	bl	6df0 <vTaskDelay>
    }
     38e:	bf00      	nop
    /* Prepare the message to be queued. */
    strcpy(msg.str, str);

    while(1) {
        /* Post the message.  Keep on trying until it is successful. */
        while(!xQueueSendToBack(serial_str_queue, &msg, portMAX_DELAY));
     390:	e7ea      	b.n	368 <queue_str_task+0x18>
     392:	bf00      	nop
     394:	20004438 	.word	0x20004438

00000398 <queue_str_task1>:
        vTaskDelay(delay);
    }
}

void queue_str_task1( void *pvParameters )
{
     398:	b580      	push	{r7, lr}
     39a:	b082      	sub	sp, #8
     39c:	af00      	add	r7, sp, #0
     39e:	6078      	str	r0, [r7, #4]
    queue_str_task("Hello 1\n", 200);
     3a0:	4804      	ldr	r0, [pc, #16]	; (3b4 <queue_str_task1+0x1c>)
     3a2:	f04f 01c8 	mov.w	r1, #200	; 0xc8
     3a6:	f7ff ffd3 	bl	350 <queue_str_task>
}
     3aa:	f107 0708 	add.w	r7, r7, #8
     3ae:	46bd      	mov	sp, r7
     3b0:	bd80      	pop	{r7, pc}
     3b2:	bf00      	nop
     3b4:	0000814c 	.word	0x0000814c

000003b8 <queue_str_task2>:

void queue_str_task2( void *pvParameters )
{
     3b8:	b580      	push	{r7, lr}
     3ba:	b082      	sub	sp, #8
     3bc:	af00      	add	r7, sp, #0
     3be:	6078      	str	r0, [r7, #4]
    queue_str_task("Hello 2\n", 50);
     3c0:	4804      	ldr	r0, [pc, #16]	; (3d4 <queue_str_task2+0x1c>)
     3c2:	f04f 0132 	mov.w	r1, #50	; 0x32
     3c6:	f7ff ffc3 	bl	350 <queue_str_task>
}
     3ca:	f107 0708 	add.w	r7, r7, #8
     3ce:	46bd      	mov	sp, r7
     3d0:	bd80      	pop	{r7, pc}
     3d2:	bf00      	nop
     3d4:	00008158 	.word	0x00008158

000003d8 <serial_readwrite_task>:

void serial_readwrite_task( void *pvParameters )
{
     3d8:	b580      	push	{r7, lr}
     3da:	b09e      	sub	sp, #120	; 0x78
     3dc:	af00      	add	r7, sp, #0
     3de:	6078      	str	r0, [r7, #4]
    char ch;
    int curr_char;
    int done;

    /* Prepare the response message to be queued. */
    strcpy(msg.str, "Got:");
     3e0:	f107 0308 	add.w	r3, r7, #8
     3e4:	4618      	mov	r0, r3
     3e6:	4926      	ldr	r1, [pc, #152]	; (480 <serial_readwrite_task+0xa8>)
     3e8:	f04f 0205 	mov.w	r2, #5
     3ec:	f007 fcee 	bl	7dcc <memcpy>

    while(1) {
        curr_char = 4;
     3f0:	f04f 0304 	mov.w	r3, #4
     3f4:	677b      	str	r3, [r7, #116]	; 0x74
        done = 0;
     3f6:	f04f 0300 	mov.w	r3, #0
     3fa:	673b      	str	r3, [r7, #112]	; 0x70
        do {
            /* Receive a byte from the RS232 port (this call will block). */
            ch = receive_byte_rtos();
     3fc:	f7ff ff5c 	bl	2b8 <receive_byte_rtos>
     400:	4603      	mov	r3, r0
     402:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

            /* If the byte is an end-of-line type character, then finish the
             * string and indicate we are done.
             */
            if((ch == '\r') || (ch == '\n')) {
     406:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
     40a:	2b0d      	cmp	r3, #13
     40c:	d003      	beq.n	416 <serial_readwrite_task+0x3e>
     40e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
     412:	2b0a      	cmp	r3, #10
     414:	d114      	bne.n	440 <serial_readwrite_task+0x68>
                msg.str[curr_char] = '\n';
     416:	f107 0208 	add.w	r2, r7, #8
     41a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     41c:	18d3      	adds	r3, r2, r3
     41e:	f04f 020a 	mov.w	r2, #10
     422:	701a      	strb	r2, [r3, #0]
                msg.str[curr_char+1] = '\0';
     424:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     426:	f103 0301 	add.w	r3, r3, #1
     42a:	f107 0278 	add.w	r2, r7, #120	; 0x78
     42e:	18d3      	adds	r3, r2, r3
     430:	f04f 0200 	mov.w	r2, #0
     434:	f803 2c70 	strb.w	r2, [r3, #-112]
                done = -1;
     438:	f04f 33ff 	mov.w	r3, #4294967295
     43c:	673b      	str	r3, [r7, #112]	; 0x70
     43e:	e00a      	b.n	456 <serial_readwrite_task+0x7e>
            /* Otherwise, add the character to the response string. */
            } else {
                msg.str[curr_char++] = ch;
     440:	f107 0208 	add.w	r2, r7, #8
     444:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     446:	18d3      	adds	r3, r2, r3
     448:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
     44c:	701a      	strb	r2, [r3, #0]
     44e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     450:	f103 0301 	add.w	r3, r3, #1
     454:	677b      	str	r3, [r7, #116]	; 0x74
            }
        } while(!done);
     456:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     458:	2b00      	cmp	r3, #0
     45a:	d0cf      	beq.n	3fc <serial_readwrite_task+0x24>

        /* Once we are done building the response string, queue the response to
         * be sent to the RS232 port.
         */
        while(!xQueueSendToBack(serial_str_queue, &msg, portMAX_DELAY));
     45c:	bf00      	nop
     45e:	4b09      	ldr	r3, [pc, #36]	; (484 <serial_readwrite_task+0xac>)
     460:	681a      	ldr	r2, [r3, #0]
     462:	f107 0308 	add.w	r3, r7, #8
     466:	4610      	mov	r0, r2
     468:	4619      	mov	r1, r3
     46a:	f04f 32ff 	mov.w	r2, #4294967295
     46e:	f04f 0300 	mov.w	r3, #0
     472:	f006 f827 	bl	64c4 <xQueueGenericSend>
     476:	4603      	mov	r3, r0
     478:	2b00      	cmp	r3, #0
     47a:	d0f0      	beq.n	45e <serial_readwrite_task+0x86>
    }
     47c:	e7b8      	b.n	3f0 <serial_readwrite_task+0x18>
     47e:	bf00      	nop
     480:	00008164 	.word	0x00008164
     484:	20004438 	.word	0x20004438

00000488 <main>:
}

int main(void)
{
     488:	b580      	push	{r7, lr}
     48a:	b084      	sub	sp, #16
     48c:	af04      	add	r7, sp, #16

    init_rs232();
     48e:	f000 fba5 	bl	bdc <init_rs232>
    enable_rs232_interrupts();
     492:	f000 fbf3 	bl	c7c <enable_rs232_interrupts>
    enable_rs232();
     496:	f000 fc17 	bl	cc8 <enable_rs232>

    /* Create the queue to hold messages to be written to the RS232. */
    serial_str_queue = xQueueCreate( 10, sizeof( serial_str_msg ) );
     49a:	f04f 000a 	mov.w	r0, #10
     49e:	f04f 0164 	mov.w	r1, #100	; 0x64
     4a2:	f04f 0200 	mov.w	r2, #0
     4a6:	f005 ff65 	bl	6374 <xQueueGenericCreate>
     4aa:	4602      	mov	r2, r0
     4ac:	4b40      	ldr	r3, [pc, #256]	; (5b0 <main+0x128>)
     4ae:	601a      	str	r2, [r3, #0]
    vSemaphoreCreateBinary(serial_tx_wait_sem);
     4b0:	f04f 0001 	mov.w	r0, #1
     4b4:	f04f 0100 	mov.w	r1, #0
     4b8:	f04f 0203 	mov.w	r2, #3
     4bc:	f005 ff5a 	bl	6374 <xQueueGenericCreate>
     4c0:	4602      	mov	r2, r0
     4c2:	4b3c      	ldr	r3, [pc, #240]	; (5b4 <main+0x12c>)
     4c4:	601a      	str	r2, [r3, #0]
     4c6:	4b3b      	ldr	r3, [pc, #236]	; (5b4 <main+0x12c>)
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	2b00      	cmp	r3, #0
     4cc:	d00a      	beq.n	4e4 <main+0x5c>
     4ce:	4b39      	ldr	r3, [pc, #228]	; (5b4 <main+0x12c>)
     4d0:	681b      	ldr	r3, [r3, #0]
     4d2:	4618      	mov	r0, r3
     4d4:	f04f 0100 	mov.w	r1, #0
     4d8:	f04f 0200 	mov.w	r2, #0
     4dc:	f04f 0300 	mov.w	r3, #0
     4e0:	f005 fff0 	bl	64c4 <xQueueGenericSend>
    serial_rx_queue = xQueueCreate( 1, sizeof( serial_ch_msg ) );
     4e4:	f04f 0001 	mov.w	r0, #1
     4e8:	f04f 0101 	mov.w	r1, #1
     4ec:	f04f 0200 	mov.w	r2, #0
     4f0:	f005 ff40 	bl	6374 <xQueueGenericCreate>
     4f4:	4602      	mov	r2, r0
     4f6:	4b30      	ldr	r3, [pc, #192]	; (5b8 <main+0x130>)
     4f8:	601a      	str	r2, [r3, #0]


    /* Create tasks to queue a string to be written to the RS232 port. */
    xTaskCreate( queue_str_task1, ( signed portCHAR * ) "Serial Write 1", 512 /* stack size */, NULL, tskIDLE_PRIORITY + 10, NULL );
     4fa:	4b30      	ldr	r3, [pc, #192]	; (5bc <main+0x134>)
     4fc:	f04f 020a 	mov.w	r2, #10
     500:	9200      	str	r2, [sp, #0]
     502:	f04f 0200 	mov.w	r2, #0
     506:	9201      	str	r2, [sp, #4]
     508:	f04f 0200 	mov.w	r2, #0
     50c:	9202      	str	r2, [sp, #8]
     50e:	f04f 0200 	mov.w	r2, #0
     512:	9203      	str	r2, [sp, #12]
     514:	482a      	ldr	r0, [pc, #168]	; (5c0 <main+0x138>)
     516:	4619      	mov	r1, r3
     518:	f44f 7200 	mov.w	r2, #512	; 0x200
     51c:	f04f 0300 	mov.w	r3, #0
     520:	f006 fb14 	bl	6b4c <xTaskGenericCreate>
    xTaskCreate( queue_str_task2, ( signed portCHAR * ) "Serial Write 2", 512 /* stack size */, NULL, tskIDLE_PRIORITY + 10, NULL );
     524:	4b27      	ldr	r3, [pc, #156]	; (5c4 <main+0x13c>)
     526:	f04f 020a 	mov.w	r2, #10
     52a:	9200      	str	r2, [sp, #0]
     52c:	f04f 0200 	mov.w	r2, #0
     530:	9201      	str	r2, [sp, #4]
     532:	f04f 0200 	mov.w	r2, #0
     536:	9202      	str	r2, [sp, #8]
     538:	f04f 0200 	mov.w	r2, #0
     53c:	9203      	str	r2, [sp, #12]
     53e:	4822      	ldr	r0, [pc, #136]	; (5c8 <main+0x140>)
     540:	4619      	mov	r1, r3
     542:	f44f 7200 	mov.w	r2, #512	; 0x200
     546:	f04f 0300 	mov.w	r3, #0
     54a:	f006 faff 	bl	6b4c <xTaskGenericCreate>

    /* Create a task to write messages from the queue to the RS232 port. */
    xTaskCreate(rs232_xmit_msg_task, ( signed portCHAR * ) "Serial Xmit Str", 512 /* stack size */, NULL, tskIDLE_PRIORITY + 2, NULL );
     54e:	4b1f      	ldr	r3, [pc, #124]	; (5cc <main+0x144>)
     550:	f04f 0202 	mov.w	r2, #2
     554:	9200      	str	r2, [sp, #0]
     556:	f04f 0200 	mov.w	r2, #0
     55a:	9201      	str	r2, [sp, #4]
     55c:	f04f 0200 	mov.w	r2, #0
     560:	9202      	str	r2, [sp, #8]
     562:	f04f 0200 	mov.w	r2, #0
     566:	9203      	str	r2, [sp, #12]
     568:	4819      	ldr	r0, [pc, #100]	; (5d0 <main+0x148>)
     56a:	4619      	mov	r1, r3
     56c:	f44f 7200 	mov.w	r2, #512	; 0x200
     570:	f04f 0300 	mov.w	r3, #0
     574:	f006 faea 	bl	6b4c <xTaskGenericCreate>

    /* Create a task to receive characters from the RS232 port and echo them back to the RS232 port. */
    xTaskCreate(serial_readwrite_task, ( signed portCHAR * ) "Serial Read/Write", 512 /* stack size */, NULL, tskIDLE_PRIORITY + 10, NULL );
     578:	4b16      	ldr	r3, [pc, #88]	; (5d4 <main+0x14c>)
     57a:	f04f 020a 	mov.w	r2, #10
     57e:	9200      	str	r2, [sp, #0]
     580:	f04f 0200 	mov.w	r2, #0
     584:	9201      	str	r2, [sp, #4]
     586:	f04f 0200 	mov.w	r2, #0
     58a:	9202      	str	r2, [sp, #8]
     58c:	f04f 0200 	mov.w	r2, #0
     590:	9203      	str	r2, [sp, #12]
     592:	4811      	ldr	r0, [pc, #68]	; (5d8 <main+0x150>)
     594:	4619      	mov	r1, r3
     596:	f44f 7200 	mov.w	r2, #512	; 0x200
     59a:	f04f 0300 	mov.w	r3, #0
     59e:	f006 fad5 	bl	6b4c <xTaskGenericCreate>

    /* Start running the tasks. */
    vTaskStartScheduler();
     5a2:	f006 fe1f 	bl	71e4 <vTaskStartScheduler>

    return 0;
     5a6:	f04f 0300 	mov.w	r3, #0
}
     5aa:	4618      	mov	r0, r3
     5ac:	46bd      	mov	sp, r7
     5ae:	bd80      	pop	{r7, pc}
     5b0:	20004438 	.word	0x20004438
     5b4:	2000443c 	.word	0x2000443c
     5b8:	20004440 	.word	0x20004440
     5bc:	0000816c 	.word	0x0000816c
     5c0:	00000399 	.word	0x00000399
     5c4:	0000817c 	.word	0x0000817c
     5c8:	000003b9 	.word	0x000003b9
     5cc:	0000818c 	.word	0x0000818c
     5d0:	000002f1 	.word	0x000002f1
     5d4:	0000819c 	.word	0x0000819c
     5d8:	000003d9 	.word	0x000003d9

000005dc <vApplicationTickHook>:

void vApplicationTickHook( void )
{
     5dc:	b480      	push	{r7}
     5de:	af00      	add	r7, sp, #0
}
     5e0:	46bd      	mov	sp, r7
     5e2:	bc80      	pop	{r7}
     5e4:	4770      	bx	lr
     5e6:	bf00      	nop

000005e8 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
     5e8:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
     5ec:	f3ef 8409 	mrs	r4, PSP
     5f0:	4620      	mov	r0, r4
     5f2:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     5f4:	4623      	mov	r3, r4
}
     5f6:	4618      	mov	r0, r3

000005f8 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
     5f8:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
     5fa:	f383 8809 	msr	PSP, r3
     5fe:	4770      	bx	lr

00000600 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
     600:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
     604:	f3ef 8408 	mrs	r4, MSP
     608:	4620      	mov	r0, r4
     60a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
     60c:	4623      	mov	r3, r4
}
     60e:	4618      	mov	r0, r3

00000610 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
     610:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
     612:	f383 8808 	msr	MSP, r3
     616:	4770      	bx	lr

00000618 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
     618:	b490      	push	{r4, r7}
     61a:	b082      	sub	sp, #8
     61c:	af00      	add	r7, sp, #0
  uint32_t result=0;
     61e:	f04f 0300 	mov.w	r3, #0
     622:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
     624:	f3ef 8412 	mrs	r4, BASEPRI_MAX
     628:	607c      	str	r4, [r7, #4]
  return(result);
     62a:	687b      	ldr	r3, [r7, #4]
}
     62c:	4618      	mov	r0, r3
     62e:	f107 0708 	add.w	r7, r7, #8
     632:	46bd      	mov	sp, r7
     634:	bc90      	pop	{r4, r7}
     636:	4770      	bx	lr

00000638 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
     638:	b480      	push	{r7}
     63a:	b083      	sub	sp, #12
     63c:	af00      	add	r7, sp, #0
     63e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
     640:	687b      	ldr	r3, [r7, #4]
     642:	f383 8811 	msr	BASEPRI, r3
}
     646:	f107 070c 	add.w	r7, r7, #12
     64a:	46bd      	mov	sp, r7
     64c:	bc80      	pop	{r7}
     64e:	4770      	bx	lr

00000650 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
     650:	b490      	push	{r4, r7}
     652:	b082      	sub	sp, #8
     654:	af00      	add	r7, sp, #0
  uint32_t result=0;
     656:	f04f 0300 	mov.w	r3, #0
     65a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     65c:	f3ef 8410 	mrs	r4, PRIMASK
     660:	607c      	str	r4, [r7, #4]
  return(result);
     662:	687b      	ldr	r3, [r7, #4]
}
     664:	4618      	mov	r0, r3
     666:	f107 0708 	add.w	r7, r7, #8
     66a:	46bd      	mov	sp, r7
     66c:	bc90      	pop	{r4, r7}
     66e:	4770      	bx	lr

00000670 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
     670:	b480      	push	{r7}
     672:	b083      	sub	sp, #12
     674:	af00      	add	r7, sp, #0
     676:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
     678:	687b      	ldr	r3, [r7, #4]
     67a:	f383 8810 	msr	PRIMASK, r3
}
     67e:	f107 070c 	add.w	r7, r7, #12
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
     688:	b490      	push	{r4, r7}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
  uint32_t result=0;
     68e:	f04f 0300 	mov.w	r3, #0
     692:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
     694:	f3ef 8413 	mrs	r4, FAULTMASK
     698:	607c      	str	r4, [r7, #4]
  return(result);
     69a:	687b      	ldr	r3, [r7, #4]
}
     69c:	4618      	mov	r0, r3
     69e:	f107 0708 	add.w	r7, r7, #8
     6a2:	46bd      	mov	sp, r7
     6a4:	bc90      	pop	{r4, r7}
     6a6:	4770      	bx	lr

000006a8 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
     6a8:	b480      	push	{r7}
     6aa:	b083      	sub	sp, #12
     6ac:	af00      	add	r7, sp, #0
     6ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
     6b0:	687b      	ldr	r3, [r7, #4]
     6b2:	f383 8813 	msr	FAULTMASK, r3
}
     6b6:	f107 070c 	add.w	r7, r7, #12
     6ba:	46bd      	mov	sp, r7
     6bc:	bc80      	pop	{r7}
     6be:	4770      	bx	lr

000006c0 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
     6c0:	b490      	push	{r4, r7}
     6c2:	b082      	sub	sp, #8
     6c4:	af00      	add	r7, sp, #0
  uint32_t result=0;
     6c6:	f04f 0300 	mov.w	r3, #0
     6ca:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
     6cc:	f3ef 8414 	mrs	r4, CONTROL
     6d0:	607c      	str	r4, [r7, #4]
  return(result);
     6d2:	687b      	ldr	r3, [r7, #4]
}
     6d4:	4618      	mov	r0, r3
     6d6:	f107 0708 	add.w	r7, r7, #8
     6da:	46bd      	mov	sp, r7
     6dc:	bc90      	pop	{r4, r7}
     6de:	4770      	bx	lr

000006e0 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
     6e0:	b480      	push	{r7}
     6e2:	b083      	sub	sp, #12
     6e4:	af00      	add	r7, sp, #0
     6e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
     6e8:	687b      	ldr	r3, [r7, #4]
     6ea:	f383 8814 	msr	CONTROL, r3
}
     6ee:	f107 070c 	add.w	r7, r7, #12
     6f2:	46bd      	mov	sp, r7
     6f4:	bc80      	pop	{r7}
     6f6:	4770      	bx	lr

000006f8 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
     6f8:	b490      	push	{r4, r7}
     6fa:	b084      	sub	sp, #16
     6fc:	af00      	add	r7, sp, #0
     6fe:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     700:	f04f 0300 	mov.w	r3, #0
     704:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
     706:	687b      	ldr	r3, [r7, #4]
     708:	ba1c      	rev	r4, r3
     70a:	60fc      	str	r4, [r7, #12]
  return(result);
     70c:	68fb      	ldr	r3, [r7, #12]
}
     70e:	4618      	mov	r0, r3
     710:	f107 0710 	add.w	r7, r7, #16
     714:	46bd      	mov	sp, r7
     716:	bc90      	pop	{r4, r7}
     718:	4770      	bx	lr
     71a:	bf00      	nop

0000071c <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
     71c:	b490      	push	{r4, r7}
     71e:	b084      	sub	sp, #16
     720:	af00      	add	r7, sp, #0
     722:	4603      	mov	r3, r0
     724:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     726:	f04f 0300 	mov.w	r3, #0
     72a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
     72c:	88fb      	ldrh	r3, [r7, #6]
     72e:	ba5c      	rev16	r4, r3
     730:	60fc      	str	r4, [r7, #12]
  return(result);
     732:	68fb      	ldr	r3, [r7, #12]
}
     734:	4618      	mov	r0, r3
     736:	f107 0710 	add.w	r7, r7, #16
     73a:	46bd      	mov	sp, r7
     73c:	bc90      	pop	{r4, r7}
     73e:	4770      	bx	lr

00000740 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
     740:	b490      	push	{r4, r7}
     742:	b084      	sub	sp, #16
     744:	af00      	add	r7, sp, #0
     746:	4603      	mov	r3, r0
     748:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
     74a:	f04f 0300 	mov.w	r3, #0
     74e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
     750:	88fb      	ldrh	r3, [r7, #6]
     752:	badc      	revsh	r4, r3
     754:	60fc      	str	r4, [r7, #12]
  return(result);
     756:	68fb      	ldr	r3, [r7, #12]
}
     758:	4618      	mov	r0, r3
     75a:	f107 0710 	add.w	r7, r7, #16
     75e:	46bd      	mov	sp, r7
     760:	bc90      	pop	{r4, r7}
     762:	4770      	bx	lr

00000764 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
     764:	b490      	push	{r4, r7}
     766:	b084      	sub	sp, #16
     768:	af00      	add	r7, sp, #0
     76a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
     76c:	f04f 0300 	mov.w	r3, #0
     770:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
     772:	687b      	ldr	r3, [r7, #4]
     774:	fa93 f4a3 	rbit	r4, r3
     778:	60fc      	str	r4, [r7, #12]
   return(result);
     77a:	68fb      	ldr	r3, [r7, #12]
}
     77c:	4618      	mov	r0, r3
     77e:	f107 0710 	add.w	r7, r7, #16
     782:	46bd      	mov	sp, r7
     784:	bc90      	pop	{r4, r7}
     786:	4770      	bx	lr

00000788 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
     788:	b490      	push	{r4, r7}
     78a:	b084      	sub	sp, #16
     78c:	af00      	add	r7, sp, #0
     78e:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
     790:	f04f 0300 	mov.w	r3, #0
     794:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
     796:	687b      	ldr	r3, [r7, #4]
     798:	e8d3 4f4f 	ldrexb	r4, [r3]
     79c:	73fc      	strb	r4, [r7, #15]
   return(result);
     79e:	7bfb      	ldrb	r3, [r7, #15]
}
     7a0:	4618      	mov	r0, r3
     7a2:	f107 0710 	add.w	r7, r7, #16
     7a6:	46bd      	mov	sp, r7
     7a8:	bc90      	pop	{r4, r7}
     7aa:	4770      	bx	lr

000007ac <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
     7ac:	b490      	push	{r4, r7}
     7ae:	b084      	sub	sp, #16
     7b0:	af00      	add	r7, sp, #0
     7b2:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
     7b4:	f04f 0300 	mov.w	r3, #0
     7b8:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
     7ba:	687b      	ldr	r3, [r7, #4]
     7bc:	e8d3 4f5f 	ldrexh	r4, [r3]
     7c0:	81fc      	strh	r4, [r7, #14]
   return(result);
     7c2:	89fb      	ldrh	r3, [r7, #14]
}
     7c4:	4618      	mov	r0, r3
     7c6:	f107 0710 	add.w	r7, r7, #16
     7ca:	46bd      	mov	sp, r7
     7cc:	bc90      	pop	{r4, r7}
     7ce:	4770      	bx	lr

000007d0 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
     7d0:	b490      	push	{r4, r7}
     7d2:	b084      	sub	sp, #16
     7d4:	af00      	add	r7, sp, #0
     7d6:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
     7d8:	f04f 0300 	mov.w	r3, #0
     7dc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     7de:	687b      	ldr	r3, [r7, #4]
     7e0:	e853 4f00 	ldrex	r4, [r3]
     7e4:	60fc      	str	r4, [r7, #12]
   return(result);
     7e6:	68fb      	ldr	r3, [r7, #12]
}
     7e8:	4618      	mov	r0, r3
     7ea:	f107 0710 	add.w	r7, r7, #16
     7ee:	46bd      	mov	sp, r7
     7f0:	bc90      	pop	{r4, r7}
     7f2:	4770      	bx	lr

000007f4 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
     7f4:	b490      	push	{r4, r7}
     7f6:	b084      	sub	sp, #16
     7f8:	af00      	add	r7, sp, #0
     7fa:	4603      	mov	r3, r0
     7fc:	6039      	str	r1, [r7, #0]
     7fe:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
     800:	f04f 0300 	mov.w	r3, #0
     804:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     806:	683b      	ldr	r3, [r7, #0]
     808:	79fa      	ldrb	r2, [r7, #7]
     80a:	e8c3 2f44 	strexb	r4, r2, [r3]
     80e:	60fc      	str	r4, [r7, #12]
   return(result);
     810:	68fb      	ldr	r3, [r7, #12]
}
     812:	4618      	mov	r0, r3
     814:	f107 0710 	add.w	r7, r7, #16
     818:	46bd      	mov	sp, r7
     81a:	bc90      	pop	{r4, r7}
     81c:	4770      	bx	lr
     81e:	bf00      	nop

00000820 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
     820:	b490      	push	{r4, r7}
     822:	b084      	sub	sp, #16
     824:	af00      	add	r7, sp, #0
     826:	4603      	mov	r3, r0
     828:	6039      	str	r1, [r7, #0]
     82a:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
     82c:	f04f 0300 	mov.w	r3, #0
     830:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     832:	683b      	ldr	r3, [r7, #0]
     834:	88fa      	ldrh	r2, [r7, #6]
     836:	e8c3 2f54 	strexh	r4, r2, [r3]
     83a:	60fc      	str	r4, [r7, #12]
   return(result);
     83c:	68fb      	ldr	r3, [r7, #12]
}
     83e:	4618      	mov	r0, r3
     840:	f107 0710 	add.w	r7, r7, #16
     844:	46bd      	mov	sp, r7
     846:	bc90      	pop	{r4, r7}
     848:	4770      	bx	lr
     84a:	bf00      	nop

0000084c <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
     84c:	b490      	push	{r4, r7}
     84e:	b084      	sub	sp, #16
     850:	af00      	add	r7, sp, #0
     852:	6078      	str	r0, [r7, #4]
     854:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
     856:	f04f 0300 	mov.w	r3, #0
     85a:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
     85c:	683b      	ldr	r3, [r7, #0]
     85e:	687a      	ldr	r2, [r7, #4]
     860:	e843 2400 	strex	r4, r2, [r3]
     864:	60fc      	str	r4, [r7, #12]
   return(result);
     866:	68fb      	ldr	r3, [r7, #12]
}
     868:	4618      	mov	r0, r3
     86a:	f107 0710 	add.w	r7, r7, #16
     86e:	46bd      	mov	sp, r7
     870:	bc90      	pop	{r4, r7}
     872:	4770      	bx	lr

00000874 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
     874:	b580      	push	{r7, lr}
     876:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
     878:	4b15      	ldr	r3, [pc, #84]	; (8d0 <SystemInit+0x5c>)
     87a:	4a15      	ldr	r2, [pc, #84]	; (8d0 <SystemInit+0x5c>)
     87c:	6812      	ldr	r2, [r2, #0]
     87e:	f042 0201 	orr.w	r2, r2, #1
     882:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
     884:	4a12      	ldr	r2, [pc, #72]	; (8d0 <SystemInit+0x5c>)
     886:	4b12      	ldr	r3, [pc, #72]	; (8d0 <SystemInit+0x5c>)
     888:	6859      	ldr	r1, [r3, #4]
     88a:	4b12      	ldr	r3, [pc, #72]	; (8d4 <SystemInit+0x60>)
     88c:	ea01 0303 	and.w	r3, r1, r3
     890:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
     892:	4a0f      	ldr	r2, [pc, #60]	; (8d0 <SystemInit+0x5c>)
     894:	4b0e      	ldr	r3, [pc, #56]	; (8d0 <SystemInit+0x5c>)
     896:	681b      	ldr	r3, [r3, #0]
     898:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
     89c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
     8a0:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
     8a2:	4b0b      	ldr	r3, [pc, #44]	; (8d0 <SystemInit+0x5c>)
     8a4:	4a0a      	ldr	r2, [pc, #40]	; (8d0 <SystemInit+0x5c>)
     8a6:	6812      	ldr	r2, [r2, #0]
     8a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
     8ac:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
     8ae:	4b08      	ldr	r3, [pc, #32]	; (8d0 <SystemInit+0x5c>)
     8b0:	4a07      	ldr	r2, [pc, #28]	; (8d0 <SystemInit+0x5c>)
     8b2:	6852      	ldr	r2, [r2, #4]
     8b4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
     8b8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
     8ba:	4b05      	ldr	r3, [pc, #20]	; (8d0 <SystemInit+0x5c>)
     8bc:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
     8c0:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
     8c2:	f000 f87d 	bl	9c0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
     8c6:	4b04      	ldr	r3, [pc, #16]	; (8d8 <SystemInit+0x64>)
     8c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
     8cc:	609a      	str	r2, [r3, #8]
#endif 
}
     8ce:	bd80      	pop	{r7, pc}
     8d0:	40021000 	.word	0x40021000
     8d4:	f8ff0000 	.word	0xf8ff0000
     8d8:	e000ed00 	.word	0xe000ed00

000008dc <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
     8dc:	b480      	push	{r7}
     8de:	b085      	sub	sp, #20
     8e0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
     8e2:	f04f 0300 	mov.w	r3, #0
     8e6:	60fb      	str	r3, [r7, #12]
     8e8:	f04f 0300 	mov.w	r3, #0
     8ec:	60bb      	str	r3, [r7, #8]
     8ee:	f04f 0300 	mov.w	r3, #0
     8f2:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
     8f4:	4b2d      	ldr	r3, [pc, #180]	; (9ac <SystemCoreClockUpdate+0xd0>)
     8f6:	685b      	ldr	r3, [r3, #4]
     8f8:	f003 030c 	and.w	r3, r3, #12
     8fc:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
     8fe:	68fb      	ldr	r3, [r7, #12]
     900:	2b04      	cmp	r3, #4
     902:	d007      	beq.n	914 <SystemCoreClockUpdate+0x38>
     904:	2b08      	cmp	r3, #8
     906:	d009      	beq.n	91c <SystemCoreClockUpdate+0x40>
     908:	2b00      	cmp	r3, #0
     90a:	d135      	bne.n	978 <SystemCoreClockUpdate+0x9c>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
     90c:	4b28      	ldr	r3, [pc, #160]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     90e:	4a29      	ldr	r2, [pc, #164]	; (9b4 <SystemCoreClockUpdate+0xd8>)
     910:	601a      	str	r2, [r3, #0]
      break;
     912:	e035      	b.n	980 <SystemCoreClockUpdate+0xa4>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
     914:	4b26      	ldr	r3, [pc, #152]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     916:	4a27      	ldr	r2, [pc, #156]	; (9b4 <SystemCoreClockUpdate+0xd8>)
     918:	601a      	str	r2, [r3, #0]
      break;
     91a:	e031      	b.n	980 <SystemCoreClockUpdate+0xa4>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
     91c:	4b23      	ldr	r3, [pc, #140]	; (9ac <SystemCoreClockUpdate+0xd0>)
     91e:	685b      	ldr	r3, [r3, #4]
     920:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
     924:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
     926:	4b21      	ldr	r3, [pc, #132]	; (9ac <SystemCoreClockUpdate+0xd0>)
     928:	685b      	ldr	r3, [r3, #4]
     92a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
     92e:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
     930:	68bb      	ldr	r3, [r7, #8]
     932:	ea4f 4393 	mov.w	r3, r3, lsr #18
     936:	f103 0302 	add.w	r3, r3, #2
     93a:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
     93c:	687b      	ldr	r3, [r7, #4]
     93e:	2b00      	cmp	r3, #0
     940:	d106      	bne.n	950 <SystemCoreClockUpdate+0x74>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
     942:	68bb      	ldr	r3, [r7, #8]
     944:	4a1c      	ldr	r2, [pc, #112]	; (9b8 <SystemCoreClockUpdate+0xdc>)
     946:	fb02 f203 	mul.w	r2, r2, r3
     94a:	4b19      	ldr	r3, [pc, #100]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     94c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
     94e:	e017      	b.n	980 <SystemCoreClockUpdate+0xa4>
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
     950:	4b16      	ldr	r3, [pc, #88]	; (9ac <SystemCoreClockUpdate+0xd0>)
     952:	685b      	ldr	r3, [r3, #4]
     954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     958:	2b00      	cmp	r3, #0
     95a:	d006      	beq.n	96a <SystemCoreClockUpdate+0x8e>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
     95c:	68bb      	ldr	r3, [r7, #8]
     95e:	4a16      	ldr	r2, [pc, #88]	; (9b8 <SystemCoreClockUpdate+0xdc>)
     960:	fb02 f203 	mul.w	r2, r2, r3
     964:	4b12      	ldr	r3, [pc, #72]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     966:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
     968:	e00a      	b.n	980 <SystemCoreClockUpdate+0xa4>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
     96a:	68bb      	ldr	r3, [r7, #8]
     96c:	4a11      	ldr	r2, [pc, #68]	; (9b4 <SystemCoreClockUpdate+0xd8>)
     96e:	fb02 f203 	mul.w	r2, r2, r3
     972:	4b0f      	ldr	r3, [pc, #60]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     974:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
     976:	e003      	b.n	980 <SystemCoreClockUpdate+0xa4>

    default:
      SystemCoreClock = HSI_VALUE;
     978:	4b0d      	ldr	r3, [pc, #52]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     97a:	4a0e      	ldr	r2, [pc, #56]	; (9b4 <SystemCoreClockUpdate+0xd8>)
     97c:	601a      	str	r2, [r3, #0]
      break;
     97e:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
     980:	4b0a      	ldr	r3, [pc, #40]	; (9ac <SystemCoreClockUpdate+0xd0>)
     982:	685b      	ldr	r3, [r3, #4]
     984:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
     988:	ea4f 1313 	mov.w	r3, r3, lsr #4
     98c:	4a0b      	ldr	r2, [pc, #44]	; (9bc <SystemCoreClockUpdate+0xe0>)
     98e:	5cd3      	ldrb	r3, [r2, r3]
     990:	b2db      	uxtb	r3, r3
     992:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
     994:	4b06      	ldr	r3, [pc, #24]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     996:	681a      	ldr	r2, [r3, #0]
     998:	68fb      	ldr	r3, [r7, #12]
     99a:	fa22 f203 	lsr.w	r2, r2, r3
     99e:	4b04      	ldr	r3, [pc, #16]	; (9b0 <SystemCoreClockUpdate+0xd4>)
     9a0:	601a      	str	r2, [r3, #0]
}
     9a2:	f107 0714 	add.w	r7, r7, #20
     9a6:	46bd      	mov	sp, r7
     9a8:	bc80      	pop	{r7}
     9aa:	4770      	bx	lr
     9ac:	40021000 	.word	0x40021000
     9b0:	20000000 	.word	0x20000000
     9b4:	007a1200 	.word	0x007a1200
     9b8:	003d0900 	.word	0x003d0900
     9bc:	20000004 	.word	0x20000004

000009c0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
     9c0:	b580      	push	{r7, lr}
     9c2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
     9c4:	f000 f802 	bl	9cc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
     9c8:	bd80      	pop	{r7, pc}
     9ca:	bf00      	nop

000009cc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
     9cc:	b480      	push	{r7}
     9ce:	b083      	sub	sp, #12
     9d0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
     9d2:	f04f 0300 	mov.w	r3, #0
     9d6:	607b      	str	r3, [r7, #4]
     9d8:	f04f 0300 	mov.w	r3, #0
     9dc:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
     9de:	4b3b      	ldr	r3, [pc, #236]	; (acc <SetSysClockTo72+0x100>)
     9e0:	4a3a      	ldr	r2, [pc, #232]	; (acc <SetSysClockTo72+0x100>)
     9e2:	6812      	ldr	r2, [r2, #0]
     9e4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     9e8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
     9ea:	4b38      	ldr	r3, [pc, #224]	; (acc <SetSysClockTo72+0x100>)
     9ec:	681b      	ldr	r3, [r3, #0]
     9ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     9f2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
     9f4:	687b      	ldr	r3, [r7, #4]
     9f6:	f103 0301 	add.w	r3, r3, #1
     9fa:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
     9fc:	683b      	ldr	r3, [r7, #0]
     9fe:	2b00      	cmp	r3, #0
     a00:	d103      	bne.n	a0a <SetSysClockTo72+0x3e>
     a02:	687b      	ldr	r3, [r7, #4]
     a04:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     a08:	d1ef      	bne.n	9ea <SetSysClockTo72+0x1e>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
     a0a:	4b30      	ldr	r3, [pc, #192]	; (acc <SetSysClockTo72+0x100>)
     a0c:	681b      	ldr	r3, [r3, #0]
     a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
     a12:	2b00      	cmp	r3, #0
     a14:	d003      	beq.n	a1e <SetSysClockTo72+0x52>
  {
    HSEStatus = (uint32_t)0x01;
     a16:	f04f 0301 	mov.w	r3, #1
     a1a:	603b      	str	r3, [r7, #0]
     a1c:	e002      	b.n	a24 <SetSysClockTo72+0x58>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
     a1e:	f04f 0300 	mov.w	r3, #0
     a22:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
     a24:	683b      	ldr	r3, [r7, #0]
     a26:	2b01      	cmp	r3, #1
     a28:	d14b      	bne.n	ac2 <SetSysClockTo72+0xf6>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
     a2a:	4b29      	ldr	r3, [pc, #164]	; (ad0 <SetSysClockTo72+0x104>)
     a2c:	4a28      	ldr	r2, [pc, #160]	; (ad0 <SetSysClockTo72+0x104>)
     a2e:	6812      	ldr	r2, [r2, #0]
     a30:	f042 0210 	orr.w	r2, r2, #16
     a34:	601a      	str	r2, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
     a36:	4b26      	ldr	r3, [pc, #152]	; (ad0 <SetSysClockTo72+0x104>)
     a38:	4a25      	ldr	r2, [pc, #148]	; (ad0 <SetSysClockTo72+0x104>)
     a3a:	6812      	ldr	r2, [r2, #0]
     a3c:	f022 0203 	bic.w	r2, r2, #3
     a40:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
     a42:	4b23      	ldr	r3, [pc, #140]	; (ad0 <SetSysClockTo72+0x104>)
     a44:	4a22      	ldr	r2, [pc, #136]	; (ad0 <SetSysClockTo72+0x104>)
     a46:	6812      	ldr	r2, [r2, #0]
     a48:	f042 0202 	orr.w	r2, r2, #2
     a4c:	601a      	str	r2, [r3, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
     a4e:	4b1f      	ldr	r3, [pc, #124]	; (acc <SetSysClockTo72+0x100>)
     a50:	4a1e      	ldr	r2, [pc, #120]	; (acc <SetSysClockTo72+0x100>)
     a52:	6852      	ldr	r2, [r2, #4]
     a54:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
     a56:	4b1d      	ldr	r3, [pc, #116]	; (acc <SetSysClockTo72+0x100>)
     a58:	4a1c      	ldr	r2, [pc, #112]	; (acc <SetSysClockTo72+0x100>)
     a5a:	6852      	ldr	r2, [r2, #4]
     a5c:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
     a5e:	4b1b      	ldr	r3, [pc, #108]	; (acc <SetSysClockTo72+0x100>)
     a60:	4a1a      	ldr	r2, [pc, #104]	; (acc <SetSysClockTo72+0x100>)
     a62:	6852      	ldr	r2, [r2, #4]
     a64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     a68:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
     a6a:	4b18      	ldr	r3, [pc, #96]	; (acc <SetSysClockTo72+0x100>)
     a6c:	4a17      	ldr	r2, [pc, #92]	; (acc <SetSysClockTo72+0x100>)
     a6e:	6852      	ldr	r2, [r2, #4]
     a70:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
     a74:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
     a76:	4b15      	ldr	r3, [pc, #84]	; (acc <SetSysClockTo72+0x100>)
     a78:	4a14      	ldr	r2, [pc, #80]	; (acc <SetSysClockTo72+0x100>)
     a7a:	6852      	ldr	r2, [r2, #4]
     a7c:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
     a80:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
     a82:	4b12      	ldr	r3, [pc, #72]	; (acc <SetSysClockTo72+0x100>)
     a84:	4a11      	ldr	r2, [pc, #68]	; (acc <SetSysClockTo72+0x100>)
     a86:	6812      	ldr	r2, [r2, #0]
     a88:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
     a8c:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
     a8e:	bf00      	nop
     a90:	4b0e      	ldr	r3, [pc, #56]	; (acc <SetSysClockTo72+0x100>)
     a92:	681b      	ldr	r3, [r3, #0]
     a94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
     a98:	2b00      	cmp	r3, #0
     a9a:	d0f9      	beq.n	a90 <SetSysClockTo72+0xc4>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
     a9c:	4b0b      	ldr	r3, [pc, #44]	; (acc <SetSysClockTo72+0x100>)
     a9e:	4a0b      	ldr	r2, [pc, #44]	; (acc <SetSysClockTo72+0x100>)
     aa0:	6852      	ldr	r2, [r2, #4]
     aa2:	f022 0203 	bic.w	r2, r2, #3
     aa6:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
     aa8:	4b08      	ldr	r3, [pc, #32]	; (acc <SetSysClockTo72+0x100>)
     aaa:	4a08      	ldr	r2, [pc, #32]	; (acc <SetSysClockTo72+0x100>)
     aac:	6852      	ldr	r2, [r2, #4]
     aae:	f042 0202 	orr.w	r2, r2, #2
     ab2:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
     ab4:	bf00      	nop
     ab6:	4b05      	ldr	r3, [pc, #20]	; (acc <SetSysClockTo72+0x100>)
     ab8:	685b      	ldr	r3, [r3, #4]
     aba:	f003 030c 	and.w	r3, r3, #12
     abe:	2b08      	cmp	r3, #8
     ac0:	d1f9      	bne.n	ab6 <SetSysClockTo72+0xea>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
     ac2:	f107 070c 	add.w	r7, r7, #12
     ac6:	46bd      	mov	sp, r7
     ac8:	bc80      	pop	{r7}
     aca:	4770      	bx	lr
     acc:	40021000 	.word	0x40021000
     ad0:	40022000 	.word	0x40022000
     ad4:	000081bc 	.word	0x000081bc
     ad8:	20000000 	.word	0x20000000
     adc:	20000030 	.word	0x20000030
     ae0:	20000030 	.word	0x20000030
     ae4:	200045c8 	.word	0x200045c8

00000ae8 <init_led>:
#include "stm32f10x_exti.h"
#include "stm32f10x_adc.h"
#include "misc.h"

void init_led(void)
{
     ae8:	b580      	push	{r7, lr}
     aea:	b082      	sub	sp, #8
     aec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO C clock. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
     aee:	f04f 0010 	mov.w	r0, #16
     af2:	f04f 0101 	mov.w	r1, #1
     af6:	f000 fc97 	bl	1428 <RCC_APB2PeriphClockCmd>

    /* Set the LED pin state such that the LED is off.  The LED is connected
     * between power and the microcontroller pin, which makes it turn on when
     * the pin is low.
     */
    GPIO_WriteBit(GPIOC,GPIO_Pin_12,Bit_SET);
     afa:	480d      	ldr	r0, [pc, #52]	; (b30 <init_led+0x48>)
     afc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     b00:	f04f 0201 	mov.w	r2, #1
     b04:	f000 ffce 	bl	1aa4 <GPIO_WriteBit>

    /* Configure the LED pin as push-pull output. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_12;
     b08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     b0c:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
     b0e:	f04f 0310 	mov.w	r3, #16
     b12:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     b14:	f04f 0303 	mov.w	r3, #3
     b18:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
     b1a:	f107 0304 	add.w	r3, r7, #4
     b1e:	4804      	ldr	r0, [pc, #16]	; (b30 <init_led+0x48>)
     b20:	4619      	mov	r1, r3
     b22:	f000 fe55 	bl	17d0 <GPIO_Init>
}
     b26:	f107 0708 	add.w	r7, r7, #8
     b2a:	46bd      	mov	sp, r7
     b2c:	bd80      	pop	{r7, pc}
     b2e:	bf00      	nop
     b30:	40011000 	.word	0x40011000

00000b34 <init_button>:

void init_button(void)
{
     b34:	b580      	push	{r7, lr}
     b36:	b082      	sub	sp, #8
     b38:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable GPIO A clock */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
     b3a:	f04f 0004 	mov.w	r0, #4
     b3e:	f04f 0101 	mov.w	r1, #1
     b42:	f000 fc71 	bl	1428 <RCC_APB2PeriphClockCmd>

    /* Configure the button pin as a floating input. */
    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0;
     b46:	f04f 0301 	mov.w	r3, #1
     b4a:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     b4c:	f04f 0304 	mov.w	r3, #4
     b50:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     b52:	f04f 0303 	mov.w	r3, #3
     b56:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
     b58:	f107 0304 	add.w	r3, r7, #4
     b5c:	4803      	ldr	r0, [pc, #12]	; (b6c <init_button+0x38>)
     b5e:	4619      	mov	r1, r3
     b60:	f000 fe36 	bl	17d0 <GPIO_Init>
}
     b64:	f107 0708 	add.w	r7, r7, #8
     b68:	46bd      	mov	sp, r7
     b6a:	bd80      	pop	{r7, pc}
     b6c:	40011000 	.word	0x40011000

00000b70 <enable_button_interrupts>:

void enable_button_interrupts(void)
{
     b70:	b580      	push	{r7, lr}
     b72:	b084      	sub	sp, #16
     b74:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable the AFIO clock.  GPIO_EXTILineConfig sets registers in
     * the AFIO.
     */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
     b76:	f04f 0001 	mov.w	r0, #1
     b7a:	f04f 0101 	mov.w	r1, #1
     b7e:	f000 fc53 	bl	1428 <RCC_APB2PeriphClockCmd>

    /* Connect EXTI Line 0 to the button GPIO Pin */
    GPIO_EXTILineConfig(GPIO_PortSourceGPIOA, GPIO_PinSource0);
     b82:	f04f 0000 	mov.w	r0, #0
     b86:	f04f 0100 	mov.w	r1, #0
     b8a:	f001 f88f 	bl	1cac <GPIO_EXTILineConfig>

    /* Configure the EXTI line to generate an interrupt when the button is
     * pressed.  The button pin is high when pressed, so it needs to trigger
     * when rising from low to high. */
    EXTI_InitStructure.EXTI_Line = EXTI_Line0;
     b8e:	f04f 0301 	mov.w	r3, #1
     b92:	60bb      	str	r3, [r7, #8]
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
     b94:	f04f 0300 	mov.w	r3, #0
     b98:	733b      	strb	r3, [r7, #12]
    EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
     b9a:	f04f 0308 	mov.w	r3, #8
     b9e:	737b      	strb	r3, [r7, #13]
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;
     ba0:	f04f 0301 	mov.w	r3, #1
     ba4:	73bb      	strb	r3, [r7, #14]
    EXTI_Init(&EXTI_InitStructure);
     ba6:	f107 0308 	add.w	r3, r7, #8
     baa:	4618      	mov	r0, r3
     bac:	f001 fde0 	bl	2770 <EXTI_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
     bb0:	f04f 0306 	mov.w	r3, #6
     bb4:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
     bb6:	f04f 030f 	mov.w	r3, #15
     bba:	717b      	strb	r3, [r7, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
     bbc:	f04f 030f 	mov.w	r3, #15
     bc0:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     bc2:	f04f 0301 	mov.w	r3, #1
     bc6:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     bc8:	f107 0304 	add.w	r3, r7, #4
     bcc:	4618      	mov	r0, r3
     bce:	f004 ffb1 	bl	5b34 <NVIC_Init>
}
     bd2:	f107 0710 	add.w	r7, r7, #16
     bd6:	46bd      	mov	sp, r7
     bd8:	bd80      	pop	{r7, pc}
     bda:	bf00      	nop

00000bdc <init_rs232>:

void init_rs232(void)
{
     bdc:	b580      	push	{r7, lr}
     bde:	b086      	sub	sp, #24
     be0:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART_InitStructure;
    GPIO_InitTypeDef GPIO_InitStructure;

    /* Enable peripheral clocks. */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
     be2:	f04f 0005 	mov.w	r0, #5
     be6:	f04f 0101 	mov.w	r1, #1
     bea:	f000 fc1d 	bl	1428 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
     bee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
     bf2:	f04f 0101 	mov.w	r1, #1
     bf6:	f000 fc39 	bl	146c <RCC_APB1PeriphClockCmd>

    /* Configure USART2 Rx pin as floating input. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
     bfa:	f04f 0308 	mov.w	r3, #8
     bfe:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
     c00:	f04f 0304 	mov.w	r3, #4
     c04:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     c06:	f107 0304 	add.w	r3, r7, #4
     c0a:	481a      	ldr	r0, [pc, #104]	; (c74 <init_rs232+0x98>)
     c0c:	4619      	mov	r1, r3
     c0e:	f000 fddf 	bl	17d0 <GPIO_Init>

    /* Configure USART2 Tx as alternate function push-pull. */
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
     c12:	f04f 0304 	mov.w	r3, #4
     c16:	80bb      	strh	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
     c18:	f04f 0303 	mov.w	r3, #3
     c1c:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
     c1e:	f04f 0318 	mov.w	r3, #24
     c22:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
     c24:	f107 0304 	add.w	r3, r7, #4
     c28:	4812      	ldr	r0, [pc, #72]	; (c74 <init_rs232+0x98>)
     c2a:	4619      	mov	r1, r3
     c2c:	f000 fdd0 	bl	17d0 <GPIO_Init>

    /* Configure the USART2 */
    USART_InitStructure.USART_BaudRate = 9600;
     c30:	f44f 5316 	mov.w	r3, #9600	; 0x2580
     c34:	60bb      	str	r3, [r7, #8]
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
     c36:	f04f 0300 	mov.w	r3, #0
     c3a:	81bb      	strh	r3, [r7, #12]
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
     c3c:	f04f 0300 	mov.w	r3, #0
     c40:	81fb      	strh	r3, [r7, #14]
    USART_InitStructure.USART_Parity = USART_Parity_No;
     c42:	f04f 0300 	mov.w	r3, #0
     c46:	823b      	strh	r3, [r7, #16]
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
     c48:	f04f 0300 	mov.w	r3, #0
     c4c:	82bb      	strh	r3, [r7, #20]
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
     c4e:	f04f 030c 	mov.w	r3, #12
     c52:	827b      	strh	r3, [r7, #18]
    USART_Init(USART2, &USART_InitStructure);
     c54:	f107 0308 	add.w	r3, r7, #8
     c58:	4807      	ldr	r0, [pc, #28]	; (c78 <init_rs232+0x9c>)
     c5a:	4619      	mov	r1, r3
     c5c:	f001 f8e8 	bl	1e30 <USART_Init>
    USART_Cmd(USART2, ENABLE);
     c60:	4805      	ldr	r0, [pc, #20]	; (c78 <init_rs232+0x9c>)
     c62:	f04f 0101 	mov.w	r1, #1
     c66:	f001 fa27 	bl	20b8 <USART_Cmd>
}
     c6a:	f107 0718 	add.w	r7, r7, #24
     c6e:	46bd      	mov	sp, r7
     c70:	bd80      	pop	{r7, pc}
     c72:	bf00      	nop
     c74:	40010800 	.word	0x40010800
     c78:	40004400 	.word	0x40004400

00000c7c <enable_rs232_interrupts>:

void enable_rs232_interrupts(void)
{
     c7c:	b580      	push	{r7, lr}
     c7e:	b082      	sub	sp, #8
     c80:	af00      	add	r7, sp, #0
    NVIC_InitTypeDef NVIC_InitStructure;

    /* Enable transmit and receive interrupts for the USART2. */
    USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
     c82:	4810      	ldr	r0, [pc, #64]	; (cc4 <enable_rs232_interrupts+0x48>)
     c84:	f240 7127 	movw	r1, #1831	; 0x727
     c88:	f04f 0200 	mov.w	r2, #0
     c8c:	f001 fa34 	bl	20f8 <USART_ITConfig>
    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
     c90:	480c      	ldr	r0, [pc, #48]	; (cc4 <enable_rs232_interrupts+0x48>)
     c92:	f240 5125 	movw	r1, #1317	; 0x525
     c96:	f04f 0201 	mov.w	r2, #1
     c9a:	f001 fa2d 	bl	20f8 <USART_ITConfig>

    /* Enable the USART2 IRQ in the NVIC module (so that the USART2 interrupt
     * handler is enabled). */
    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
     c9e:	f04f 0326 	mov.w	r3, #38	; 0x26
     ca2:	713b      	strb	r3, [r7, #4]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
     ca4:	f04f 0300 	mov.w	r3, #0
     ca8:	71bb      	strb	r3, [r7, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
     caa:	f04f 0301 	mov.w	r3, #1
     cae:	71fb      	strb	r3, [r7, #7]
    NVIC_Init(&NVIC_InitStructure);
     cb0:	f107 0304 	add.w	r3, r7, #4
     cb4:	4618      	mov	r0, r3
     cb6:	f004 ff3d 	bl	5b34 <NVIC_Init>
}
     cba:	f107 0708 	add.w	r7, r7, #8
     cbe:	46bd      	mov	sp, r7
     cc0:	bd80      	pop	{r7, pc}
     cc2:	bf00      	nop
     cc4:	40004400 	.word	0x40004400

00000cc8 <enable_rs232>:

void enable_rs232(void)
{
     cc8:	b580      	push	{r7, lr}
     cca:	af00      	add	r7, sp, #0
    /* Enable the RS232 port. */
    USART_Cmd(USART2, ENABLE);
     ccc:	4802      	ldr	r0, [pc, #8]	; (cd8 <enable_rs232+0x10>)
     cce:	f04f 0101 	mov.w	r1, #1
     cd2:	f001 f9f1 	bl	20b8 <USART_Cmd>
}
     cd6:	bd80      	pop	{r7, pc}
     cd8:	40004400 	.word	0x40004400

00000cdc <rs232_print_str>:

void rs232_print_str(const char *str)
{
     cdc:	b580      	push	{r7, lr}
     cde:	b084      	sub	sp, #16
     ce0:	af00      	add	r7, sp, #0
     ce2:	6078      	str	r0, [r7, #4]
    const char *curr_char = str;
     ce4:	687b      	ldr	r3, [r7, #4]
     ce6:	60fb      	str	r3, [r7, #12]

    while(*curr_char != '\0') {
     ce8:	e012      	b.n	d10 <rs232_print_str+0x34>
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     cea:	bf00      	nop
     cec:	480c      	ldr	r0, [pc, #48]	; (d20 <rs232_print_str+0x44>)
     cee:	f04f 0180 	mov.w	r1, #128	; 0x80
     cf2:	f001 fc67 	bl	25c4 <USART_GetFlagStatus>
     cf6:	4603      	mov	r3, r0
     cf8:	2b00      	cmp	r3, #0
     cfa:	d0f7      	beq.n	cec <rs232_print_str+0x10>
        USART_SendData(USART2, *curr_char);
     cfc:	68fb      	ldr	r3, [r7, #12]
     cfe:	781b      	ldrb	r3, [r3, #0]
     d00:	4807      	ldr	r0, [pc, #28]	; (d20 <rs232_print_str+0x44>)
     d02:	4619      	mov	r1, r3
     d04:	f001 fb08 	bl	2318 <USART_SendData>
        curr_char++;
     d08:	68fb      	ldr	r3, [r7, #12]
     d0a:	f103 0301 	add.w	r3, r3, #1
     d0e:	60fb      	str	r3, [r7, #12]

void rs232_print_str(const char *str)
{
    const char *curr_char = str;

    while(*curr_char != '\0') {
     d10:	68fb      	ldr	r3, [r7, #12]
     d12:	781b      	ldrb	r3, [r3, #0]
     d14:	2b00      	cmp	r3, #0
     d16:	d1e8      	bne.n	cea <rs232_print_str+0xe>
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
        USART_SendData(USART2, *curr_char);
        curr_char++;
    }
}
     d18:	f107 0710 	add.w	r7, r7, #16
     d1c:	46bd      	mov	sp, r7
     d1e:	bd80      	pop	{r7, pc}
     d20:	40004400 	.word	0x40004400

00000d24 <hex_to_char>:

/* Functions for sending numbers through the UART */
char hex_to_char(unsigned hex_number)
{
     d24:	b480      	push	{r7}
     d26:	b083      	sub	sp, #12
     d28:	af00      	add	r7, sp, #0
     d2a:	6078      	str	r0, [r7, #4]
    if(hex_number < 0xA) {
     d2c:	687b      	ldr	r3, [r7, #4]
     d2e:	2b09      	cmp	r3, #9
     d30:	d805      	bhi.n	d3e <hex_to_char+0x1a>
        return hex_number + '0';
     d32:	687b      	ldr	r3, [r7, #4]
     d34:	b2db      	uxtb	r3, r3
     d36:	f103 0330 	add.w	r3, r3, #48	; 0x30
     d3a:	b2db      	uxtb	r3, r3
     d3c:	e004      	b.n	d48 <hex_to_char+0x24>
    } else {
        return hex_number - 0xA + 'A';
     d3e:	687b      	ldr	r3, [r7, #4]
     d40:	b2db      	uxtb	r3, r3
     d42:	f103 0337 	add.w	r3, r3, #55	; 0x37
     d46:	b2db      	uxtb	r3, r3
    }
}
     d48:	4618      	mov	r0, r3
     d4a:	f107 070c 	add.w	r7, r7, #12
     d4e:	46bd      	mov	sp, r7
     d50:	bc80      	pop	{r7}
     d52:	4770      	bx	lr

00000d54 <send_byte>:

void send_byte(uint8_t b)
{
     d54:	b580      	push	{r7, lr}
     d56:	b082      	sub	sp, #8
     d58:	af00      	add	r7, sp, #0
     d5a:	4603      	mov	r3, r0
     d5c:	71fb      	strb	r3, [r7, #7]
    /* Wait until the RS232 port can receive another byte. */
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     d5e:	bf00      	nop
     d60:	480b      	ldr	r0, [pc, #44]	; (d90 <send_byte+0x3c>)
     d62:	f04f 0180 	mov.w	r1, #128	; 0x80
     d66:	f001 fc2d 	bl	25c4 <USART_GetFlagStatus>
     d6a:	4603      	mov	r3, r0
     d6c:	2b00      	cmp	r3, #0
     d6e:	d0f7      	beq.n	d60 <send_byte+0xc>

    /* Toggle the LED just to show that progress is being made. */
    GPIOC->ODR ^= 0x00001000;
     d70:	4b08      	ldr	r3, [pc, #32]	; (d94 <send_byte+0x40>)
     d72:	4a08      	ldr	r2, [pc, #32]	; (d94 <send_byte+0x40>)
     d74:	68d2      	ldr	r2, [r2, #12]
     d76:	f482 5280 	eor.w	r2, r2, #4096	; 0x1000
     d7a:	60da      	str	r2, [r3, #12]

    /* Send the byte */
    USART_SendData(USART2, b);
     d7c:	79fb      	ldrb	r3, [r7, #7]
     d7e:	b29b      	uxth	r3, r3
     d80:	4803      	ldr	r0, [pc, #12]	; (d90 <send_byte+0x3c>)
     d82:	4619      	mov	r1, r3
     d84:	f001 fac8 	bl	2318 <USART_SendData>
}
     d88:	f107 0708 	add.w	r7, r7, #8
     d8c:	46bd      	mov	sp, r7
     d8e:	bd80      	pop	{r7, pc}
     d90:	40004400 	.word	0x40004400
     d94:	40011000 	.word	0x40011000

00000d98 <send_number>:

void send_number(unsigned long sample, int radix)
{
     d98:	b580      	push	{r7, lr}
     d9a:	b09e      	sub	sp, #120	; 0x78
     d9c:	af00      	add	r7, sp, #0
     d9e:	6078      	str	r0, [r7, #4]
     da0:	6039      	str	r1, [r7, #0]
    int digit;
    unsigned long  mod;
    char str[100];

    digit = 0;
     da2:	f04f 0300 	mov.w	r3, #0
     da6:	677b      	str	r3, [r7, #116]	; 0x74
    do {
        mod = sample % radix;
     da8:	683a      	ldr	r2, [r7, #0]
     daa:	687b      	ldr	r3, [r7, #4]
     dac:	fbb3 f1f2 	udiv	r1, r3, r2
     db0:	fb02 f201 	mul.w	r2, r2, r1
     db4:	1a9b      	subs	r3, r3, r2
     db6:	673b      	str	r3, [r7, #112]	; 0x70
        str[digit] = hex_to_char(mod);
     db8:	6f38      	ldr	r0, [r7, #112]	; 0x70
     dba:	f7ff ffb3 	bl	d24 <hex_to_char>
     dbe:	4603      	mov	r3, r0
     dc0:	461a      	mov	r2, r3
     dc2:	f107 010c 	add.w	r1, r7, #12
     dc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     dc8:	18cb      	adds	r3, r1, r3
     dca:	701a      	strb	r2, [r3, #0]
        sample /= radix;
     dcc:	683b      	ldr	r3, [r7, #0]
     dce:	687a      	ldr	r2, [r7, #4]
     dd0:	fbb2 f3f3 	udiv	r3, r2, r3
     dd4:	607b      	str	r3, [r7, #4]
        digit++;
     dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     dd8:	f103 0301 	add.w	r3, r3, #1
     ddc:	677b      	str	r3, [r7, #116]	; 0x74
    } while(sample != 0);
     dde:	687b      	ldr	r3, [r7, #4]
     de0:	2b00      	cmp	r3, #0
     de2:	d1e1      	bne.n	da8 <send_number+0x10>

    while(digit != 0) {
     de4:	e015      	b.n	e12 <send_number+0x7a>
        digit--;
     de6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     de8:	f103 33ff 	add.w	r3, r3, #4294967295
     dec:	677b      	str	r3, [r7, #116]	; 0x74
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
     dee:	bf00      	nop
     df0:	480b      	ldr	r0, [pc, #44]	; (e20 <send_number+0x88>)
     df2:	f04f 0180 	mov.w	r1, #128	; 0x80
     df6:	f001 fbe5 	bl	25c4 <USART_GetFlagStatus>
     dfa:	4603      	mov	r3, r0
     dfc:	2b00      	cmp	r3, #0
     dfe:	d0f7      	beq.n	df0 <send_number+0x58>
        USART_SendData(USART2, str[digit]);
     e00:	f107 020c 	add.w	r2, r7, #12
     e04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     e06:	18d3      	adds	r3, r2, r3
     e08:	781b      	ldrb	r3, [r3, #0]
     e0a:	4805      	ldr	r0, [pc, #20]	; (e20 <send_number+0x88>)
     e0c:	4619      	mov	r1, r3
     e0e:	f001 fa83 	bl	2318 <USART_SendData>
        str[digit] = hex_to_char(mod);
        sample /= radix;
        digit++;
    } while(sample != 0);

    while(digit != 0) {
     e12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     e14:	2b00      	cmp	r3, #0
     e16:	d1e6      	bne.n	de6 <send_number+0x4e>
        digit--;
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
        USART_SendData(USART2, str[digit]);
    }
}
     e18:	f107 0778 	add.w	r7, r7, #120	; 0x78
     e1c:	46bd      	mov	sp, r7
     e1e:	bd80      	pop	{r7, pc}
     e20:	40004400 	.word	0x40004400

00000e24 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
     e24:	b480      	push	{r7}
     e26:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
     e28:	4b13      	ldr	r3, [pc, #76]	; (e78 <RCC_DeInit+0x54>)
     e2a:	4a13      	ldr	r2, [pc, #76]	; (e78 <RCC_DeInit+0x54>)
     e2c:	6812      	ldr	r2, [r2, #0]
     e2e:	f042 0201 	orr.w	r2, r2, #1
     e32:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
     e34:	4a10      	ldr	r2, [pc, #64]	; (e78 <RCC_DeInit+0x54>)
     e36:	4b10      	ldr	r3, [pc, #64]	; (e78 <RCC_DeInit+0x54>)
     e38:	6859      	ldr	r1, [r3, #4]
     e3a:	4b10      	ldr	r3, [pc, #64]	; (e7c <RCC_DeInit+0x58>)
     e3c:	ea01 0303 	and.w	r3, r1, r3
     e40:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
     e42:	4a0d      	ldr	r2, [pc, #52]	; (e78 <RCC_DeInit+0x54>)
     e44:	4b0c      	ldr	r3, [pc, #48]	; (e78 <RCC_DeInit+0x54>)
     e46:	681b      	ldr	r3, [r3, #0]
     e48:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
     e4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
     e50:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
     e52:	4b09      	ldr	r3, [pc, #36]	; (e78 <RCC_DeInit+0x54>)
     e54:	4a08      	ldr	r2, [pc, #32]	; (e78 <RCC_DeInit+0x54>)
     e56:	6812      	ldr	r2, [r2, #0]
     e58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
     e5c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
     e5e:	4b06      	ldr	r3, [pc, #24]	; (e78 <RCC_DeInit+0x54>)
     e60:	4a05      	ldr	r2, [pc, #20]	; (e78 <RCC_DeInit+0x54>)
     e62:	6852      	ldr	r2, [r2, #4]
     e64:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
     e68:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
     e6a:	4b03      	ldr	r3, [pc, #12]	; (e78 <RCC_DeInit+0x54>)
     e6c:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
     e70:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
     e72:	46bd      	mov	sp, r7
     e74:	bc80      	pop	{r7}
     e76:	4770      	bx	lr
     e78:	40021000 	.word	0x40021000
     e7c:	f8ff0000 	.word	0xf8ff0000

00000e80 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
     e80:	b480      	push	{r7}
     e82:	b083      	sub	sp, #12
     e84:	af00      	add	r7, sp, #0
     e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
     e88:	4b13      	ldr	r3, [pc, #76]	; (ed8 <RCC_HSEConfig+0x58>)
     e8a:	4a13      	ldr	r2, [pc, #76]	; (ed8 <RCC_HSEConfig+0x58>)
     e8c:	6812      	ldr	r2, [r2, #0]
     e8e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
     e92:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
     e94:	4b10      	ldr	r3, [pc, #64]	; (ed8 <RCC_HSEConfig+0x58>)
     e96:	4a10      	ldr	r2, [pc, #64]	; (ed8 <RCC_HSEConfig+0x58>)
     e98:	6812      	ldr	r2, [r2, #0]
     e9a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
     e9e:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
     ea0:	687b      	ldr	r3, [r7, #4]
     ea2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
     ea6:	d003      	beq.n	eb0 <RCC_HSEConfig+0x30>
     ea8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
     eac:	d007      	beq.n	ebe <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
     eae:	e00d      	b.n	ecc <RCC_HSEConfig+0x4c>
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
     eb0:	4b09      	ldr	r3, [pc, #36]	; (ed8 <RCC_HSEConfig+0x58>)
     eb2:	4a09      	ldr	r2, [pc, #36]	; (ed8 <RCC_HSEConfig+0x58>)
     eb4:	6812      	ldr	r2, [r2, #0]
     eb6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     eba:	601a      	str	r2, [r3, #0]
      break;
     ebc:	e006      	b.n	ecc <RCC_HSEConfig+0x4c>
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
     ebe:	4b06      	ldr	r3, [pc, #24]	; (ed8 <RCC_HSEConfig+0x58>)
     ec0:	4a05      	ldr	r2, [pc, #20]	; (ed8 <RCC_HSEConfig+0x58>)
     ec2:	6812      	ldr	r2, [r2, #0]
     ec4:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
     ec8:	601a      	str	r2, [r3, #0]
      break;
     eca:	bf00      	nop
      
    default:
      break;
  }
}
     ecc:	f107 070c 	add.w	r7, r7, #12
     ed0:	46bd      	mov	sp, r7
     ed2:	bc80      	pop	{r7}
     ed4:	4770      	bx	lr
     ed6:	bf00      	nop
     ed8:	40021000 	.word	0x40021000

00000edc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
     edc:	b580      	push	{r7, lr}
     ede:	b082      	sub	sp, #8
     ee0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
     ee2:	f04f 0300 	mov.w	r3, #0
     ee6:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
     ee8:	f04f 0300 	mov.w	r3, #0
     eec:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
     eee:	f04f 0300 	mov.w	r3, #0
     ef2:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
     ef4:	f04f 0031 	mov.w	r0, #49	; 0x31
     ef8:	f000 fb4e 	bl	1598 <RCC_GetFlagStatus>
     efc:	4603      	mov	r3, r0
     efe:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
     f00:	683b      	ldr	r3, [r7, #0]
     f02:	f103 0301 	add.w	r3, r3, #1
     f06:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
     f08:	683b      	ldr	r3, [r7, #0]
     f0a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     f0e:	d002      	beq.n	f16 <RCC_WaitForHSEStartUp+0x3a>
     f10:	79bb      	ldrb	r3, [r7, #6]
     f12:	2b00      	cmp	r3, #0
     f14:	d0ee      	beq.n	ef4 <RCC_WaitForHSEStartUp+0x18>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
     f16:	f04f 0031 	mov.w	r0, #49	; 0x31
     f1a:	f000 fb3d 	bl	1598 <RCC_GetFlagStatus>
     f1e:	4603      	mov	r3, r0
     f20:	2b00      	cmp	r3, #0
     f22:	d003      	beq.n	f2c <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
     f24:	f04f 0301 	mov.w	r3, #1
     f28:	71fb      	strb	r3, [r7, #7]
     f2a:	e002      	b.n	f32 <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
     f2c:	f04f 0300 	mov.w	r3, #0
     f30:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
     f32:	79fb      	ldrb	r3, [r7, #7]
}
     f34:	4618      	mov	r0, r3
     f36:	f107 0708 	add.w	r7, r7, #8
     f3a:	46bd      	mov	sp, r7
     f3c:	bd80      	pop	{r7, pc}
     f3e:	bf00      	nop

00000f40 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
     f40:	b480      	push	{r7}
     f42:	b085      	sub	sp, #20
     f44:	af00      	add	r7, sp, #0
     f46:	4603      	mov	r3, r0
     f48:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
     f4a:	f04f 0300 	mov.w	r3, #0
     f4e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
     f50:	4b0a      	ldr	r3, [pc, #40]	; (f7c <RCC_AdjustHSICalibrationValue+0x3c>)
     f52:	681b      	ldr	r3, [r3, #0]
     f54:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
     f56:	68fb      	ldr	r3, [r7, #12]
     f58:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
     f5c:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
     f5e:	79fb      	ldrb	r3, [r7, #7]
     f60:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     f64:	68fa      	ldr	r2, [r7, #12]
     f66:	ea42 0303 	orr.w	r3, r2, r3
     f6a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
     f6c:	4b03      	ldr	r3, [pc, #12]	; (f7c <RCC_AdjustHSICalibrationValue+0x3c>)
     f6e:	68fa      	ldr	r2, [r7, #12]
     f70:	601a      	str	r2, [r3, #0]
}
     f72:	f107 0714 	add.w	r7, r7, #20
     f76:	46bd      	mov	sp, r7
     f78:	bc80      	pop	{r7}
     f7a:	4770      	bx	lr
     f7c:	40021000 	.word	0x40021000

00000f80 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
     f80:	b480      	push	{r7}
     f82:	b083      	sub	sp, #12
     f84:	af00      	add	r7, sp, #0
     f86:	4603      	mov	r3, r0
     f88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
     f8a:	4b04      	ldr	r3, [pc, #16]	; (f9c <RCC_HSICmd+0x1c>)
     f8c:	79fa      	ldrb	r2, [r7, #7]
     f8e:	601a      	str	r2, [r3, #0]
}
     f90:	f107 070c 	add.w	r7, r7, #12
     f94:	46bd      	mov	sp, r7
     f96:	bc80      	pop	{r7}
     f98:	4770      	bx	lr
     f9a:	bf00      	nop
     f9c:	42420000 	.word	0x42420000

00000fa0 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
     fa0:	b480      	push	{r7}
     fa2:	b085      	sub	sp, #20
     fa4:	af00      	add	r7, sp, #0
     fa6:	6078      	str	r0, [r7, #4]
     fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
     faa:	f04f 0300 	mov.w	r3, #0
     fae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
     fb0:	4b0b      	ldr	r3, [pc, #44]	; (fe0 <RCC_PLLConfig+0x40>)
     fb2:	685b      	ldr	r3, [r3, #4]
     fb4:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
     fb6:	68fb      	ldr	r3, [r7, #12]
     fb8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
     fbc:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
     fbe:	687a      	ldr	r2, [r7, #4]
     fc0:	683b      	ldr	r3, [r7, #0]
     fc2:	ea42 0303 	orr.w	r3, r2, r3
     fc6:	68fa      	ldr	r2, [r7, #12]
     fc8:	ea42 0303 	orr.w	r3, r2, r3
     fcc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
     fce:	4b04      	ldr	r3, [pc, #16]	; (fe0 <RCC_PLLConfig+0x40>)
     fd0:	68fa      	ldr	r2, [r7, #12]
     fd2:	605a      	str	r2, [r3, #4]
}
     fd4:	f107 0714 	add.w	r7, r7, #20
     fd8:	46bd      	mov	sp, r7
     fda:	bc80      	pop	{r7}
     fdc:	4770      	bx	lr
     fde:	bf00      	nop
     fe0:	40021000 	.word	0x40021000

00000fe4 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
     fe4:	b480      	push	{r7}
     fe6:	b083      	sub	sp, #12
     fe8:	af00      	add	r7, sp, #0
     fea:	4603      	mov	r3, r0
     fec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
     fee:	4b04      	ldr	r3, [pc, #16]	; (1000 <RCC_PLLCmd+0x1c>)
     ff0:	79fa      	ldrb	r2, [r7, #7]
     ff2:	601a      	str	r2, [r3, #0]
}
     ff4:	f107 070c 	add.w	r7, r7, #12
     ff8:	46bd      	mov	sp, r7
     ffa:	bc80      	pop	{r7}
     ffc:	4770      	bx	lr
     ffe:	bf00      	nop
    1000:	42420060 	.word	0x42420060

00001004 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
    1004:	b480      	push	{r7}
    1006:	b085      	sub	sp, #20
    1008:	af00      	add	r7, sp, #0
    100a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    100c:	f04f 0300 	mov.w	r3, #0
    1010:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
    1012:	4b0a      	ldr	r3, [pc, #40]	; (103c <RCC_SYSCLKConfig+0x38>)
    1014:	685b      	ldr	r3, [r3, #4]
    1016:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
    1018:	68fb      	ldr	r3, [r7, #12]
    101a:	f023 0303 	bic.w	r3, r3, #3
    101e:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
    1020:	68fa      	ldr	r2, [r7, #12]
    1022:	687b      	ldr	r3, [r7, #4]
    1024:	ea42 0303 	orr.w	r3, r2, r3
    1028:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    102a:	4b04      	ldr	r3, [pc, #16]	; (103c <RCC_SYSCLKConfig+0x38>)
    102c:	68fa      	ldr	r2, [r7, #12]
    102e:	605a      	str	r2, [r3, #4]
}
    1030:	f107 0714 	add.w	r7, r7, #20
    1034:	46bd      	mov	sp, r7
    1036:	bc80      	pop	{r7}
    1038:	4770      	bx	lr
    103a:	bf00      	nop
    103c:	40021000 	.word	0x40021000

00001040 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
    1040:	b480      	push	{r7}
    1042:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
    1044:	4b04      	ldr	r3, [pc, #16]	; (1058 <RCC_GetSYSCLKSource+0x18>)
    1046:	685b      	ldr	r3, [r3, #4]
    1048:	b2db      	uxtb	r3, r3
    104a:	f003 030c 	and.w	r3, r3, #12
    104e:	b2db      	uxtb	r3, r3
}
    1050:	4618      	mov	r0, r3
    1052:	46bd      	mov	sp, r7
    1054:	bc80      	pop	{r7}
    1056:	4770      	bx	lr
    1058:	40021000 	.word	0x40021000

0000105c <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
    105c:	b480      	push	{r7}
    105e:	b085      	sub	sp, #20
    1060:	af00      	add	r7, sp, #0
    1062:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    1064:	f04f 0300 	mov.w	r3, #0
    1068:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
    106a:	4b0a      	ldr	r3, [pc, #40]	; (1094 <RCC_HCLKConfig+0x38>)
    106c:	685b      	ldr	r3, [r3, #4]
    106e:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
    1070:	68fb      	ldr	r3, [r7, #12]
    1072:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    1076:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
    1078:	68fa      	ldr	r2, [r7, #12]
    107a:	687b      	ldr	r3, [r7, #4]
    107c:	ea42 0303 	orr.w	r3, r2, r3
    1080:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1082:	4b04      	ldr	r3, [pc, #16]	; (1094 <RCC_HCLKConfig+0x38>)
    1084:	68fa      	ldr	r2, [r7, #12]
    1086:	605a      	str	r2, [r3, #4]
}
    1088:	f107 0714 	add.w	r7, r7, #20
    108c:	46bd      	mov	sp, r7
    108e:	bc80      	pop	{r7}
    1090:	4770      	bx	lr
    1092:	bf00      	nop
    1094:	40021000 	.word	0x40021000

00001098 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
    1098:	b480      	push	{r7}
    109a:	b085      	sub	sp, #20
    109c:	af00      	add	r7, sp, #0
    109e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    10a0:	f04f 0300 	mov.w	r3, #0
    10a4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    10a6:	4b0a      	ldr	r3, [pc, #40]	; (10d0 <RCC_PCLK1Config+0x38>)
    10a8:	685b      	ldr	r3, [r3, #4]
    10aa:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
    10ac:	68fb      	ldr	r3, [r7, #12]
    10ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    10b2:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
    10b4:	68fa      	ldr	r2, [r7, #12]
    10b6:	687b      	ldr	r3, [r7, #4]
    10b8:	ea42 0303 	orr.w	r3, r2, r3
    10bc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    10be:	4b04      	ldr	r3, [pc, #16]	; (10d0 <RCC_PCLK1Config+0x38>)
    10c0:	68fa      	ldr	r2, [r7, #12]
    10c2:	605a      	str	r2, [r3, #4]
}
    10c4:	f107 0714 	add.w	r7, r7, #20
    10c8:	46bd      	mov	sp, r7
    10ca:	bc80      	pop	{r7}
    10cc:	4770      	bx	lr
    10ce:	bf00      	nop
    10d0:	40021000 	.word	0x40021000

000010d4 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
    10d4:	b480      	push	{r7}
    10d6:	b085      	sub	sp, #20
    10d8:	af00      	add	r7, sp, #0
    10da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    10dc:	f04f 0300 	mov.w	r3, #0
    10e0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    10e2:	4b0b      	ldr	r3, [pc, #44]	; (1110 <RCC_PCLK2Config+0x3c>)
    10e4:	685b      	ldr	r3, [r3, #4]
    10e6:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
    10e8:	68fb      	ldr	r3, [r7, #12]
    10ea:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
    10ee:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
    10f0:	687b      	ldr	r3, [r7, #4]
    10f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    10f6:	68fa      	ldr	r2, [r7, #12]
    10f8:	ea42 0303 	orr.w	r3, r2, r3
    10fc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    10fe:	4b04      	ldr	r3, [pc, #16]	; (1110 <RCC_PCLK2Config+0x3c>)
    1100:	68fa      	ldr	r2, [r7, #12]
    1102:	605a      	str	r2, [r3, #4]
}
    1104:	f107 0714 	add.w	r7, r7, #20
    1108:	46bd      	mov	sp, r7
    110a:	bc80      	pop	{r7}
    110c:	4770      	bx	lr
    110e:	bf00      	nop
    1110:	40021000 	.word	0x40021000

00001114 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
    1114:	b480      	push	{r7}
    1116:	b083      	sub	sp, #12
    1118:	af00      	add	r7, sp, #0
    111a:	4602      	mov	r2, r0
    111c:	460b      	mov	r3, r1
    111e:	71fa      	strb	r2, [r7, #7]
    1120:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1122:	79bb      	ldrb	r3, [r7, #6]
    1124:	2b00      	cmp	r3, #0
    1126:	d009      	beq.n	113c <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
    1128:	4b0d      	ldr	r3, [pc, #52]	; (1160 <RCC_ITConfig+0x4c>)
    112a:	4a0d      	ldr	r2, [pc, #52]	; (1160 <RCC_ITConfig+0x4c>)
    112c:	7812      	ldrb	r2, [r2, #0]
    112e:	b2d1      	uxtb	r1, r2
    1130:	79fa      	ldrb	r2, [r7, #7]
    1132:	ea41 0202 	orr.w	r2, r1, r2
    1136:	b2d2      	uxtb	r2, r2
    1138:	701a      	strb	r2, [r3, #0]
    113a:	e00b      	b.n	1154 <RCC_ITConfig+0x40>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
    113c:	4b08      	ldr	r3, [pc, #32]	; (1160 <RCC_ITConfig+0x4c>)
    113e:	4a08      	ldr	r2, [pc, #32]	; (1160 <RCC_ITConfig+0x4c>)
    1140:	7812      	ldrb	r2, [r2, #0]
    1142:	b2d1      	uxtb	r1, r2
    1144:	79fa      	ldrb	r2, [r7, #7]
    1146:	ea6f 0202 	mvn.w	r2, r2
    114a:	b2d2      	uxtb	r2, r2
    114c:	ea01 0202 	and.w	r2, r1, r2
    1150:	b2d2      	uxtb	r2, r2
    1152:	701a      	strb	r2, [r3, #0]
  }
}
    1154:	f107 070c 	add.w	r7, r7, #12
    1158:	46bd      	mov	sp, r7
    115a:	bc80      	pop	{r7}
    115c:	4770      	bx	lr
    115e:	bf00      	nop
    1160:	40021009 	.word	0x40021009

00001164 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
    1164:	b480      	push	{r7}
    1166:	b083      	sub	sp, #12
    1168:	af00      	add	r7, sp, #0
    116a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
    116c:	4b03      	ldr	r3, [pc, #12]	; (117c <RCC_USBCLKConfig+0x18>)
    116e:	687a      	ldr	r2, [r7, #4]
    1170:	601a      	str	r2, [r3, #0]
}
    1172:	f107 070c 	add.w	r7, r7, #12
    1176:	46bd      	mov	sp, r7
    1178:	bc80      	pop	{r7}
    117a:	4770      	bx	lr
    117c:	424200d8 	.word	0x424200d8

00001180 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
    1180:	b480      	push	{r7}
    1182:	b085      	sub	sp, #20
    1184:	af00      	add	r7, sp, #0
    1186:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
    1188:	f04f 0300 	mov.w	r3, #0
    118c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
    118e:	4b0a      	ldr	r3, [pc, #40]	; (11b8 <RCC_ADCCLKConfig+0x38>)
    1190:	685b      	ldr	r3, [r3, #4]
    1192:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
    1194:	68fb      	ldr	r3, [r7, #12]
    1196:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    119a:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
    119c:	68fa      	ldr	r2, [r7, #12]
    119e:	687b      	ldr	r3, [r7, #4]
    11a0:	ea42 0303 	orr.w	r3, r2, r3
    11a4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    11a6:	4b04      	ldr	r3, [pc, #16]	; (11b8 <RCC_ADCCLKConfig+0x38>)
    11a8:	68fa      	ldr	r2, [r7, #12]
    11aa:	605a      	str	r2, [r3, #4]
}
    11ac:	f107 0714 	add.w	r7, r7, #20
    11b0:	46bd      	mov	sp, r7
    11b2:	bc80      	pop	{r7}
    11b4:	4770      	bx	lr
    11b6:	bf00      	nop
    11b8:	40021000 	.word	0x40021000

000011bc <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
    11bc:	b480      	push	{r7}
    11be:	b083      	sub	sp, #12
    11c0:	af00      	add	r7, sp, #0
    11c2:	4603      	mov	r3, r0
    11c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    11c6:	4b0e      	ldr	r3, [pc, #56]	; (1200 <RCC_LSEConfig+0x44>)
    11c8:	f04f 0200 	mov.w	r2, #0
    11cc:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    11ce:	4b0c      	ldr	r3, [pc, #48]	; (1200 <RCC_LSEConfig+0x44>)
    11d0:	f04f 0200 	mov.w	r2, #0
    11d4:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
    11d6:	79fb      	ldrb	r3, [r7, #7]
    11d8:	2b01      	cmp	r3, #1
    11da:	d002      	beq.n	11e2 <RCC_LSEConfig+0x26>
    11dc:	2b04      	cmp	r3, #4
    11de:	d005      	beq.n	11ec <RCC_LSEConfig+0x30>
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;            
      
    default:
      break;      
    11e0:	e009      	b.n	11f6 <RCC_LSEConfig+0x3a>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
    11e2:	4b07      	ldr	r3, [pc, #28]	; (1200 <RCC_LSEConfig+0x44>)
    11e4:	f04f 0201 	mov.w	r2, #1
    11e8:	701a      	strb	r2, [r3, #0]
      break;
    11ea:	e004      	b.n	11f6 <RCC_LSEConfig+0x3a>
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
    11ec:	4b04      	ldr	r3, [pc, #16]	; (1200 <RCC_LSEConfig+0x44>)
    11ee:	f04f 0205 	mov.w	r2, #5
    11f2:	701a      	strb	r2, [r3, #0]
      break;            
    11f4:	bf00      	nop
      
    default:
      break;      
  }
}
    11f6:	f107 070c 	add.w	r7, r7, #12
    11fa:	46bd      	mov	sp, r7
    11fc:	bc80      	pop	{r7}
    11fe:	4770      	bx	lr
    1200:	40021020 	.word	0x40021020

00001204 <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
    1204:	b480      	push	{r7}
    1206:	b083      	sub	sp, #12
    1208:	af00      	add	r7, sp, #0
    120a:	4603      	mov	r3, r0
    120c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
    120e:	4b04      	ldr	r3, [pc, #16]	; (1220 <RCC_LSICmd+0x1c>)
    1210:	79fa      	ldrb	r2, [r7, #7]
    1212:	601a      	str	r2, [r3, #0]
}
    1214:	f107 070c 	add.w	r7, r7, #12
    1218:	46bd      	mov	sp, r7
    121a:	bc80      	pop	{r7}
    121c:	4770      	bx	lr
    121e:	bf00      	nop
    1220:	42420480 	.word	0x42420480

00001224 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
    1224:	b480      	push	{r7}
    1226:	b083      	sub	sp, #12
    1228:	af00      	add	r7, sp, #0
    122a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
    122c:	4b05      	ldr	r3, [pc, #20]	; (1244 <RCC_RTCCLKConfig+0x20>)
    122e:	4a05      	ldr	r2, [pc, #20]	; (1244 <RCC_RTCCLKConfig+0x20>)
    1230:	6a11      	ldr	r1, [r2, #32]
    1232:	687a      	ldr	r2, [r7, #4]
    1234:	ea41 0202 	orr.w	r2, r1, r2
    1238:	621a      	str	r2, [r3, #32]
}
    123a:	f107 070c 	add.w	r7, r7, #12
    123e:	46bd      	mov	sp, r7
    1240:	bc80      	pop	{r7}
    1242:	4770      	bx	lr
    1244:	40021000 	.word	0x40021000

00001248 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
    1248:	b480      	push	{r7}
    124a:	b083      	sub	sp, #12
    124c:	af00      	add	r7, sp, #0
    124e:	4603      	mov	r3, r0
    1250:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
    1252:	4b04      	ldr	r3, [pc, #16]	; (1264 <RCC_RTCCLKCmd+0x1c>)
    1254:	79fa      	ldrb	r2, [r7, #7]
    1256:	601a      	str	r2, [r3, #0]
}
    1258:	f107 070c 	add.w	r7, r7, #12
    125c:	46bd      	mov	sp, r7
    125e:	bc80      	pop	{r7}
    1260:	4770      	bx	lr
    1262:	bf00      	nop
    1264:	4242043c 	.word	0x4242043c

00001268 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
    1268:	b480      	push	{r7}
    126a:	b087      	sub	sp, #28
    126c:	af00      	add	r7, sp, #0
    126e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
    1270:	f04f 0300 	mov.w	r3, #0
    1274:	617b      	str	r3, [r7, #20]
    1276:	f04f 0300 	mov.w	r3, #0
    127a:	613b      	str	r3, [r7, #16]
    127c:	f04f 0300 	mov.w	r3, #0
    1280:	60fb      	str	r3, [r7, #12]
    1282:	f04f 0300 	mov.w	r3, #0
    1286:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
    1288:	4b51      	ldr	r3, [pc, #324]	; (13d0 <RCC_GetClocksFreq+0x168>)
    128a:	685b      	ldr	r3, [r3, #4]
    128c:	f003 030c 	and.w	r3, r3, #12
    1290:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
    1292:	697b      	ldr	r3, [r7, #20]
    1294:	2b04      	cmp	r3, #4
    1296:	d007      	beq.n	12a8 <RCC_GetClocksFreq+0x40>
    1298:	2b08      	cmp	r3, #8
    129a:	d009      	beq.n	12b0 <RCC_GetClocksFreq+0x48>
    129c:	2b00      	cmp	r3, #0
    129e:	d135      	bne.n	130c <RCC_GetClocksFreq+0xa4>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    12a0:	687b      	ldr	r3, [r7, #4]
    12a2:	4a4c      	ldr	r2, [pc, #304]	; (13d4 <RCC_GetClocksFreq+0x16c>)
    12a4:	601a      	str	r2, [r3, #0]
      break;
    12a6:	e035      	b.n	1314 <RCC_GetClocksFreq+0xac>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
    12a8:	687b      	ldr	r3, [r7, #4]
    12aa:	4a4a      	ldr	r2, [pc, #296]	; (13d4 <RCC_GetClocksFreq+0x16c>)
    12ac:	601a      	str	r2, [r3, #0]
      break;
    12ae:	e031      	b.n	1314 <RCC_GetClocksFreq+0xac>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
    12b0:	4b47      	ldr	r3, [pc, #284]	; (13d0 <RCC_GetClocksFreq+0x168>)
    12b2:	685b      	ldr	r3, [r3, #4]
    12b4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    12b8:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
    12ba:	4b45      	ldr	r3, [pc, #276]	; (13d0 <RCC_GetClocksFreq+0x168>)
    12bc:	685b      	ldr	r3, [r3, #4]
    12be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    12c2:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
    12c4:	693b      	ldr	r3, [r7, #16]
    12c6:	ea4f 4393 	mov.w	r3, r3, lsr #18
    12ca:	f103 0302 	add.w	r3, r3, #2
    12ce:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
    12d0:	68fb      	ldr	r3, [r7, #12]
    12d2:	2b00      	cmp	r3, #0
    12d4:	d106      	bne.n	12e4 <RCC_GetClocksFreq+0x7c>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
    12d6:	693b      	ldr	r3, [r7, #16]
    12d8:	4a3f      	ldr	r2, [pc, #252]	; (13d8 <RCC_GetClocksFreq+0x170>)
    12da:	fb02 f203 	mul.w	r2, r2, r3
    12de:	687b      	ldr	r3, [r7, #4]
    12e0:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    12e2:	e017      	b.n	1314 <RCC_GetClocksFreq+0xac>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
    12e4:	4b3a      	ldr	r3, [pc, #232]	; (13d0 <RCC_GetClocksFreq+0x168>)
    12e6:	685b      	ldr	r3, [r3, #4]
    12e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    12ec:	2b00      	cmp	r3, #0
    12ee:	d006      	beq.n	12fe <RCC_GetClocksFreq+0x96>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
    12f0:	693b      	ldr	r3, [r7, #16]
    12f2:	4a39      	ldr	r2, [pc, #228]	; (13d8 <RCC_GetClocksFreq+0x170>)
    12f4:	fb02 f203 	mul.w	r2, r2, r3
    12f8:	687b      	ldr	r3, [r7, #4]
    12fa:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    12fc:	e00a      	b.n	1314 <RCC_GetClocksFreq+0xac>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
    12fe:	693b      	ldr	r3, [r7, #16]
    1300:	4a34      	ldr	r2, [pc, #208]	; (13d4 <RCC_GetClocksFreq+0x16c>)
    1302:	fb02 f203 	mul.w	r2, r2, r3
    1306:	687b      	ldr	r3, [r7, #4]
    1308:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    130a:	e003      	b.n	1314 <RCC_GetClocksFreq+0xac>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    130c:	687b      	ldr	r3, [r7, #4]
    130e:	4a31      	ldr	r2, [pc, #196]	; (13d4 <RCC_GetClocksFreq+0x16c>)
    1310:	601a      	str	r2, [r3, #0]
      break;
    1312:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
    1314:	4b2e      	ldr	r3, [pc, #184]	; (13d0 <RCC_GetClocksFreq+0x168>)
    1316:	685b      	ldr	r3, [r3, #4]
    1318:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    131c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
    131e:	697b      	ldr	r3, [r7, #20]
    1320:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1324:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1326:	4a2d      	ldr	r2, [pc, #180]	; (13dc <RCC_GetClocksFreq+0x174>)
    1328:	697b      	ldr	r3, [r7, #20]
    132a:	18d3      	adds	r3, r2, r3
    132c:	781b      	ldrb	r3, [r3, #0]
    132e:	b2db      	uxtb	r3, r3
    1330:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
    1332:	687b      	ldr	r3, [r7, #4]
    1334:	681a      	ldr	r2, [r3, #0]
    1336:	68bb      	ldr	r3, [r7, #8]
    1338:	fa22 f203 	lsr.w	r2, r2, r3
    133c:	687b      	ldr	r3, [r7, #4]
    133e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
    1340:	4b23      	ldr	r3, [pc, #140]	; (13d0 <RCC_GetClocksFreq+0x168>)
    1342:	685b      	ldr	r3, [r3, #4]
    1344:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    1348:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
    134a:	697b      	ldr	r3, [r7, #20]
    134c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1350:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    1352:	4a22      	ldr	r2, [pc, #136]	; (13dc <RCC_GetClocksFreq+0x174>)
    1354:	697b      	ldr	r3, [r7, #20]
    1356:	18d3      	adds	r3, r2, r3
    1358:	781b      	ldrb	r3, [r3, #0]
    135a:	b2db      	uxtb	r3, r3
    135c:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    135e:	687b      	ldr	r3, [r7, #4]
    1360:	685a      	ldr	r2, [r3, #4]
    1362:	68bb      	ldr	r3, [r7, #8]
    1364:	fa22 f203 	lsr.w	r2, r2, r3
    1368:	687b      	ldr	r3, [r7, #4]
    136a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
    136c:	4b18      	ldr	r3, [pc, #96]	; (13d0 <RCC_GetClocksFreq+0x168>)
    136e:	685b      	ldr	r3, [r3, #4]
    1370:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
    1374:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
    1376:	697b      	ldr	r3, [r7, #20]
    1378:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    137c:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
    137e:	4a17      	ldr	r2, [pc, #92]	; (13dc <RCC_GetClocksFreq+0x174>)
    1380:	697b      	ldr	r3, [r7, #20]
    1382:	18d3      	adds	r3, r2, r3
    1384:	781b      	ldrb	r3, [r3, #0]
    1386:	b2db      	uxtb	r3, r3
    1388:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    138a:	687b      	ldr	r3, [r7, #4]
    138c:	685a      	ldr	r2, [r3, #4]
    138e:	68bb      	ldr	r3, [r7, #8]
    1390:	fa22 f203 	lsr.w	r2, r2, r3
    1394:	687b      	ldr	r3, [r7, #4]
    1396:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
    1398:	4b0d      	ldr	r3, [pc, #52]	; (13d0 <RCC_GetClocksFreq+0x168>)
    139a:	685b      	ldr	r3, [r3, #4]
    139c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    13a0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
    13a2:	697b      	ldr	r3, [r7, #20]
    13a4:	ea4f 3393 	mov.w	r3, r3, lsr #14
    13a8:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
    13aa:	4a0d      	ldr	r2, [pc, #52]	; (13e0 <RCC_GetClocksFreq+0x178>)
    13ac:	697b      	ldr	r3, [r7, #20]
    13ae:	18d3      	adds	r3, r2, r3
    13b0:	781b      	ldrb	r3, [r3, #0]
    13b2:	b2db      	uxtb	r3, r3
    13b4:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
    13b6:	687b      	ldr	r3, [r7, #4]
    13b8:	68da      	ldr	r2, [r3, #12]
    13ba:	68bb      	ldr	r3, [r7, #8]
    13bc:	fbb2 f2f3 	udiv	r2, r2, r3
    13c0:	687b      	ldr	r3, [r7, #4]
    13c2:	611a      	str	r2, [r3, #16]
}
    13c4:	f107 071c 	add.w	r7, r7, #28
    13c8:	46bd      	mov	sp, r7
    13ca:	bc80      	pop	{r7}
    13cc:	4770      	bx	lr
    13ce:	bf00      	nop
    13d0:	40021000 	.word	0x40021000
    13d4:	007a1200 	.word	0x007a1200
    13d8:	003d0900 	.word	0x003d0900
    13dc:	20000014 	.word	0x20000014
    13e0:	20000024 	.word	0x20000024

000013e4 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
    13e4:	b480      	push	{r7}
    13e6:	b083      	sub	sp, #12
    13e8:	af00      	add	r7, sp, #0
    13ea:	6078      	str	r0, [r7, #4]
    13ec:	460b      	mov	r3, r1
    13ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    13f0:	78fb      	ldrb	r3, [r7, #3]
    13f2:	2b00      	cmp	r3, #0
    13f4:	d007      	beq.n	1406 <RCC_AHBPeriphClockCmd+0x22>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
    13f6:	4b0b      	ldr	r3, [pc, #44]	; (1424 <RCC_AHBPeriphClockCmd+0x40>)
    13f8:	4a0a      	ldr	r2, [pc, #40]	; (1424 <RCC_AHBPeriphClockCmd+0x40>)
    13fa:	6951      	ldr	r1, [r2, #20]
    13fc:	687a      	ldr	r2, [r7, #4]
    13fe:	ea41 0202 	orr.w	r2, r1, r2
    1402:	615a      	str	r2, [r3, #20]
    1404:	e008      	b.n	1418 <RCC_AHBPeriphClockCmd+0x34>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
    1406:	4b07      	ldr	r3, [pc, #28]	; (1424 <RCC_AHBPeriphClockCmd+0x40>)
    1408:	4a06      	ldr	r2, [pc, #24]	; (1424 <RCC_AHBPeriphClockCmd+0x40>)
    140a:	6951      	ldr	r1, [r2, #20]
    140c:	687a      	ldr	r2, [r7, #4]
    140e:	ea6f 0202 	mvn.w	r2, r2
    1412:	ea01 0202 	and.w	r2, r1, r2
    1416:	615a      	str	r2, [r3, #20]
  }
}
    1418:	f107 070c 	add.w	r7, r7, #12
    141c:	46bd      	mov	sp, r7
    141e:	bc80      	pop	{r7}
    1420:	4770      	bx	lr
    1422:	bf00      	nop
    1424:	40021000 	.word	0x40021000

00001428 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    1428:	b480      	push	{r7}
    142a:	b083      	sub	sp, #12
    142c:	af00      	add	r7, sp, #0
    142e:	6078      	str	r0, [r7, #4]
    1430:	460b      	mov	r3, r1
    1432:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1434:	78fb      	ldrb	r3, [r7, #3]
    1436:	2b00      	cmp	r3, #0
    1438:	d007      	beq.n	144a <RCC_APB2PeriphClockCmd+0x22>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
    143a:	4b0b      	ldr	r3, [pc, #44]	; (1468 <RCC_APB2PeriphClockCmd+0x40>)
    143c:	4a0a      	ldr	r2, [pc, #40]	; (1468 <RCC_APB2PeriphClockCmd+0x40>)
    143e:	6991      	ldr	r1, [r2, #24]
    1440:	687a      	ldr	r2, [r7, #4]
    1442:	ea41 0202 	orr.w	r2, r1, r2
    1446:	619a      	str	r2, [r3, #24]
    1448:	e008      	b.n	145c <RCC_APB2PeriphClockCmd+0x34>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
    144a:	4b07      	ldr	r3, [pc, #28]	; (1468 <RCC_APB2PeriphClockCmd+0x40>)
    144c:	4a06      	ldr	r2, [pc, #24]	; (1468 <RCC_APB2PeriphClockCmd+0x40>)
    144e:	6991      	ldr	r1, [r2, #24]
    1450:	687a      	ldr	r2, [r7, #4]
    1452:	ea6f 0202 	mvn.w	r2, r2
    1456:	ea01 0202 	and.w	r2, r1, r2
    145a:	619a      	str	r2, [r3, #24]
  }
}
    145c:	f107 070c 	add.w	r7, r7, #12
    1460:	46bd      	mov	sp, r7
    1462:	bc80      	pop	{r7}
    1464:	4770      	bx	lr
    1466:	bf00      	nop
    1468:	40021000 	.word	0x40021000

0000146c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    146c:	b480      	push	{r7}
    146e:	b083      	sub	sp, #12
    1470:	af00      	add	r7, sp, #0
    1472:	6078      	str	r0, [r7, #4]
    1474:	460b      	mov	r3, r1
    1476:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1478:	78fb      	ldrb	r3, [r7, #3]
    147a:	2b00      	cmp	r3, #0
    147c:	d007      	beq.n	148e <RCC_APB1PeriphClockCmd+0x22>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
    147e:	4b0b      	ldr	r3, [pc, #44]	; (14ac <RCC_APB1PeriphClockCmd+0x40>)
    1480:	4a0a      	ldr	r2, [pc, #40]	; (14ac <RCC_APB1PeriphClockCmd+0x40>)
    1482:	69d1      	ldr	r1, [r2, #28]
    1484:	687a      	ldr	r2, [r7, #4]
    1486:	ea41 0202 	orr.w	r2, r1, r2
    148a:	61da      	str	r2, [r3, #28]
    148c:	e008      	b.n	14a0 <RCC_APB1PeriphClockCmd+0x34>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
    148e:	4b07      	ldr	r3, [pc, #28]	; (14ac <RCC_APB1PeriphClockCmd+0x40>)
    1490:	4a06      	ldr	r2, [pc, #24]	; (14ac <RCC_APB1PeriphClockCmd+0x40>)
    1492:	69d1      	ldr	r1, [r2, #28]
    1494:	687a      	ldr	r2, [r7, #4]
    1496:	ea6f 0202 	mvn.w	r2, r2
    149a:	ea01 0202 	and.w	r2, r1, r2
    149e:	61da      	str	r2, [r3, #28]
  }
}
    14a0:	f107 070c 	add.w	r7, r7, #12
    14a4:	46bd      	mov	sp, r7
    14a6:	bc80      	pop	{r7}
    14a8:	4770      	bx	lr
    14aa:	bf00      	nop
    14ac:	40021000 	.word	0x40021000

000014b0 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    14b0:	b480      	push	{r7}
    14b2:	b083      	sub	sp, #12
    14b4:	af00      	add	r7, sp, #0
    14b6:	6078      	str	r0, [r7, #4]
    14b8:	460b      	mov	r3, r1
    14ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    14bc:	78fb      	ldrb	r3, [r7, #3]
    14be:	2b00      	cmp	r3, #0
    14c0:	d007      	beq.n	14d2 <RCC_APB2PeriphResetCmd+0x22>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
    14c2:	4b0b      	ldr	r3, [pc, #44]	; (14f0 <RCC_APB2PeriphResetCmd+0x40>)
    14c4:	4a0a      	ldr	r2, [pc, #40]	; (14f0 <RCC_APB2PeriphResetCmd+0x40>)
    14c6:	68d1      	ldr	r1, [r2, #12]
    14c8:	687a      	ldr	r2, [r7, #4]
    14ca:	ea41 0202 	orr.w	r2, r1, r2
    14ce:	60da      	str	r2, [r3, #12]
    14d0:	e008      	b.n	14e4 <RCC_APB2PeriphResetCmd+0x34>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
    14d2:	4b07      	ldr	r3, [pc, #28]	; (14f0 <RCC_APB2PeriphResetCmd+0x40>)
    14d4:	4a06      	ldr	r2, [pc, #24]	; (14f0 <RCC_APB2PeriphResetCmd+0x40>)
    14d6:	68d1      	ldr	r1, [r2, #12]
    14d8:	687a      	ldr	r2, [r7, #4]
    14da:	ea6f 0202 	mvn.w	r2, r2
    14de:	ea01 0202 	and.w	r2, r1, r2
    14e2:	60da      	str	r2, [r3, #12]
  }
}
    14e4:	f107 070c 	add.w	r7, r7, #12
    14e8:	46bd      	mov	sp, r7
    14ea:	bc80      	pop	{r7}
    14ec:	4770      	bx	lr
    14ee:	bf00      	nop
    14f0:	40021000 	.word	0x40021000

000014f4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    14f4:	b480      	push	{r7}
    14f6:	b083      	sub	sp, #12
    14f8:	af00      	add	r7, sp, #0
    14fa:	6078      	str	r0, [r7, #4]
    14fc:	460b      	mov	r3, r1
    14fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1500:	78fb      	ldrb	r3, [r7, #3]
    1502:	2b00      	cmp	r3, #0
    1504:	d007      	beq.n	1516 <RCC_APB1PeriphResetCmd+0x22>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
    1506:	4b0b      	ldr	r3, [pc, #44]	; (1534 <RCC_APB1PeriphResetCmd+0x40>)
    1508:	4a0a      	ldr	r2, [pc, #40]	; (1534 <RCC_APB1PeriphResetCmd+0x40>)
    150a:	6911      	ldr	r1, [r2, #16]
    150c:	687a      	ldr	r2, [r7, #4]
    150e:	ea41 0202 	orr.w	r2, r1, r2
    1512:	611a      	str	r2, [r3, #16]
    1514:	e008      	b.n	1528 <RCC_APB1PeriphResetCmd+0x34>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
    1516:	4b07      	ldr	r3, [pc, #28]	; (1534 <RCC_APB1PeriphResetCmd+0x40>)
    1518:	4a06      	ldr	r2, [pc, #24]	; (1534 <RCC_APB1PeriphResetCmd+0x40>)
    151a:	6911      	ldr	r1, [r2, #16]
    151c:	687a      	ldr	r2, [r7, #4]
    151e:	ea6f 0202 	mvn.w	r2, r2
    1522:	ea01 0202 	and.w	r2, r1, r2
    1526:	611a      	str	r2, [r3, #16]
  }
}
    1528:	f107 070c 	add.w	r7, r7, #12
    152c:	46bd      	mov	sp, r7
    152e:	bc80      	pop	{r7}
    1530:	4770      	bx	lr
    1532:	bf00      	nop
    1534:	40021000 	.word	0x40021000

00001538 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
    1538:	b480      	push	{r7}
    153a:	b083      	sub	sp, #12
    153c:	af00      	add	r7, sp, #0
    153e:	4603      	mov	r3, r0
    1540:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
    1542:	4b04      	ldr	r3, [pc, #16]	; (1554 <RCC_BackupResetCmd+0x1c>)
    1544:	79fa      	ldrb	r2, [r7, #7]
    1546:	601a      	str	r2, [r3, #0]
}
    1548:	f107 070c 	add.w	r7, r7, #12
    154c:	46bd      	mov	sp, r7
    154e:	bc80      	pop	{r7}
    1550:	4770      	bx	lr
    1552:	bf00      	nop
    1554:	42420440 	.word	0x42420440

00001558 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
    1558:	b480      	push	{r7}
    155a:	b083      	sub	sp, #12
    155c:	af00      	add	r7, sp, #0
    155e:	4603      	mov	r3, r0
    1560:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
    1562:	4b04      	ldr	r3, [pc, #16]	; (1574 <RCC_ClockSecuritySystemCmd+0x1c>)
    1564:	79fa      	ldrb	r2, [r7, #7]
    1566:	601a      	str	r2, [r3, #0]
}
    1568:	f107 070c 	add.w	r7, r7, #12
    156c:	46bd      	mov	sp, r7
    156e:	bc80      	pop	{r7}
    1570:	4770      	bx	lr
    1572:	bf00      	nop
    1574:	4242004c 	.word	0x4242004c

00001578 <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
    1578:	b480      	push	{r7}
    157a:	b083      	sub	sp, #12
    157c:	af00      	add	r7, sp, #0
    157e:	4603      	mov	r3, r0
    1580:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
    1582:	4b04      	ldr	r3, [pc, #16]	; (1594 <RCC_MCOConfig+0x1c>)
    1584:	79fa      	ldrb	r2, [r7, #7]
    1586:	701a      	strb	r2, [r3, #0]
}
    1588:	f107 070c 	add.w	r7, r7, #12
    158c:	46bd      	mov	sp, r7
    158e:	bc80      	pop	{r7}
    1590:	4770      	bx	lr
    1592:	bf00      	nop
    1594:	40021007 	.word	0x40021007

00001598 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
    1598:	b480      	push	{r7}
    159a:	b087      	sub	sp, #28
    159c:	af00      	add	r7, sp, #0
    159e:	4603      	mov	r3, r0
    15a0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
    15a2:	f04f 0300 	mov.w	r3, #0
    15a6:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
    15a8:	f04f 0300 	mov.w	r3, #0
    15ac:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
    15ae:	f04f 0300 	mov.w	r3, #0
    15b2:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
    15b4:	79fb      	ldrb	r3, [r7, #7]
    15b6:	ea4f 1353 	mov.w	r3, r3, lsr #5
    15ba:	b2db      	uxtb	r3, r3
    15bc:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
    15be:	68fb      	ldr	r3, [r7, #12]
    15c0:	2b01      	cmp	r3, #1
    15c2:	d103      	bne.n	15cc <RCC_GetFlagStatus+0x34>
  {
    statusreg = RCC->CR;
    15c4:	4b14      	ldr	r3, [pc, #80]	; (1618 <RCC_GetFlagStatus+0x80>)
    15c6:	681b      	ldr	r3, [r3, #0]
    15c8:	617b      	str	r3, [r7, #20]
    15ca:	e009      	b.n	15e0 <RCC_GetFlagStatus+0x48>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
    15cc:	68fb      	ldr	r3, [r7, #12]
    15ce:	2b02      	cmp	r3, #2
    15d0:	d103      	bne.n	15da <RCC_GetFlagStatus+0x42>
  {
    statusreg = RCC->BDCR;
    15d2:	4b11      	ldr	r3, [pc, #68]	; (1618 <RCC_GetFlagStatus+0x80>)
    15d4:	6a1b      	ldr	r3, [r3, #32]
    15d6:	617b      	str	r3, [r7, #20]
    15d8:	e002      	b.n	15e0 <RCC_GetFlagStatus+0x48>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
    15da:	4b0f      	ldr	r3, [pc, #60]	; (1618 <RCC_GetFlagStatus+0x80>)
    15dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15de:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
    15e0:	79fb      	ldrb	r3, [r7, #7]
    15e2:	f003 031f 	and.w	r3, r3, #31
    15e6:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
    15e8:	68fb      	ldr	r3, [r7, #12]
    15ea:	697a      	ldr	r2, [r7, #20]
    15ec:	fa22 f303 	lsr.w	r3, r2, r3
    15f0:	f003 0301 	and.w	r3, r3, #1
    15f4:	b2db      	uxtb	r3, r3
    15f6:	2b00      	cmp	r3, #0
    15f8:	d003      	beq.n	1602 <RCC_GetFlagStatus+0x6a>
  {
    bitstatus = SET;
    15fa:	f04f 0301 	mov.w	r3, #1
    15fe:	74fb      	strb	r3, [r7, #19]
    1600:	e002      	b.n	1608 <RCC_GetFlagStatus+0x70>
  }
  else
  {
    bitstatus = RESET;
    1602:	f04f 0300 	mov.w	r3, #0
    1606:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
    1608:	7cfb      	ldrb	r3, [r7, #19]
}
    160a:	4618      	mov	r0, r3
    160c:	f107 071c 	add.w	r7, r7, #28
    1610:	46bd      	mov	sp, r7
    1612:	bc80      	pop	{r7}
    1614:	4770      	bx	lr
    1616:	bf00      	nop
    1618:	40021000 	.word	0x40021000

0000161c <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
    161c:	b480      	push	{r7}
    161e:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
    1620:	4b04      	ldr	r3, [pc, #16]	; (1634 <RCC_ClearFlag+0x18>)
    1622:	4a04      	ldr	r2, [pc, #16]	; (1634 <RCC_ClearFlag+0x18>)
    1624:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1626:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    162a:	625a      	str	r2, [r3, #36]	; 0x24
}
    162c:	46bd      	mov	sp, r7
    162e:	bc80      	pop	{r7}
    1630:	4770      	bx	lr
    1632:	bf00      	nop
    1634:	40021000 	.word	0x40021000

00001638 <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
    1638:	b480      	push	{r7}
    163a:	b085      	sub	sp, #20
    163c:	af00      	add	r7, sp, #0
    163e:	4603      	mov	r3, r0
    1640:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
    1642:	f04f 0300 	mov.w	r3, #0
    1646:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
    1648:	4b0a      	ldr	r3, [pc, #40]	; (1674 <RCC_GetITStatus+0x3c>)
    164a:	689a      	ldr	r2, [r3, #8]
    164c:	79fb      	ldrb	r3, [r7, #7]
    164e:	ea02 0303 	and.w	r3, r2, r3
    1652:	2b00      	cmp	r3, #0
    1654:	d003      	beq.n	165e <RCC_GetITStatus+0x26>
  {
    bitstatus = SET;
    1656:	f04f 0301 	mov.w	r3, #1
    165a:	73fb      	strb	r3, [r7, #15]
    165c:	e002      	b.n	1664 <RCC_GetITStatus+0x2c>
  }
  else
  {
    bitstatus = RESET;
    165e:	f04f 0300 	mov.w	r3, #0
    1662:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
    1664:	7bfb      	ldrb	r3, [r7, #15]
}
    1666:	4618      	mov	r0, r3
    1668:	f107 0714 	add.w	r7, r7, #20
    166c:	46bd      	mov	sp, r7
    166e:	bc80      	pop	{r7}
    1670:	4770      	bx	lr
    1672:	bf00      	nop
    1674:	40021000 	.word	0x40021000

00001678 <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
    1678:	b480      	push	{r7}
    167a:	b083      	sub	sp, #12
    167c:	af00      	add	r7, sp, #0
    167e:	4603      	mov	r3, r0
    1680:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
    1682:	4b04      	ldr	r3, [pc, #16]	; (1694 <RCC_ClearITPendingBit+0x1c>)
    1684:	79fa      	ldrb	r2, [r7, #7]
    1686:	701a      	strb	r2, [r3, #0]
}
    1688:	f107 070c 	add.w	r7, r7, #12
    168c:	46bd      	mov	sp, r7
    168e:	bc80      	pop	{r7}
    1690:	4770      	bx	lr
    1692:	bf00      	nop
    1694:	4002100a 	.word	0x4002100a

00001698 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
    1698:	b580      	push	{r7, lr}
    169a:	b082      	sub	sp, #8
    169c:	af00      	add	r7, sp, #0
    169e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
    16a0:	687a      	ldr	r2, [r7, #4]
    16a2:	4b3c      	ldr	r3, [pc, #240]	; (1794 <GPIO_DeInit+0xfc>)
    16a4:	429a      	cmp	r2, r3
    16a6:	d10c      	bne.n	16c2 <GPIO_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
    16a8:	f04f 0004 	mov.w	r0, #4
    16ac:	f04f 0101 	mov.w	r1, #1
    16b0:	f7ff fefe 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
    16b4:	f04f 0004 	mov.w	r0, #4
    16b8:	f04f 0100 	mov.w	r1, #0
    16bc:	f7ff fef8 	bl	14b0 <RCC_APB2PeriphResetCmd>
    16c0:	e064      	b.n	178c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
    16c2:	687a      	ldr	r2, [r7, #4]
    16c4:	4b34      	ldr	r3, [pc, #208]	; (1798 <GPIO_DeInit+0x100>)
    16c6:	429a      	cmp	r2, r3
    16c8:	d10c      	bne.n	16e4 <GPIO_DeInit+0x4c>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
    16ca:	f04f 0008 	mov.w	r0, #8
    16ce:	f04f 0101 	mov.w	r1, #1
    16d2:	f7ff feed 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
    16d6:	f04f 0008 	mov.w	r0, #8
    16da:	f04f 0100 	mov.w	r1, #0
    16de:	f7ff fee7 	bl	14b0 <RCC_APB2PeriphResetCmd>
    16e2:	e053      	b.n	178c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
    16e4:	687a      	ldr	r2, [r7, #4]
    16e6:	4b2d      	ldr	r3, [pc, #180]	; (179c <GPIO_DeInit+0x104>)
    16e8:	429a      	cmp	r2, r3
    16ea:	d10c      	bne.n	1706 <GPIO_DeInit+0x6e>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
    16ec:	f04f 0010 	mov.w	r0, #16
    16f0:	f04f 0101 	mov.w	r1, #1
    16f4:	f7ff fedc 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
    16f8:	f04f 0010 	mov.w	r0, #16
    16fc:	f04f 0100 	mov.w	r1, #0
    1700:	f7ff fed6 	bl	14b0 <RCC_APB2PeriphResetCmd>
    1704:	e042      	b.n	178c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
    1706:	687a      	ldr	r2, [r7, #4]
    1708:	4b25      	ldr	r3, [pc, #148]	; (17a0 <GPIO_DeInit+0x108>)
    170a:	429a      	cmp	r2, r3
    170c:	d10c      	bne.n	1728 <GPIO_DeInit+0x90>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
    170e:	f04f 0020 	mov.w	r0, #32
    1712:	f04f 0101 	mov.w	r1, #1
    1716:	f7ff fecb 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
    171a:	f04f 0020 	mov.w	r0, #32
    171e:	f04f 0100 	mov.w	r1, #0
    1722:	f7ff fec5 	bl	14b0 <RCC_APB2PeriphResetCmd>
    1726:	e031      	b.n	178c <GPIO_DeInit+0xf4>
  }    
  else if (GPIOx == GPIOE)
    1728:	687a      	ldr	r2, [r7, #4]
    172a:	4b1e      	ldr	r3, [pc, #120]	; (17a4 <GPIO_DeInit+0x10c>)
    172c:	429a      	cmp	r2, r3
    172e:	d10c      	bne.n	174a <GPIO_DeInit+0xb2>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
    1730:	f04f 0040 	mov.w	r0, #64	; 0x40
    1734:	f04f 0101 	mov.w	r1, #1
    1738:	f7ff feba 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
    173c:	f04f 0040 	mov.w	r0, #64	; 0x40
    1740:	f04f 0100 	mov.w	r1, #0
    1744:	f7ff feb4 	bl	14b0 <RCC_APB2PeriphResetCmd>
    1748:	e020      	b.n	178c <GPIO_DeInit+0xf4>
  } 
  else if (GPIOx == GPIOF)
    174a:	687a      	ldr	r2, [r7, #4]
    174c:	4b16      	ldr	r3, [pc, #88]	; (17a8 <GPIO_DeInit+0x110>)
    174e:	429a      	cmp	r2, r3
    1750:	d10c      	bne.n	176c <GPIO_DeInit+0xd4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
    1752:	f04f 0080 	mov.w	r0, #128	; 0x80
    1756:	f04f 0101 	mov.w	r1, #1
    175a:	f7ff fea9 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
    175e:	f04f 0080 	mov.w	r0, #128	; 0x80
    1762:	f04f 0100 	mov.w	r1, #0
    1766:	f7ff fea3 	bl	14b0 <RCC_APB2PeriphResetCmd>
    176a:	e00f      	b.n	178c <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOG)
    176c:	687a      	ldr	r2, [r7, #4]
    176e:	4b0f      	ldr	r3, [pc, #60]	; (17ac <GPIO_DeInit+0x114>)
    1770:	429a      	cmp	r2, r3
    1772:	d10b      	bne.n	178c <GPIO_DeInit+0xf4>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
    1774:	f44f 7080 	mov.w	r0, #256	; 0x100
    1778:	f04f 0101 	mov.w	r1, #1
    177c:	f7ff fe98 	bl	14b0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    1780:	f44f 7080 	mov.w	r0, #256	; 0x100
    1784:	f04f 0100 	mov.w	r1, #0
    1788:	f7ff fe92 	bl	14b0 <RCC_APB2PeriphResetCmd>
    }
  }
}
    178c:	f107 0708 	add.w	r7, r7, #8
    1790:	46bd      	mov	sp, r7
    1792:	bd80      	pop	{r7, pc}
    1794:	40010800 	.word	0x40010800
    1798:	40010c00 	.word	0x40010c00
    179c:	40011000 	.word	0x40011000
    17a0:	40011400 	.word	0x40011400
    17a4:	40011800 	.word	0x40011800
    17a8:	40011c00 	.word	0x40011c00
    17ac:	40012000 	.word	0x40012000

000017b0 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
    17b0:	b580      	push	{r7, lr}
    17b2:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
    17b4:	f04f 0001 	mov.w	r0, #1
    17b8:	f04f 0101 	mov.w	r1, #1
    17bc:	f7ff fe78 	bl	14b0 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
    17c0:	f04f 0001 	mov.w	r0, #1
    17c4:	f04f 0100 	mov.w	r1, #0
    17c8:	f7ff fe72 	bl	14b0 <RCC_APB2PeriphResetCmd>
}
    17cc:	bd80      	pop	{r7, pc}
    17ce:	bf00      	nop

000017d0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
    17d0:	b480      	push	{r7}
    17d2:	b089      	sub	sp, #36	; 0x24
    17d4:	af00      	add	r7, sp, #0
    17d6:	6078      	str	r0, [r7, #4]
    17d8:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
    17da:	f04f 0300 	mov.w	r3, #0
    17de:	61fb      	str	r3, [r7, #28]
    17e0:	f04f 0300 	mov.w	r3, #0
    17e4:	613b      	str	r3, [r7, #16]
    17e6:	f04f 0300 	mov.w	r3, #0
    17ea:	61bb      	str	r3, [r7, #24]
    17ec:	f04f 0300 	mov.w	r3, #0
    17f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
    17f2:	f04f 0300 	mov.w	r3, #0
    17f6:	617b      	str	r3, [r7, #20]
    17f8:	f04f 0300 	mov.w	r3, #0
    17fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
    17fe:	683b      	ldr	r3, [r7, #0]
    1800:	78db      	ldrb	r3, [r3, #3]
    1802:	f003 030f 	and.w	r3, r3, #15
    1806:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
    1808:	683b      	ldr	r3, [r7, #0]
    180a:	78db      	ldrb	r3, [r3, #3]
    180c:	f003 0310 	and.w	r3, r3, #16
    1810:	2b00      	cmp	r3, #0
    1812:	d005      	beq.n	1820 <GPIO_Init+0x50>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
    1814:	683b      	ldr	r3, [r7, #0]
    1816:	789b      	ldrb	r3, [r3, #2]
    1818:	69fa      	ldr	r2, [r7, #28]
    181a:	ea42 0303 	orr.w	r3, r2, r3
    181e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
    1820:	683b      	ldr	r3, [r7, #0]
    1822:	881b      	ldrh	r3, [r3, #0]
    1824:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    1828:	2b00      	cmp	r3, #0
    182a:	d051      	beq.n	18d0 <GPIO_Init+0x100>
  {
    tmpreg = GPIOx->CRL;
    182c:	687b      	ldr	r3, [r7, #4]
    182e:	681b      	ldr	r3, [r3, #0]
    1830:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1832:	f04f 0300 	mov.w	r3, #0
    1836:	61bb      	str	r3, [r7, #24]
    1838:	e044      	b.n	18c4 <GPIO_Init+0xf4>
    {
      pos = ((uint32_t)0x01) << pinpos;
    183a:	69bb      	ldr	r3, [r7, #24]
    183c:	f04f 0201 	mov.w	r2, #1
    1840:	fa02 f303 	lsl.w	r3, r2, r3
    1844:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
    1846:	683b      	ldr	r3, [r7, #0]
    1848:	881b      	ldrh	r3, [r3, #0]
    184a:	461a      	mov	r2, r3
    184c:	68fb      	ldr	r3, [r7, #12]
    184e:	ea02 0303 	and.w	r3, r2, r3
    1852:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1854:	693a      	ldr	r2, [r7, #16]
    1856:	68fb      	ldr	r3, [r7, #12]
    1858:	429a      	cmp	r2, r3
    185a:	d12f      	bne.n	18bc <GPIO_Init+0xec>
      {
        pos = pinpos << 2;
    185c:	69bb      	ldr	r3, [r7, #24]
    185e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1862:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1864:	68fb      	ldr	r3, [r7, #12]
    1866:	f04f 020f 	mov.w	r2, #15
    186a:	fa02 f303 	lsl.w	r3, r2, r3
    186e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1870:	68bb      	ldr	r3, [r7, #8]
    1872:	ea6f 0303 	mvn.w	r3, r3
    1876:	697a      	ldr	r2, [r7, #20]
    1878:	ea02 0303 	and.w	r3, r2, r3
    187c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    187e:	68fb      	ldr	r3, [r7, #12]
    1880:	69fa      	ldr	r2, [r7, #28]
    1882:	fa02 f303 	lsl.w	r3, r2, r3
    1886:	697a      	ldr	r2, [r7, #20]
    1888:	ea42 0303 	orr.w	r3, r2, r3
    188c:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    188e:	683b      	ldr	r3, [r7, #0]
    1890:	78db      	ldrb	r3, [r3, #3]
    1892:	2b28      	cmp	r3, #40	; 0x28
    1894:	d107      	bne.n	18a6 <GPIO_Init+0xd6>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
    1896:	69bb      	ldr	r3, [r7, #24]
    1898:	f04f 0201 	mov.w	r2, #1
    189c:	fa02 f203 	lsl.w	r2, r2, r3
    18a0:	687b      	ldr	r3, [r7, #4]
    18a2:	615a      	str	r2, [r3, #20]
    18a4:	e00a      	b.n	18bc <GPIO_Init+0xec>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    18a6:	683b      	ldr	r3, [r7, #0]
    18a8:	78db      	ldrb	r3, [r3, #3]
    18aa:	2b48      	cmp	r3, #72	; 0x48
    18ac:	d106      	bne.n	18bc <GPIO_Init+0xec>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
    18ae:	69bb      	ldr	r3, [r7, #24]
    18b0:	f04f 0201 	mov.w	r2, #1
    18b4:	fa02 f203 	lsl.w	r2, r2, r3
    18b8:	687b      	ldr	r3, [r7, #4]
    18ba:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    18bc:	69bb      	ldr	r3, [r7, #24]
    18be:	f103 0301 	add.w	r3, r3, #1
    18c2:	61bb      	str	r3, [r7, #24]
    18c4:	69bb      	ldr	r3, [r7, #24]
    18c6:	2b07      	cmp	r3, #7
    18c8:	d9b7      	bls.n	183a <GPIO_Init+0x6a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
    18ca:	687b      	ldr	r3, [r7, #4]
    18cc:	697a      	ldr	r2, [r7, #20]
    18ce:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
    18d0:	683b      	ldr	r3, [r7, #0]
    18d2:	881b      	ldrh	r3, [r3, #0]
    18d4:	2bff      	cmp	r3, #255	; 0xff
    18d6:	d956      	bls.n	1986 <GPIO_Init+0x1b6>
  {
    tmpreg = GPIOx->CRH;
    18d8:	687b      	ldr	r3, [r7, #4]
    18da:	685b      	ldr	r3, [r3, #4]
    18dc:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    18de:	f04f 0300 	mov.w	r3, #0
    18e2:	61bb      	str	r3, [r7, #24]
    18e4:	e049      	b.n	197a <GPIO_Init+0x1aa>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
    18e6:	69bb      	ldr	r3, [r7, #24]
    18e8:	f103 0308 	add.w	r3, r3, #8
    18ec:	f04f 0201 	mov.w	r2, #1
    18f0:	fa02 f303 	lsl.w	r3, r2, r3
    18f4:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
    18f6:	683b      	ldr	r3, [r7, #0]
    18f8:	881b      	ldrh	r3, [r3, #0]
    18fa:	461a      	mov	r2, r3
    18fc:	68fb      	ldr	r3, [r7, #12]
    18fe:	ea02 0303 	and.w	r3, r2, r3
    1902:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
    1904:	693a      	ldr	r2, [r7, #16]
    1906:	68fb      	ldr	r3, [r7, #12]
    1908:	429a      	cmp	r2, r3
    190a:	d132      	bne.n	1972 <GPIO_Init+0x1a2>
      {
        pos = pinpos << 2;
    190c:	69bb      	ldr	r3, [r7, #24]
    190e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1912:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    1914:	68fb      	ldr	r3, [r7, #12]
    1916:	f04f 020f 	mov.w	r2, #15
    191a:	fa02 f303 	lsl.w	r3, r2, r3
    191e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
    1920:	68bb      	ldr	r3, [r7, #8]
    1922:	ea6f 0303 	mvn.w	r3, r3
    1926:	697a      	ldr	r2, [r7, #20]
    1928:	ea02 0303 	and.w	r3, r2, r3
    192c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    192e:	68fb      	ldr	r3, [r7, #12]
    1930:	69fa      	ldr	r2, [r7, #28]
    1932:	fa02 f303 	lsl.w	r3, r2, r3
    1936:	697a      	ldr	r2, [r7, #20]
    1938:	ea42 0303 	orr.w	r3, r2, r3
    193c:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    193e:	683b      	ldr	r3, [r7, #0]
    1940:	78db      	ldrb	r3, [r3, #3]
    1942:	2b28      	cmp	r3, #40	; 0x28
    1944:	d108      	bne.n	1958 <GPIO_Init+0x188>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1946:	69bb      	ldr	r3, [r7, #24]
    1948:	f103 0308 	add.w	r3, r3, #8
    194c:	f04f 0201 	mov.w	r2, #1
    1950:	fa02 f203 	lsl.w	r2, r2, r3
    1954:	687b      	ldr	r3, [r7, #4]
    1956:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1958:	683b      	ldr	r3, [r7, #0]
    195a:	78db      	ldrb	r3, [r3, #3]
    195c:	2b48      	cmp	r3, #72	; 0x48
    195e:	d108      	bne.n	1972 <GPIO_Init+0x1a2>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
    1960:	69bb      	ldr	r3, [r7, #24]
    1962:	f103 0308 	add.w	r3, r3, #8
    1966:	f04f 0201 	mov.w	r2, #1
    196a:	fa02 f203 	lsl.w	r2, r2, r3
    196e:	687b      	ldr	r3, [r7, #4]
    1970:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1972:	69bb      	ldr	r3, [r7, #24]
    1974:	f103 0301 	add.w	r3, r3, #1
    1978:	61bb      	str	r3, [r7, #24]
    197a:	69bb      	ldr	r3, [r7, #24]
    197c:	2b07      	cmp	r3, #7
    197e:	d9b2      	bls.n	18e6 <GPIO_Init+0x116>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
    1980:	687b      	ldr	r3, [r7, #4]
    1982:	697a      	ldr	r2, [r7, #20]
    1984:	605a      	str	r2, [r3, #4]
  }
}
    1986:	f107 0724 	add.w	r7, r7, #36	; 0x24
    198a:	46bd      	mov	sp, r7
    198c:	bc80      	pop	{r7}
    198e:	4770      	bx	lr

00001990 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
    1990:	b480      	push	{r7}
    1992:	b083      	sub	sp, #12
    1994:	af00      	add	r7, sp, #0
    1996:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
    1998:	687b      	ldr	r3, [r7, #4]
    199a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    199e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
    19a0:	687b      	ldr	r3, [r7, #4]
    19a2:	f04f 0202 	mov.w	r2, #2
    19a6:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
    19a8:	687b      	ldr	r3, [r7, #4]
    19aa:	f04f 0204 	mov.w	r2, #4
    19ae:	70da      	strb	r2, [r3, #3]
}
    19b0:	f107 070c 	add.w	r7, r7, #12
    19b4:	46bd      	mov	sp, r7
    19b6:	bc80      	pop	{r7}
    19b8:	4770      	bx	lr
    19ba:	bf00      	nop

000019bc <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    19bc:	b480      	push	{r7}
    19be:	b085      	sub	sp, #20
    19c0:	af00      	add	r7, sp, #0
    19c2:	6078      	str	r0, [r7, #4]
    19c4:	460b      	mov	r3, r1
    19c6:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    19c8:	f04f 0300 	mov.w	r3, #0
    19cc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
    19ce:	687b      	ldr	r3, [r7, #4]
    19d0:	689a      	ldr	r2, [r3, #8]
    19d2:	887b      	ldrh	r3, [r7, #2]
    19d4:	ea02 0303 	and.w	r3, r2, r3
    19d8:	2b00      	cmp	r3, #0
    19da:	d003      	beq.n	19e4 <GPIO_ReadInputDataBit+0x28>
  {
    bitstatus = (uint8_t)Bit_SET;
    19dc:	f04f 0301 	mov.w	r3, #1
    19e0:	73fb      	strb	r3, [r7, #15]
    19e2:	e002      	b.n	19ea <GPIO_ReadInputDataBit+0x2e>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    19e4:	f04f 0300 	mov.w	r3, #0
    19e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    19ea:	7bfb      	ldrb	r3, [r7, #15]
}
    19ec:	4618      	mov	r0, r3
    19ee:	f107 0714 	add.w	r7, r7, #20
    19f2:	46bd      	mov	sp, r7
    19f4:	bc80      	pop	{r7}
    19f6:	4770      	bx	lr

000019f8 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
    19f8:	b480      	push	{r7}
    19fa:	b083      	sub	sp, #12
    19fc:	af00      	add	r7, sp, #0
    19fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
    1a00:	687b      	ldr	r3, [r7, #4]
    1a02:	689b      	ldr	r3, [r3, #8]
    1a04:	b29b      	uxth	r3, r3
}
    1a06:	4618      	mov	r0, r3
    1a08:	f107 070c 	add.w	r7, r7, #12
    1a0c:	46bd      	mov	sp, r7
    1a0e:	bc80      	pop	{r7}
    1a10:	4770      	bx	lr
    1a12:	bf00      	nop

00001a14 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1a14:	b480      	push	{r7}
    1a16:	b085      	sub	sp, #20
    1a18:	af00      	add	r7, sp, #0
    1a1a:	6078      	str	r0, [r7, #4]
    1a1c:	460b      	mov	r3, r1
    1a1e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
    1a20:	f04f 0300 	mov.w	r3, #0
    1a24:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1a26:	687b      	ldr	r3, [r7, #4]
    1a28:	68da      	ldr	r2, [r3, #12]
    1a2a:	887b      	ldrh	r3, [r7, #2]
    1a2c:	ea02 0303 	and.w	r3, r2, r3
    1a30:	2b00      	cmp	r3, #0
    1a32:	d003      	beq.n	1a3c <GPIO_ReadOutputDataBit+0x28>
  {
    bitstatus = (uint8_t)Bit_SET;
    1a34:	f04f 0301 	mov.w	r3, #1
    1a38:	73fb      	strb	r3, [r7, #15]
    1a3a:	e002      	b.n	1a42 <GPIO_ReadOutputDataBit+0x2e>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1a3c:	f04f 0300 	mov.w	r3, #0
    1a40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    1a42:	7bfb      	ldrb	r3, [r7, #15]
}
    1a44:	4618      	mov	r0, r3
    1a46:	f107 0714 	add.w	r7, r7, #20
    1a4a:	46bd      	mov	sp, r7
    1a4c:	bc80      	pop	{r7}
    1a4e:	4770      	bx	lr

00001a50 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
    1a50:	b480      	push	{r7}
    1a52:	b083      	sub	sp, #12
    1a54:	af00      	add	r7, sp, #0
    1a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
    1a58:	687b      	ldr	r3, [r7, #4]
    1a5a:	68db      	ldr	r3, [r3, #12]
    1a5c:	b29b      	uxth	r3, r3
}
    1a5e:	4618      	mov	r0, r3
    1a60:	f107 070c 	add.w	r7, r7, #12
    1a64:	46bd      	mov	sp, r7
    1a66:	bc80      	pop	{r7}
    1a68:	4770      	bx	lr
    1a6a:	bf00      	nop

00001a6c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1a6c:	b480      	push	{r7}
    1a6e:	b083      	sub	sp, #12
    1a70:	af00      	add	r7, sp, #0
    1a72:	6078      	str	r0, [r7, #4]
    1a74:	460b      	mov	r3, r1
    1a76:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
    1a78:	887a      	ldrh	r2, [r7, #2]
    1a7a:	687b      	ldr	r3, [r7, #4]
    1a7c:	611a      	str	r2, [r3, #16]
}
    1a7e:	f107 070c 	add.w	r7, r7, #12
    1a82:	46bd      	mov	sp, r7
    1a84:	bc80      	pop	{r7}
    1a86:	4770      	bx	lr

00001a88 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1a88:	b480      	push	{r7}
    1a8a:	b083      	sub	sp, #12
    1a8c:	af00      	add	r7, sp, #0
    1a8e:	6078      	str	r0, [r7, #4]
    1a90:	460b      	mov	r3, r1
    1a92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
    1a94:	887a      	ldrh	r2, [r7, #2]
    1a96:	687b      	ldr	r3, [r7, #4]
    1a98:	615a      	str	r2, [r3, #20]
}
    1a9a:	f107 070c 	add.w	r7, r7, #12
    1a9e:	46bd      	mov	sp, r7
    1aa0:	bc80      	pop	{r7}
    1aa2:	4770      	bx	lr

00001aa4 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
    1aa4:	b480      	push	{r7}
    1aa6:	b083      	sub	sp, #12
    1aa8:	af00      	add	r7, sp, #0
    1aaa:	6078      	str	r0, [r7, #4]
    1aac:	4613      	mov	r3, r2
    1aae:	460a      	mov	r2, r1
    1ab0:	807a      	strh	r2, [r7, #2]
    1ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
    1ab4:	787b      	ldrb	r3, [r7, #1]
    1ab6:	2b00      	cmp	r3, #0
    1ab8:	d003      	beq.n	1ac2 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
    1aba:	887a      	ldrh	r2, [r7, #2]
    1abc:	687b      	ldr	r3, [r7, #4]
    1abe:	611a      	str	r2, [r3, #16]
    1ac0:	e002      	b.n	1ac8 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
    1ac2:	887a      	ldrh	r2, [r7, #2]
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	615a      	str	r2, [r3, #20]
  }
}
    1ac8:	f107 070c 	add.w	r7, r7, #12
    1acc:	46bd      	mov	sp, r7
    1ace:	bc80      	pop	{r7}
    1ad0:	4770      	bx	lr
    1ad2:	bf00      	nop

00001ad4 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
    1ad4:	b480      	push	{r7}
    1ad6:	b083      	sub	sp, #12
    1ad8:	af00      	add	r7, sp, #0
    1ada:	6078      	str	r0, [r7, #4]
    1adc:	460b      	mov	r3, r1
    1ade:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
    1ae0:	887a      	ldrh	r2, [r7, #2]
    1ae2:	687b      	ldr	r3, [r7, #4]
    1ae4:	60da      	str	r2, [r3, #12]
}
    1ae6:	f107 070c 	add.w	r7, r7, #12
    1aea:	46bd      	mov	sp, r7
    1aec:	bc80      	pop	{r7}
    1aee:	4770      	bx	lr

00001af0 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1af0:	b480      	push	{r7}
    1af2:	b085      	sub	sp, #20
    1af4:	af00      	add	r7, sp, #0
    1af6:	6078      	str	r0, [r7, #4]
    1af8:	460b      	mov	r3, r1
    1afa:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
    1afc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1b00:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
    1b02:	887b      	ldrh	r3, [r7, #2]
    1b04:	68fa      	ldr	r2, [r7, #12]
    1b06:	ea42 0303 	orr.w	r3, r2, r3
    1b0a:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    1b0c:	687b      	ldr	r3, [r7, #4]
    1b0e:	68fa      	ldr	r2, [r7, #12]
    1b10:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
    1b12:	887a      	ldrh	r2, [r7, #2]
    1b14:	687b      	ldr	r3, [r7, #4]
    1b16:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    1b18:	687b      	ldr	r3, [r7, #4]
    1b1a:	68fa      	ldr	r2, [r7, #12]
    1b1c:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    1b1e:	687b      	ldr	r3, [r7, #4]
    1b20:	699b      	ldr	r3, [r3, #24]
    1b22:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    1b24:	687b      	ldr	r3, [r7, #4]
    1b26:	699b      	ldr	r3, [r3, #24]
    1b28:	60fb      	str	r3, [r7, #12]
}
    1b2a:	f107 0714 	add.w	r7, r7, #20
    1b2e:	46bd      	mov	sp, r7
    1b30:	bc80      	pop	{r7}
    1b32:	4770      	bx	lr

00001b34 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1b34:	b480      	push	{r7}
    1b36:	b085      	sub	sp, #20
    1b38:	af00      	add	r7, sp, #0
    1b3a:	4602      	mov	r2, r0
    1b3c:	460b      	mov	r3, r1
    1b3e:	71fa      	strb	r2, [r7, #7]
    1b40:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
    1b42:	f04f 0300 	mov.w	r3, #0
    1b46:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
    1b48:	4b0e      	ldr	r3, [pc, #56]	; (1b84 <GPIO_EventOutputConfig+0x50>)
    1b4a:	681b      	ldr	r3, [r3, #0]
    1b4c:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
    1b4e:	68fa      	ldr	r2, [r7, #12]
    1b50:	f64f 7380 	movw	r3, #65408	; 0xff80
    1b54:	ea02 0303 	and.w	r3, r2, r3
    1b58:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
    1b5a:	79fb      	ldrb	r3, [r7, #7]
    1b5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1b60:	68fa      	ldr	r2, [r7, #12]
    1b62:	ea42 0303 	orr.w	r3, r2, r3
    1b66:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
    1b68:	79bb      	ldrb	r3, [r7, #6]
    1b6a:	68fa      	ldr	r2, [r7, #12]
    1b6c:	ea42 0303 	orr.w	r3, r2, r3
    1b70:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
    1b72:	4b04      	ldr	r3, [pc, #16]	; (1b84 <GPIO_EventOutputConfig+0x50>)
    1b74:	68fa      	ldr	r2, [r7, #12]
    1b76:	601a      	str	r2, [r3, #0]
}
    1b78:	f107 0714 	add.w	r7, r7, #20
    1b7c:	46bd      	mov	sp, r7
    1b7e:	bc80      	pop	{r7}
    1b80:	4770      	bx	lr
    1b82:	bf00      	nop
    1b84:	40010000 	.word	0x40010000

00001b88 <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
    1b88:	b480      	push	{r7}
    1b8a:	b083      	sub	sp, #12
    1b8c:	af00      	add	r7, sp, #0
    1b8e:	4603      	mov	r3, r0
    1b90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
    1b92:	4b04      	ldr	r3, [pc, #16]	; (1ba4 <GPIO_EventOutputCmd+0x1c>)
    1b94:	79fa      	ldrb	r2, [r7, #7]
    1b96:	601a      	str	r2, [r3, #0]
}
    1b98:	f107 070c 	add.w	r7, r7, #12
    1b9c:	46bd      	mov	sp, r7
    1b9e:	bc80      	pop	{r7}
    1ba0:	4770      	bx	lr
    1ba2:	bf00      	nop
    1ba4:	4220001c 	.word	0x4220001c

00001ba8 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
    1ba8:	b480      	push	{r7}
    1baa:	b087      	sub	sp, #28
    1bac:	af00      	add	r7, sp, #0
    1bae:	6078      	str	r0, [r7, #4]
    1bb0:	460b      	mov	r3, r1
    1bb2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
    1bb4:	f04f 0300 	mov.w	r3, #0
    1bb8:	613b      	str	r3, [r7, #16]
    1bba:	f04f 0300 	mov.w	r3, #0
    1bbe:	60fb      	str	r3, [r7, #12]
    1bc0:	f04f 0300 	mov.w	r3, #0
    1bc4:	617b      	str	r3, [r7, #20]
    1bc6:	f04f 0300 	mov.w	r3, #0
    1bca:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
    1bcc:	687b      	ldr	r3, [r7, #4]
    1bce:	2b00      	cmp	r3, #0
    1bd0:	da03      	bge.n	1bda <GPIO_PinRemapConfig+0x32>
  {
    tmpreg = AFIO->MAPR2;
    1bd2:	4b35      	ldr	r3, [pc, #212]	; (1ca8 <GPIO_PinRemapConfig+0x100>)
    1bd4:	69db      	ldr	r3, [r3, #28]
    1bd6:	617b      	str	r3, [r7, #20]
    1bd8:	e002      	b.n	1be0 <GPIO_PinRemapConfig+0x38>
  }
  else
  {
    tmpreg = AFIO->MAPR;
    1bda:	4b33      	ldr	r3, [pc, #204]	; (1ca8 <GPIO_PinRemapConfig+0x100>)
    1bdc:	685b      	ldr	r3, [r3, #4]
    1bde:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
    1be0:	687b      	ldr	r3, [r7, #4]
    1be2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    1be6:	ea4f 4313 	mov.w	r3, r3, lsr #16
    1bea:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
    1bec:	687b      	ldr	r3, [r7, #4]
    1bee:	ea4f 4303 	mov.w	r3, r3, lsl #16
    1bf2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    1bf6:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
    1bf8:	687b      	ldr	r3, [r7, #4]
    1bfa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    1bfe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
    1c02:	d10a      	bne.n	1c1a <GPIO_PinRemapConfig+0x72>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    1c04:	697b      	ldr	r3, [r7, #20]
    1c06:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    1c0a:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
    1c0c:	4b26      	ldr	r3, [pc, #152]	; (1ca8 <GPIO_PinRemapConfig+0x100>)
    1c0e:	4a26      	ldr	r2, [pc, #152]	; (1ca8 <GPIO_PinRemapConfig+0x100>)
    1c10:	6852      	ldr	r2, [r2, #4]
    1c12:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    1c16:	605a      	str	r2, [r3, #4]
    1c18:	e028      	b.n	1c6c <GPIO_PinRemapConfig+0xc4>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
    1c1a:	687b      	ldr	r3, [r7, #4]
    1c1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    1c20:	2b00      	cmp	r3, #0
    1c22:	d011      	beq.n	1c48 <GPIO_PinRemapConfig+0xa0>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    1c24:	68bb      	ldr	r3, [r7, #8]
    1c26:	f04f 0203 	mov.w	r2, #3
    1c2a:	fa02 f303 	lsl.w	r3, r2, r3
    1c2e:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
    1c30:	68fb      	ldr	r3, [r7, #12]
    1c32:	ea6f 0303 	mvn.w	r3, r3
    1c36:	697a      	ldr	r2, [r7, #20]
    1c38:	ea02 0303 	and.w	r3, r2, r3
    1c3c:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1c3e:	697b      	ldr	r3, [r7, #20]
    1c40:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1c44:	617b      	str	r3, [r7, #20]
    1c46:	e011      	b.n	1c6c <GPIO_PinRemapConfig+0xc4>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    1c48:	687b      	ldr	r3, [r7, #4]
    1c4a:	ea4f 5353 	mov.w	r3, r3, lsr #21
    1c4e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1c52:	693a      	ldr	r2, [r7, #16]
    1c54:	fa02 f303 	lsl.w	r3, r2, r3
    1c58:	ea6f 0303 	mvn.w	r3, r3
    1c5c:	697a      	ldr	r2, [r7, #20]
    1c5e:	ea02 0303 	and.w	r3, r2, r3
    1c62:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1c64:	697b      	ldr	r3, [r7, #20]
    1c66:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1c6a:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
    1c6c:	78fb      	ldrb	r3, [r7, #3]
    1c6e:	2b00      	cmp	r3, #0
    1c70:	d00b      	beq.n	1c8a <GPIO_PinRemapConfig+0xe2>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
    1c72:	687b      	ldr	r3, [r7, #4]
    1c74:	ea4f 5353 	mov.w	r3, r3, lsr #21
    1c78:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1c7c:	693a      	ldr	r2, [r7, #16]
    1c7e:	fa02 f303 	lsl.w	r3, r2, r3
    1c82:	697a      	ldr	r2, [r7, #20]
    1c84:	ea42 0303 	orr.w	r3, r2, r3
    1c88:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    1c8a:	687b      	ldr	r3, [r7, #4]
    1c8c:	2b00      	cmp	r3, #0
    1c8e:	da03      	bge.n	1c98 <GPIO_PinRemapConfig+0xf0>
  {
    AFIO->MAPR2 = tmpreg;
    1c90:	4b05      	ldr	r3, [pc, #20]	; (1ca8 <GPIO_PinRemapConfig+0x100>)
    1c92:	697a      	ldr	r2, [r7, #20]
    1c94:	61da      	str	r2, [r3, #28]
    1c96:	e002      	b.n	1c9e <GPIO_PinRemapConfig+0xf6>
  }
  else
  {
    AFIO->MAPR = tmpreg;
    1c98:	4b03      	ldr	r3, [pc, #12]	; (1ca8 <GPIO_PinRemapConfig+0x100>)
    1c9a:	697a      	ldr	r2, [r7, #20]
    1c9c:	605a      	str	r2, [r3, #4]
  }  
}
    1c9e:	f107 071c 	add.w	r7, r7, #28
    1ca2:	46bd      	mov	sp, r7
    1ca4:	bc80      	pop	{r7}
    1ca6:	4770      	bx	lr
    1ca8:	40010000 	.word	0x40010000

00001cac <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1cac:	b490      	push	{r4, r7}
    1cae:	b084      	sub	sp, #16
    1cb0:	af00      	add	r7, sp, #0
    1cb2:	4602      	mov	r2, r0
    1cb4:	460b      	mov	r3, r1
    1cb6:	71fa      	strb	r2, [r7, #7]
    1cb8:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
    1cba:	f04f 0300 	mov.w	r3, #0
    1cbe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
    1cc0:	79bb      	ldrb	r3, [r7, #6]
    1cc2:	f003 0303 	and.w	r3, r3, #3
    1cc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1cca:	f04f 020f 	mov.w	r2, #15
    1cce:	fa02 f303 	lsl.w	r3, r2, r3
    1cd2:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
    1cd4:	4b1b      	ldr	r3, [pc, #108]	; (1d44 <GPIO_EXTILineConfig+0x98>)
    1cd6:	79ba      	ldrb	r2, [r7, #6]
    1cd8:	ea4f 0292 	mov.w	r2, r2, lsr #2
    1cdc:	b2d2      	uxtb	r2, r2
    1cde:	4919      	ldr	r1, [pc, #100]	; (1d44 <GPIO_EXTILineConfig+0x98>)
    1ce0:	79b8      	ldrb	r0, [r7, #6]
    1ce2:	ea4f 0090 	mov.w	r0, r0, lsr #2
    1ce6:	b2c0      	uxtb	r0, r0
    1ce8:	f100 0002 	add.w	r0, r0, #2
    1cec:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
    1cf0:	68f9      	ldr	r1, [r7, #12]
    1cf2:	ea6f 0101 	mvn.w	r1, r1
    1cf6:	ea00 0101 	and.w	r1, r0, r1
    1cfa:	f102 0202 	add.w	r2, r2, #2
    1cfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
    1d02:	4b10      	ldr	r3, [pc, #64]	; (1d44 <GPIO_EXTILineConfig+0x98>)
    1d04:	79ba      	ldrb	r2, [r7, #6]
    1d06:	ea4f 0292 	mov.w	r2, r2, lsr #2
    1d0a:	b2d2      	uxtb	r2, r2
    1d0c:	490d      	ldr	r1, [pc, #52]	; (1d44 <GPIO_EXTILineConfig+0x98>)
    1d0e:	79b8      	ldrb	r0, [r7, #6]
    1d10:	ea4f 0090 	mov.w	r0, r0, lsr #2
    1d14:	b2c0      	uxtb	r0, r0
    1d16:	f100 0002 	add.w	r0, r0, #2
    1d1a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
    1d1e:	79fc      	ldrb	r4, [r7, #7]
    1d20:	79b9      	ldrb	r1, [r7, #6]
    1d22:	f001 0103 	and.w	r1, r1, #3
    1d26:	ea4f 0181 	mov.w	r1, r1, lsl #2
    1d2a:	fa04 f101 	lsl.w	r1, r4, r1
    1d2e:	ea40 0101 	orr.w	r1, r0, r1
    1d32:	f102 0202 	add.w	r2, r2, #2
    1d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1d3a:	f107 0710 	add.w	r7, r7, #16
    1d3e:	46bd      	mov	sp, r7
    1d40:	bc90      	pop	{r4, r7}
    1d42:	4770      	bx	lr
    1d44:	40010000 	.word	0x40010000

00001d48 <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
    1d48:	b480      	push	{r7}
    1d4a:	b083      	sub	sp, #12
    1d4c:	af00      	add	r7, sp, #0
    1d4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
    1d50:	4b03      	ldr	r3, [pc, #12]	; (1d60 <GPIO_ETH_MediaInterfaceConfig+0x18>)
    1d52:	687a      	ldr	r2, [r7, #4]
    1d54:	601a      	str	r2, [r3, #0]
}
    1d56:	f107 070c 	add.w	r7, r7, #12
    1d5a:	46bd      	mov	sp, r7
    1d5c:	bc80      	pop	{r7}
    1d5e:	4770      	bx	lr
    1d60:	422000dc 	.word	0x422000dc

00001d64 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
    1d64:	b580      	push	{r7, lr}
    1d66:	b082      	sub	sp, #8
    1d68:	af00      	add	r7, sp, #0
    1d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
    1d6c:	687a      	ldr	r2, [r7, #4]
    1d6e:	4b2b      	ldr	r3, [pc, #172]	; (1e1c <USART_DeInit+0xb8>)
    1d70:	429a      	cmp	r2, r3
    1d72:	d10c      	bne.n	1d8e <USART_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    1d74:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    1d78:	f04f 0101 	mov.w	r1, #1
    1d7c:	f7ff fb98 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
    1d80:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    1d84:	f04f 0100 	mov.w	r1, #0
    1d88:	f7ff fb92 	bl	14b0 <RCC_APB2PeriphResetCmd>
    1d8c:	e042      	b.n	1e14 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART2)
    1d8e:	687a      	ldr	r2, [r7, #4]
    1d90:	4b23      	ldr	r3, [pc, #140]	; (1e20 <USART_DeInit+0xbc>)
    1d92:	429a      	cmp	r2, r3
    1d94:	d10c      	bne.n	1db0 <USART_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    1d96:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    1d9a:	f04f 0101 	mov.w	r1, #1
    1d9e:	f7ff fba9 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
    1da2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    1da6:	f04f 0100 	mov.w	r1, #0
    1daa:	f7ff fba3 	bl	14f4 <RCC_APB1PeriphResetCmd>
    1dae:	e031      	b.n	1e14 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART3)
    1db0:	687a      	ldr	r2, [r7, #4]
    1db2:	4b1c      	ldr	r3, [pc, #112]	; (1e24 <USART_DeInit+0xc0>)
    1db4:	429a      	cmp	r2, r3
    1db6:	d10c      	bne.n	1dd2 <USART_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    1db8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    1dbc:	f04f 0101 	mov.w	r1, #1
    1dc0:	f7ff fb98 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
    1dc4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    1dc8:	f04f 0100 	mov.w	r1, #0
    1dcc:	f7ff fb92 	bl	14f4 <RCC_APB1PeriphResetCmd>
    1dd0:	e020      	b.n	1e14 <USART_DeInit+0xb0>
  }    
  else if (USARTx == UART4)
    1dd2:	687a      	ldr	r2, [r7, #4]
    1dd4:	4b14      	ldr	r3, [pc, #80]	; (1e28 <USART_DeInit+0xc4>)
    1dd6:	429a      	cmp	r2, r3
    1dd8:	d10c      	bne.n	1df4 <USART_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    1dda:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    1dde:	f04f 0101 	mov.w	r1, #1
    1de2:	f7ff fb87 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
    1de6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    1dea:	f04f 0100 	mov.w	r1, #0
    1dee:	f7ff fb81 	bl	14f4 <RCC_APB1PeriphResetCmd>
    1df2:	e00f      	b.n	1e14 <USART_DeInit+0xb0>
  }    
  else
  {
    if (USARTx == UART5)
    1df4:	687a      	ldr	r2, [r7, #4]
    1df6:	4b0d      	ldr	r3, [pc, #52]	; (1e2c <USART_DeInit+0xc8>)
    1df8:	429a      	cmp	r2, r3
    1dfa:	d10b      	bne.n	1e14 <USART_DeInit+0xb0>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    1dfc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    1e00:	f04f 0101 	mov.w	r1, #1
    1e04:	f7ff fb76 	bl	14f4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    1e08:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    1e0c:	f04f 0100 	mov.w	r1, #0
    1e10:	f7ff fb70 	bl	14f4 <RCC_APB1PeriphResetCmd>
    }
  }
}
    1e14:	f107 0708 	add.w	r7, r7, #8
    1e18:	46bd      	mov	sp, r7
    1e1a:	bd80      	pop	{r7, pc}
    1e1c:	40013800 	.word	0x40013800
    1e20:	40004400 	.word	0x40004400
    1e24:	40004800 	.word	0x40004800
    1e28:	40004c00 	.word	0x40004c00
    1e2c:	40005000 	.word	0x40005000

00001e30 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    1e30:	b580      	push	{r7, lr}
    1e32:	b08c      	sub	sp, #48	; 0x30
    1e34:	af00      	add	r7, sp, #0
    1e36:	6078      	str	r0, [r7, #4]
    1e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    1e3a:	f04f 0300 	mov.w	r3, #0
    1e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    1e40:	f04f 0300 	mov.w	r3, #0
    1e44:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
    1e46:	f04f 0300 	mov.w	r3, #0
    1e4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
    1e4c:	f04f 0300 	mov.w	r3, #0
    1e50:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
    1e52:	f04f 0300 	mov.w	r3, #0
    1e56:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
    1e58:	687b      	ldr	r3, [r7, #4]
    1e5a:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    1e5c:	687b      	ldr	r3, [r7, #4]
    1e5e:	8a1b      	ldrh	r3, [r3, #16]
    1e60:	b29b      	uxth	r3, r3
    1e62:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
    1e64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1e66:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    1e6a:	ea02 0303 	and.w	r3, r2, r3
    1e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
    1e70:	683b      	ldr	r3, [r7, #0]
    1e72:	88db      	ldrh	r3, [r3, #6]
    1e74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1e76:	ea42 0303 	orr.w	r3, r2, r3
    1e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    1e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1e7e:	b29a      	uxth	r2, r3
    1e80:	687b      	ldr	r3, [r7, #4]
    1e82:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
    1e84:	687b      	ldr	r3, [r7, #4]
    1e86:	899b      	ldrh	r3, [r3, #12]
    1e88:	b29b      	uxth	r3, r3
    1e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
    1e8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1e8e:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
    1e92:	ea02 0303 	and.w	r3, r2, r3
    1e96:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    1e98:	683b      	ldr	r3, [r7, #0]
    1e9a:	889a      	ldrh	r2, [r3, #4]
    1e9c:	683b      	ldr	r3, [r7, #0]
    1e9e:	891b      	ldrh	r3, [r3, #8]
    1ea0:	ea42 0303 	orr.w	r3, r2, r3
    1ea4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
    1ea6:	683b      	ldr	r3, [r7, #0]
    1ea8:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    1eaa:	ea42 0303 	orr.w	r3, r2, r3
    1eae:	b29b      	uxth	r3, r3
    1eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1eb2:	ea42 0303 	orr.w	r3, r2, r3
    1eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
    1eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1eba:	b29a      	uxth	r2, r3
    1ebc:	687b      	ldr	r3, [r7, #4]
    1ebe:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
    1ec0:	687b      	ldr	r3, [r7, #4]
    1ec2:	8a9b      	ldrh	r3, [r3, #20]
    1ec4:	b29b      	uxth	r3, r3
    1ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
    1ec8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1eca:	f64f 43ff 	movw	r3, #64767	; 0xfcff
    1ece:	ea02 0303 	and.w	r3, r2, r3
    1ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    1ed4:	683b      	ldr	r3, [r7, #0]
    1ed6:	899b      	ldrh	r3, [r3, #12]
    1ed8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1eda:	ea42 0303 	orr.w	r3, r2, r3
    1ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
    1ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ee2:	b29a      	uxth	r2, r3
    1ee4:	687b      	ldr	r3, [r7, #4]
    1ee6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
    1ee8:	f107 0308 	add.w	r3, r7, #8
    1eec:	4618      	mov	r0, r3
    1eee:	f7ff f9bb 	bl	1268 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
    1ef2:	69fa      	ldr	r2, [r7, #28]
    1ef4:	4b38      	ldr	r3, [pc, #224]	; (1fd8 <USART_Init+0x1a8>)
    1ef6:	429a      	cmp	r2, r3
    1ef8:	d102      	bne.n	1f00 <USART_Init+0xd0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    1efa:	697b      	ldr	r3, [r7, #20]
    1efc:	62bb      	str	r3, [r7, #40]	; 0x28
    1efe:	e001      	b.n	1f04 <USART_Init+0xd4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    1f00:	693b      	ldr	r3, [r7, #16]
    1f02:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    1f04:	687b      	ldr	r3, [r7, #4]
    1f06:	899b      	ldrh	r3, [r3, #12]
    1f08:	b29b      	uxth	r3, r3
    1f0a:	b29b      	uxth	r3, r3
    1f0c:	b21b      	sxth	r3, r3
    1f0e:	2b00      	cmp	r3, #0
    1f10:	da0f      	bge.n	1f32 <USART_Init+0x102>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
    1f12:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1f14:	4613      	mov	r3, r2
    1f16:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1f1a:	189b      	adds	r3, r3, r2
    1f1c:	ea4f 0283 	mov.w	r2, r3, lsl #2
    1f20:	189a      	adds	r2, r3, r2
    1f22:	683b      	ldr	r3, [r7, #0]
    1f24:	681b      	ldr	r3, [r3, #0]
    1f26:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1f2a:	fbb2 f3f3 	udiv	r3, r2, r3
    1f2e:	627b      	str	r3, [r7, #36]	; 0x24
    1f30:	e00e      	b.n	1f50 <USART_Init+0x120>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
    1f32:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1f34:	4613      	mov	r3, r2
    1f36:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1f3a:	189b      	adds	r3, r3, r2
    1f3c:	ea4f 0283 	mov.w	r2, r3, lsl #2
    1f40:	189a      	adds	r2, r3, r2
    1f42:	683b      	ldr	r3, [r7, #0]
    1f44:	681b      	ldr	r3, [r3, #0]
    1f46:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1f4a:	fbb2 f3f3 	udiv	r3, r2, r3
    1f4e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
    1f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1f52:	4b22      	ldr	r3, [pc, #136]	; (1fdc <USART_Init+0x1ac>)
    1f54:	fba3 1302 	umull	r1, r3, r3, r2
    1f58:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1f5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1f60:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
    1f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1f64:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1f68:	f04f 0264 	mov.w	r2, #100	; 0x64
    1f6c:	fb02 f303 	mul.w	r3, r2, r3
    1f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1f72:	1ad3      	subs	r3, r2, r3
    1f74:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
    1f76:	687b      	ldr	r3, [r7, #4]
    1f78:	899b      	ldrh	r3, [r3, #12]
    1f7a:	b29b      	uxth	r3, r3
    1f7c:	b29b      	uxth	r3, r3
    1f7e:	b21b      	sxth	r3, r3
    1f80:	2b00      	cmp	r3, #0
    1f82:	da10      	bge.n	1fa6 <USART_Init+0x176>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
    1f84:	6a3b      	ldr	r3, [r7, #32]
    1f86:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1f8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
    1f8e:	4b13      	ldr	r3, [pc, #76]	; (1fdc <USART_Init+0x1ac>)
    1f90:	fba3 1302 	umull	r1, r3, r3, r2
    1f94:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1f98:	f003 0307 	and.w	r3, r3, #7
    1f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1f9e:	ea42 0303 	orr.w	r3, r2, r3
    1fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    1fa4:	e00f      	b.n	1fc6 <USART_Init+0x196>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
    1fa6:	6a3b      	ldr	r3, [r7, #32]
    1fa8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    1fac:	f103 0232 	add.w	r2, r3, #50	; 0x32
    1fb0:	4b0a      	ldr	r3, [pc, #40]	; (1fdc <USART_Init+0x1ac>)
    1fb2:	fba3 1302 	umull	r1, r3, r3, r2
    1fb6:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1fba:	f003 030f 	and.w	r3, r3, #15
    1fbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1fc0:	ea42 0303 	orr.w	r3, r2, r3
    1fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
    1fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1fc8:	b29a      	uxth	r2, r3
    1fca:	687b      	ldr	r3, [r7, #4]
    1fcc:	811a      	strh	r2, [r3, #8]
}
    1fce:	f107 0730 	add.w	r7, r7, #48	; 0x30
    1fd2:	46bd      	mov	sp, r7
    1fd4:	bd80      	pop	{r7, pc}
    1fd6:	bf00      	nop
    1fd8:	40013800 	.word	0x40013800
    1fdc:	51eb851f 	.word	0x51eb851f

00001fe0 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
    1fe0:	b480      	push	{r7}
    1fe2:	b083      	sub	sp, #12
    1fe4:	af00      	add	r7, sp, #0
    1fe6:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
    1fe8:	687b      	ldr	r3, [r7, #4]
    1fea:	f44f 5216 	mov.w	r2, #9600	; 0x2580
    1fee:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
    1ff0:	687b      	ldr	r3, [r7, #4]
    1ff2:	f04f 0200 	mov.w	r2, #0
    1ff6:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
    1ff8:	687b      	ldr	r3, [r7, #4]
    1ffa:	f04f 0200 	mov.w	r2, #0
    1ffe:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
    2000:	687b      	ldr	r3, [r7, #4]
    2002:	f04f 0200 	mov.w	r2, #0
    2006:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    2008:	687b      	ldr	r3, [r7, #4]
    200a:	f04f 020c 	mov.w	r2, #12
    200e:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
    2010:	687b      	ldr	r3, [r7, #4]
    2012:	f04f 0200 	mov.w	r2, #0
    2016:	819a      	strh	r2, [r3, #12]
}
    2018:	f107 070c 	add.w	r7, r7, #12
    201c:	46bd      	mov	sp, r7
    201e:	bc80      	pop	{r7}
    2020:	4770      	bx	lr
    2022:	bf00      	nop

00002024 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    2024:	b480      	push	{r7}
    2026:	b085      	sub	sp, #20
    2028:	af00      	add	r7, sp, #0
    202a:	6078      	str	r0, [r7, #4]
    202c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
    202e:	f04f 0300 	mov.w	r3, #0
    2032:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    2034:	687b      	ldr	r3, [r7, #4]
    2036:	8a1b      	ldrh	r3, [r3, #16]
    2038:	b29b      	uxth	r3, r3
    203a:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
    203c:	68fa      	ldr	r2, [r7, #12]
    203e:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
    2042:	ea02 0303 	and.w	r3, r2, r3
    2046:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    2048:	683b      	ldr	r3, [r7, #0]
    204a:	881a      	ldrh	r2, [r3, #0]
    204c:	683b      	ldr	r3, [r7, #0]
    204e:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
    2050:	ea42 0303 	orr.w	r3, r2, r3
    2054:	b29a      	uxth	r2, r3
    2056:	683b      	ldr	r3, [r7, #0]
    2058:	889b      	ldrh	r3, [r3, #4]
    205a:	ea42 0303 	orr.w	r3, r2, r3
    205e:	b29a      	uxth	r2, r3
    2060:	683b      	ldr	r3, [r7, #0]
    2062:	88db      	ldrh	r3, [r3, #6]
    2064:	ea42 0303 	orr.w	r3, r2, r3
    2068:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    206a:	68fa      	ldr	r2, [r7, #12]
    206c:	ea42 0303 	orr.w	r3, r2, r3
    2070:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    2072:	68fb      	ldr	r3, [r7, #12]
    2074:	b29a      	uxth	r2, r3
    2076:	687b      	ldr	r3, [r7, #4]
    2078:	821a      	strh	r2, [r3, #16]
}
    207a:	f107 0714 	add.w	r7, r7, #20
    207e:	46bd      	mov	sp, r7
    2080:	bc80      	pop	{r7}
    2082:	4770      	bx	lr

00002084 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    2084:	b480      	push	{r7}
    2086:	b083      	sub	sp, #12
    2088:	af00      	add	r7, sp, #0
    208a:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
    208c:	687b      	ldr	r3, [r7, #4]
    208e:	f04f 0200 	mov.w	r2, #0
    2092:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
    2094:	687b      	ldr	r3, [r7, #4]
    2096:	f04f 0200 	mov.w	r2, #0
    209a:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
    209c:	687b      	ldr	r3, [r7, #4]
    209e:	f04f 0200 	mov.w	r2, #0
    20a2:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
    20a4:	687b      	ldr	r3, [r7, #4]
    20a6:	f04f 0200 	mov.w	r2, #0
    20aa:	80da      	strh	r2, [r3, #6]
}
    20ac:	f107 070c 	add.w	r7, r7, #12
    20b0:	46bd      	mov	sp, r7
    20b2:	bc80      	pop	{r7}
    20b4:	4770      	bx	lr
    20b6:	bf00      	nop

000020b8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    20b8:	b480      	push	{r7}
    20ba:	b083      	sub	sp, #12
    20bc:	af00      	add	r7, sp, #0
    20be:	6078      	str	r0, [r7, #4]
    20c0:	460b      	mov	r3, r1
    20c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    20c4:	78fb      	ldrb	r3, [r7, #3]
    20c6:	2b00      	cmp	r3, #0
    20c8:	d008      	beq.n	20dc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
    20ca:	687b      	ldr	r3, [r7, #4]
    20cc:	899b      	ldrh	r3, [r3, #12]
    20ce:	b29b      	uxth	r3, r3
    20d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    20d4:	b29a      	uxth	r2, r3
    20d6:	687b      	ldr	r3, [r7, #4]
    20d8:	819a      	strh	r2, [r3, #12]
    20da:	e007      	b.n	20ec <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
    20dc:	687b      	ldr	r3, [r7, #4]
    20de:	899b      	ldrh	r3, [r3, #12]
    20e0:	b29b      	uxth	r3, r3
    20e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    20e6:	b29a      	uxth	r2, r3
    20e8:	687b      	ldr	r3, [r7, #4]
    20ea:	819a      	strh	r2, [r3, #12]
  }
}
    20ec:	f107 070c 	add.w	r7, r7, #12
    20f0:	46bd      	mov	sp, r7
    20f2:	bc80      	pop	{r7}
    20f4:	4770      	bx	lr
    20f6:	bf00      	nop

000020f8 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
    20f8:	b480      	push	{r7}
    20fa:	b087      	sub	sp, #28
    20fc:	af00      	add	r7, sp, #0
    20fe:	6078      	str	r0, [r7, #4]
    2100:	4613      	mov	r3, r2
    2102:	460a      	mov	r2, r1
    2104:	807a      	strh	r2, [r7, #2]
    2106:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
    2108:	f04f 0300 	mov.w	r3, #0
    210c:	613b      	str	r3, [r7, #16]
    210e:	f04f 0300 	mov.w	r3, #0
    2112:	60fb      	str	r3, [r7, #12]
    2114:	f04f 0300 	mov.w	r3, #0
    2118:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
    211a:	f04f 0300 	mov.w	r3, #0
    211e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
    2120:	687b      	ldr	r3, [r7, #4]
    2122:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    2124:	887b      	ldrh	r3, [r7, #2]
    2126:	b2db      	uxtb	r3, r3
    2128:	ea4f 1353 	mov.w	r3, r3, lsr #5
    212c:	b2db      	uxtb	r3, r3
    212e:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
    2130:	887b      	ldrh	r3, [r7, #2]
    2132:	f003 031f 	and.w	r3, r3, #31
    2136:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
    2138:	68fb      	ldr	r3, [r7, #12]
    213a:	f04f 0201 	mov.w	r2, #1
    213e:	fa02 f303 	lsl.w	r3, r2, r3
    2142:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
    2144:	693b      	ldr	r3, [r7, #16]
    2146:	2b01      	cmp	r3, #1
    2148:	d104      	bne.n	2154 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x0C;
    214a:	697b      	ldr	r3, [r7, #20]
    214c:	f103 030c 	add.w	r3, r3, #12
    2150:	617b      	str	r3, [r7, #20]
    2152:	e00b      	b.n	216c <USART_ITConfig+0x74>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
    2154:	693b      	ldr	r3, [r7, #16]
    2156:	2b02      	cmp	r3, #2
    2158:	d104      	bne.n	2164 <USART_ITConfig+0x6c>
  {
    usartxbase += 0x10;
    215a:	697b      	ldr	r3, [r7, #20]
    215c:	f103 0310 	add.w	r3, r3, #16
    2160:	617b      	str	r3, [r7, #20]
    2162:	e003      	b.n	216c <USART_ITConfig+0x74>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
    2164:	697b      	ldr	r3, [r7, #20]
    2166:	f103 0314 	add.w	r3, r3, #20
    216a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
    216c:	787b      	ldrb	r3, [r7, #1]
    216e:	2b00      	cmp	r3, #0
    2170:	d007      	beq.n	2182 <USART_ITConfig+0x8a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
    2172:	697b      	ldr	r3, [r7, #20]
    2174:	697a      	ldr	r2, [r7, #20]
    2176:	6811      	ldr	r1, [r2, #0]
    2178:	68ba      	ldr	r2, [r7, #8]
    217a:	ea41 0202 	orr.w	r2, r1, r2
    217e:	601a      	str	r2, [r3, #0]
    2180:	e008      	b.n	2194 <USART_ITConfig+0x9c>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
    2182:	697b      	ldr	r3, [r7, #20]
    2184:	697a      	ldr	r2, [r7, #20]
    2186:	6811      	ldr	r1, [r2, #0]
    2188:	68ba      	ldr	r2, [r7, #8]
    218a:	ea6f 0202 	mvn.w	r2, r2
    218e:	ea01 0202 	and.w	r2, r1, r2
    2192:	601a      	str	r2, [r3, #0]
  }
}
    2194:	f107 071c 	add.w	r7, r7, #28
    2198:	46bd      	mov	sp, r7
    219a:	bc80      	pop	{r7}
    219c:	4770      	bx	lr
    219e:	bf00      	nop

000021a0 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
    21a0:	b480      	push	{r7}
    21a2:	b083      	sub	sp, #12
    21a4:	af00      	add	r7, sp, #0
    21a6:	6078      	str	r0, [r7, #4]
    21a8:	4613      	mov	r3, r2
    21aa:	460a      	mov	r2, r1
    21ac:	807a      	strh	r2, [r7, #2]
    21ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
    21b0:	787b      	ldrb	r3, [r7, #1]
    21b2:	2b00      	cmp	r3, #0
    21b4:	d009      	beq.n	21ca <USART_DMACmd+0x2a>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
    21b6:	687b      	ldr	r3, [r7, #4]
    21b8:	8a9b      	ldrh	r3, [r3, #20]
    21ba:	b29a      	uxth	r2, r3
    21bc:	887b      	ldrh	r3, [r7, #2]
    21be:	ea42 0303 	orr.w	r3, r2, r3
    21c2:	b29a      	uxth	r2, r3
    21c4:	687b      	ldr	r3, [r7, #4]
    21c6:	829a      	strh	r2, [r3, #20]
    21c8:	e00b      	b.n	21e2 <USART_DMACmd+0x42>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
    21ca:	687b      	ldr	r3, [r7, #4]
    21cc:	8a9b      	ldrh	r3, [r3, #20]
    21ce:	b29a      	uxth	r2, r3
    21d0:	887b      	ldrh	r3, [r7, #2]
    21d2:	ea6f 0303 	mvn.w	r3, r3
    21d6:	b29b      	uxth	r3, r3
    21d8:	ea02 0303 	and.w	r3, r2, r3
    21dc:	b29a      	uxth	r2, r3
    21de:	687b      	ldr	r3, [r7, #4]
    21e0:	829a      	strh	r2, [r3, #20]
  }
}
    21e2:	f107 070c 	add.w	r7, r7, #12
    21e6:	46bd      	mov	sp, r7
    21e8:	bc80      	pop	{r7}
    21ea:	4770      	bx	lr

000021ec <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
    21ec:	b480      	push	{r7}
    21ee:	b083      	sub	sp, #12
    21f0:	af00      	add	r7, sp, #0
    21f2:	6078      	str	r0, [r7, #4]
    21f4:	460b      	mov	r3, r1
    21f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
    21f8:	687b      	ldr	r3, [r7, #4]
    21fa:	8a1b      	ldrh	r3, [r3, #16]
    21fc:	b29b      	uxth	r3, r3
    21fe:	f023 030f 	bic.w	r3, r3, #15
    2202:	b29a      	uxth	r2, r3
    2204:	687b      	ldr	r3, [r7, #4]
    2206:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
    2208:	687b      	ldr	r3, [r7, #4]
    220a:	8a1b      	ldrh	r3, [r3, #16]
    220c:	b29a      	uxth	r2, r3
    220e:	78fb      	ldrb	r3, [r7, #3]
    2210:	b29b      	uxth	r3, r3
    2212:	ea42 0303 	orr.w	r3, r2, r3
    2216:	b29a      	uxth	r2, r3
    2218:	687b      	ldr	r3, [r7, #4]
    221a:	821a      	strh	r2, [r3, #16]
}
    221c:	f107 070c 	add.w	r7, r7, #12
    2220:	46bd      	mov	sp, r7
    2222:	bc80      	pop	{r7}
    2224:	4770      	bx	lr
    2226:	bf00      	nop

00002228 <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
    2228:	b480      	push	{r7}
    222a:	b083      	sub	sp, #12
    222c:	af00      	add	r7, sp, #0
    222e:	6078      	str	r0, [r7, #4]
    2230:	460b      	mov	r3, r1
    2232:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
    2234:	687b      	ldr	r3, [r7, #4]
    2236:	899b      	ldrh	r3, [r3, #12]
    2238:	b29b      	uxth	r3, r3
    223a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    223e:	b29a      	uxth	r2, r3
    2240:	687b      	ldr	r3, [r7, #4]
    2242:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
    2244:	687b      	ldr	r3, [r7, #4]
    2246:	899b      	ldrh	r3, [r3, #12]
    2248:	b29a      	uxth	r2, r3
    224a:	887b      	ldrh	r3, [r7, #2]
    224c:	ea42 0303 	orr.w	r3, r2, r3
    2250:	b29a      	uxth	r2, r3
    2252:	687b      	ldr	r3, [r7, #4]
    2254:	819a      	strh	r2, [r3, #12]
}
    2256:	f107 070c 	add.w	r7, r7, #12
    225a:	46bd      	mov	sp, r7
    225c:	bc80      	pop	{r7}
    225e:	4770      	bx	lr

00002260 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2260:	b480      	push	{r7}
    2262:	b083      	sub	sp, #12
    2264:	af00      	add	r7, sp, #0
    2266:	6078      	str	r0, [r7, #4]
    2268:	460b      	mov	r3, r1
    226a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
    226c:	78fb      	ldrb	r3, [r7, #3]
    226e:	2b00      	cmp	r3, #0
    2270:	d008      	beq.n	2284 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
    2272:	687b      	ldr	r3, [r7, #4]
    2274:	899b      	ldrh	r3, [r3, #12]
    2276:	b29b      	uxth	r3, r3
    2278:	f043 0302 	orr.w	r3, r3, #2
    227c:	b29a      	uxth	r2, r3
    227e:	687b      	ldr	r3, [r7, #4]
    2280:	819a      	strh	r2, [r3, #12]
    2282:	e007      	b.n	2294 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	899b      	ldrh	r3, [r3, #12]
    2288:	b29b      	uxth	r3, r3
    228a:	f023 0302 	bic.w	r3, r3, #2
    228e:	b29a      	uxth	r2, r3
    2290:	687b      	ldr	r3, [r7, #4]
    2292:	819a      	strh	r2, [r3, #12]
  }
}
    2294:	f107 070c 	add.w	r7, r7, #12
    2298:	46bd      	mov	sp, r7
    229a:	bc80      	pop	{r7}
    229c:	4770      	bx	lr
    229e:	bf00      	nop

000022a0 <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
    22a0:	b480      	push	{r7}
    22a2:	b083      	sub	sp, #12
    22a4:	af00      	add	r7, sp, #0
    22a6:	6078      	str	r0, [r7, #4]
    22a8:	460b      	mov	r3, r1
    22aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
    22ac:	687b      	ldr	r3, [r7, #4]
    22ae:	8a1b      	ldrh	r3, [r3, #16]
    22b0:	b29b      	uxth	r3, r3
    22b2:	f023 0320 	bic.w	r3, r3, #32
    22b6:	b29a      	uxth	r2, r3
    22b8:	687b      	ldr	r3, [r7, #4]
    22ba:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
    22bc:	687b      	ldr	r3, [r7, #4]
    22be:	8a1b      	ldrh	r3, [r3, #16]
    22c0:	b29a      	uxth	r2, r3
    22c2:	887b      	ldrh	r3, [r7, #2]
    22c4:	ea42 0303 	orr.w	r3, r2, r3
    22c8:	b29a      	uxth	r2, r3
    22ca:	687b      	ldr	r3, [r7, #4]
    22cc:	821a      	strh	r2, [r3, #16]
}
    22ce:	f107 070c 	add.w	r7, r7, #12
    22d2:	46bd      	mov	sp, r7
    22d4:	bc80      	pop	{r7}
    22d6:	4770      	bx	lr

000022d8 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    22d8:	b480      	push	{r7}
    22da:	b083      	sub	sp, #12
    22dc:	af00      	add	r7, sp, #0
    22de:	6078      	str	r0, [r7, #4]
    22e0:	460b      	mov	r3, r1
    22e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    22e4:	78fb      	ldrb	r3, [r7, #3]
    22e6:	2b00      	cmp	r3, #0
    22e8:	d008      	beq.n	22fc <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
    22ea:	687b      	ldr	r3, [r7, #4]
    22ec:	8a1b      	ldrh	r3, [r3, #16]
    22ee:	b29b      	uxth	r3, r3
    22f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    22f4:	b29a      	uxth	r2, r3
    22f6:	687b      	ldr	r3, [r7, #4]
    22f8:	821a      	strh	r2, [r3, #16]
    22fa:	e007      	b.n	230c <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
    22fc:	687b      	ldr	r3, [r7, #4]
    22fe:	8a1b      	ldrh	r3, [r3, #16]
    2300:	b29b      	uxth	r3, r3
    2302:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    2306:	b29a      	uxth	r2, r3
    2308:	687b      	ldr	r3, [r7, #4]
    230a:	821a      	strh	r2, [r3, #16]
  }
}
    230c:	f107 070c 	add.w	r7, r7, #12
    2310:	46bd      	mov	sp, r7
    2312:	bc80      	pop	{r7}
    2314:	4770      	bx	lr
    2316:	bf00      	nop

00002318 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    2318:	b480      	push	{r7}
    231a:	b083      	sub	sp, #12
    231c:	af00      	add	r7, sp, #0
    231e:	6078      	str	r0, [r7, #4]
    2320:	460b      	mov	r3, r1
    2322:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
    2324:	887b      	ldrh	r3, [r7, #2]
    2326:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    232a:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    232e:	b29a      	uxth	r2, r3
    2330:	687b      	ldr	r3, [r7, #4]
    2332:	809a      	strh	r2, [r3, #4]
}
    2334:	f107 070c 	add.w	r7, r7, #12
    2338:	46bd      	mov	sp, r7
    233a:	bc80      	pop	{r7}
    233c:	4770      	bx	lr
    233e:	bf00      	nop

00002340 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
    2340:	b480      	push	{r7}
    2342:	b083      	sub	sp, #12
    2344:	af00      	add	r7, sp, #0
    2346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
    2348:	687b      	ldr	r3, [r7, #4]
    234a:	889b      	ldrh	r3, [r3, #4]
    234c:	b29b      	uxth	r3, r3
    234e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    2352:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    2356:	b29b      	uxth	r3, r3
}
    2358:	4618      	mov	r0, r3
    235a:	f107 070c 	add.w	r7, r7, #12
    235e:	46bd      	mov	sp, r7
    2360:	bc80      	pop	{r7}
    2362:	4770      	bx	lr

00002364 <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
    2364:	b480      	push	{r7}
    2366:	b083      	sub	sp, #12
    2368:	af00      	add	r7, sp, #0
    236a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
    236c:	687b      	ldr	r3, [r7, #4]
    236e:	899b      	ldrh	r3, [r3, #12]
    2370:	b29b      	uxth	r3, r3
    2372:	f043 0301 	orr.w	r3, r3, #1
    2376:	b29a      	uxth	r2, r3
    2378:	687b      	ldr	r3, [r7, #4]
    237a:	819a      	strh	r2, [r3, #12]
}
    237c:	f107 070c 	add.w	r7, r7, #12
    2380:	46bd      	mov	sp, r7
    2382:	bc80      	pop	{r7}
    2384:	4770      	bx	lr
    2386:	bf00      	nop

00002388 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
    2388:	b480      	push	{r7}
    238a:	b083      	sub	sp, #12
    238c:	af00      	add	r7, sp, #0
    238e:	6078      	str	r0, [r7, #4]
    2390:	460b      	mov	r3, r1
    2392:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
    2394:	687b      	ldr	r3, [r7, #4]
    2396:	8b1b      	ldrh	r3, [r3, #24]
    2398:	b29b      	uxth	r3, r3
    239a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    239e:	b29a      	uxth	r2, r3
    23a0:	687b      	ldr	r3, [r7, #4]
    23a2:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
    23a4:	687b      	ldr	r3, [r7, #4]
    23a6:	8b1b      	ldrh	r3, [r3, #24]
    23a8:	b29a      	uxth	r2, r3
    23aa:	78fb      	ldrb	r3, [r7, #3]
    23ac:	b29b      	uxth	r3, r3
    23ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
    23b2:	b29b      	uxth	r3, r3
    23b4:	ea42 0303 	orr.w	r3, r2, r3
    23b8:	b29a      	uxth	r2, r3
    23ba:	687b      	ldr	r3, [r7, #4]
    23bc:	831a      	strh	r2, [r3, #24]
}
    23be:	f107 070c 	add.w	r7, r7, #12
    23c2:	46bd      	mov	sp, r7
    23c4:	bc80      	pop	{r7}
    23c6:	4770      	bx	lr

000023c8 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
    23c8:	b480      	push	{r7}
    23ca:	b083      	sub	sp, #12
    23cc:	af00      	add	r7, sp, #0
    23ce:	6078      	str	r0, [r7, #4]
    23d0:	460b      	mov	r3, r1
    23d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
    23d4:	687b      	ldr	r3, [r7, #4]
    23d6:	8b1b      	ldrh	r3, [r3, #24]
    23d8:	b29b      	uxth	r3, r3
    23da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    23de:	b29a      	uxth	r2, r3
    23e0:	687b      	ldr	r3, [r7, #4]
    23e2:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
    23e4:	687b      	ldr	r3, [r7, #4]
    23e6:	8b1b      	ldrh	r3, [r3, #24]
    23e8:	b29a      	uxth	r2, r3
    23ea:	78fb      	ldrb	r3, [r7, #3]
    23ec:	b29b      	uxth	r3, r3
    23ee:	ea42 0303 	orr.w	r3, r2, r3
    23f2:	b29a      	uxth	r2, r3
    23f4:	687b      	ldr	r3, [r7, #4]
    23f6:	831a      	strh	r2, [r3, #24]
}
    23f8:	f107 070c 	add.w	r7, r7, #12
    23fc:	46bd      	mov	sp, r7
    23fe:	bc80      	pop	{r7}
    2400:	4770      	bx	lr
    2402:	bf00      	nop

00002404 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2404:	b480      	push	{r7}
    2406:	b083      	sub	sp, #12
    2408:	af00      	add	r7, sp, #0
    240a:	6078      	str	r0, [r7, #4]
    240c:	460b      	mov	r3, r1
    240e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2410:	78fb      	ldrb	r3, [r7, #3]
    2412:	2b00      	cmp	r3, #0
    2414:	d008      	beq.n	2428 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
    2416:	687b      	ldr	r3, [r7, #4]
    2418:	8a9b      	ldrh	r3, [r3, #20]
    241a:	b29b      	uxth	r3, r3
    241c:	f043 0320 	orr.w	r3, r3, #32
    2420:	b29a      	uxth	r2, r3
    2422:	687b      	ldr	r3, [r7, #4]
    2424:	829a      	strh	r2, [r3, #20]
    2426:	e007      	b.n	2438 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
    2428:	687b      	ldr	r3, [r7, #4]
    242a:	8a9b      	ldrh	r3, [r3, #20]
    242c:	b29b      	uxth	r3, r3
    242e:	f023 0320 	bic.w	r3, r3, #32
    2432:	b29a      	uxth	r2, r3
    2434:	687b      	ldr	r3, [r7, #4]
    2436:	829a      	strh	r2, [r3, #20]
  }
}
    2438:	f107 070c 	add.w	r7, r7, #12
    243c:	46bd      	mov	sp, r7
    243e:	bc80      	pop	{r7}
    2440:	4770      	bx	lr
    2442:	bf00      	nop

00002444 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2444:	b480      	push	{r7}
    2446:	b083      	sub	sp, #12
    2448:	af00      	add	r7, sp, #0
    244a:	6078      	str	r0, [r7, #4]
    244c:	460b      	mov	r3, r1
    244e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2450:	78fb      	ldrb	r3, [r7, #3]
    2452:	2b00      	cmp	r3, #0
    2454:	d008      	beq.n	2468 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
    2456:	687b      	ldr	r3, [r7, #4]
    2458:	8a9b      	ldrh	r3, [r3, #20]
    245a:	b29b      	uxth	r3, r3
    245c:	f043 0310 	orr.w	r3, r3, #16
    2460:	b29a      	uxth	r2, r3
    2462:	687b      	ldr	r3, [r7, #4]
    2464:	829a      	strh	r2, [r3, #20]
    2466:	e007      	b.n	2478 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
    2468:	687b      	ldr	r3, [r7, #4]
    246a:	8a9b      	ldrh	r3, [r3, #20]
    246c:	b29b      	uxth	r3, r3
    246e:	f023 0310 	bic.w	r3, r3, #16
    2472:	b29a      	uxth	r2, r3
    2474:	687b      	ldr	r3, [r7, #4]
    2476:	829a      	strh	r2, [r3, #20]
  }
}
    2478:	f107 070c 	add.w	r7, r7, #12
    247c:	46bd      	mov	sp, r7
    247e:	bc80      	pop	{r7}
    2480:	4770      	bx	lr
    2482:	bf00      	nop

00002484 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2484:	b480      	push	{r7}
    2486:	b083      	sub	sp, #12
    2488:	af00      	add	r7, sp, #0
    248a:	6078      	str	r0, [r7, #4]
    248c:	460b      	mov	r3, r1
    248e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2490:	78fb      	ldrb	r3, [r7, #3]
    2492:	2b00      	cmp	r3, #0
    2494:	d008      	beq.n	24a8 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
    2496:	687b      	ldr	r3, [r7, #4]
    2498:	8a9b      	ldrh	r3, [r3, #20]
    249a:	b29b      	uxth	r3, r3
    249c:	f043 0308 	orr.w	r3, r3, #8
    24a0:	b29a      	uxth	r2, r3
    24a2:	687b      	ldr	r3, [r7, #4]
    24a4:	829a      	strh	r2, [r3, #20]
    24a6:	e007      	b.n	24b8 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
    24a8:	687b      	ldr	r3, [r7, #4]
    24aa:	8a9b      	ldrh	r3, [r3, #20]
    24ac:	b29b      	uxth	r3, r3
    24ae:	f023 0308 	bic.w	r3, r3, #8
    24b2:	b29a      	uxth	r2, r3
    24b4:	687b      	ldr	r3, [r7, #4]
    24b6:	829a      	strh	r2, [r3, #20]
  }
}
    24b8:	f107 070c 	add.w	r7, r7, #12
    24bc:	46bd      	mov	sp, r7
    24be:	bc80      	pop	{r7}
    24c0:	4770      	bx	lr
    24c2:	bf00      	nop

000024c4 <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.   
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    24c4:	b480      	push	{r7}
    24c6:	b083      	sub	sp, #12
    24c8:	af00      	add	r7, sp, #0
    24ca:	6078      	str	r0, [r7, #4]
    24cc:	460b      	mov	r3, r1
    24ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    24d0:	78fb      	ldrb	r3, [r7, #3]
    24d2:	2b00      	cmp	r3, #0
    24d4:	d00a      	beq.n	24ec <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
    24d6:	687b      	ldr	r3, [r7, #4]
    24d8:	899b      	ldrh	r3, [r3, #12]
    24da:	b29b      	uxth	r3, r3
    24dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    24e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    24e4:	b29a      	uxth	r2, r3
    24e6:	687b      	ldr	r3, [r7, #4]
    24e8:	819a      	strh	r2, [r3, #12]
    24ea:	e009      	b.n	2500 <USART_OverSampling8Cmd+0x3c>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
    24ec:	687b      	ldr	r3, [r7, #4]
    24ee:	899b      	ldrh	r3, [r3, #12]
    24f0:	b29b      	uxth	r3, r3
    24f2:	ea4f 4343 	mov.w	r3, r3, lsl #17
    24f6:	ea4f 4353 	mov.w	r3, r3, lsr #17
    24fa:	b29a      	uxth	r2, r3
    24fc:	687b      	ldr	r3, [r7, #4]
    24fe:	819a      	strh	r2, [r3, #12]
  }
}
    2500:	f107 070c 	add.w	r7, r7, #12
    2504:	46bd      	mov	sp, r7
    2506:	bc80      	pop	{r7}
    2508:	4770      	bx	lr
    250a:	bf00      	nop

0000250c <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    250c:	b480      	push	{r7}
    250e:	b083      	sub	sp, #12
    2510:	af00      	add	r7, sp, #0
    2512:	6078      	str	r0, [r7, #4]
    2514:	460b      	mov	r3, r1
    2516:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2518:	78fb      	ldrb	r3, [r7, #3]
    251a:	2b00      	cmp	r3, #0
    251c:	d008      	beq.n	2530 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
    251e:	687b      	ldr	r3, [r7, #4]
    2520:	8a9b      	ldrh	r3, [r3, #20]
    2522:	b29b      	uxth	r3, r3
    2524:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    2528:	b29a      	uxth	r2, r3
    252a:	687b      	ldr	r3, [r7, #4]
    252c:	829a      	strh	r2, [r3, #20]
    252e:	e007      	b.n	2540 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
    2530:	687b      	ldr	r3, [r7, #4]
    2532:	8a9b      	ldrh	r3, [r3, #20]
    2534:	b29b      	uxth	r3, r3
    2536:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    253a:	b29a      	uxth	r2, r3
    253c:	687b      	ldr	r3, [r7, #4]
    253e:	829a      	strh	r2, [r3, #20]
  }
}
    2540:	f107 070c 	add.w	r7, r7, #12
    2544:	46bd      	mov	sp, r7
    2546:	bc80      	pop	{r7}
    2548:	4770      	bx	lr
    254a:	bf00      	nop

0000254c <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
    254c:	b480      	push	{r7}
    254e:	b083      	sub	sp, #12
    2550:	af00      	add	r7, sp, #0
    2552:	6078      	str	r0, [r7, #4]
    2554:	460b      	mov	r3, r1
    2556:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
    2558:	687b      	ldr	r3, [r7, #4]
    255a:	8a9b      	ldrh	r3, [r3, #20]
    255c:	b29b      	uxth	r3, r3
    255e:	f023 0304 	bic.w	r3, r3, #4
    2562:	b29a      	uxth	r2, r3
    2564:	687b      	ldr	r3, [r7, #4]
    2566:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
    2568:	687b      	ldr	r3, [r7, #4]
    256a:	8a9b      	ldrh	r3, [r3, #20]
    256c:	b29a      	uxth	r2, r3
    256e:	887b      	ldrh	r3, [r7, #2]
    2570:	ea42 0303 	orr.w	r3, r2, r3
    2574:	b29a      	uxth	r2, r3
    2576:	687b      	ldr	r3, [r7, #4]
    2578:	829a      	strh	r2, [r3, #20]
}
    257a:	f107 070c 	add.w	r7, r7, #12
    257e:	46bd      	mov	sp, r7
    2580:	bc80      	pop	{r7}
    2582:	4770      	bx	lr

00002584 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2584:	b480      	push	{r7}
    2586:	b083      	sub	sp, #12
    2588:	af00      	add	r7, sp, #0
    258a:	6078      	str	r0, [r7, #4]
    258c:	460b      	mov	r3, r1
    258e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
    2590:	78fb      	ldrb	r3, [r7, #3]
    2592:	2b00      	cmp	r3, #0
    2594:	d008      	beq.n	25a8 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
    2596:	687b      	ldr	r3, [r7, #4]
    2598:	8a9b      	ldrh	r3, [r3, #20]
    259a:	b29b      	uxth	r3, r3
    259c:	f043 0302 	orr.w	r3, r3, #2
    25a0:	b29a      	uxth	r2, r3
    25a2:	687b      	ldr	r3, [r7, #4]
    25a4:	829a      	strh	r2, [r3, #20]
    25a6:	e007      	b.n	25b8 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
    25a8:	687b      	ldr	r3, [r7, #4]
    25aa:	8a9b      	ldrh	r3, [r3, #20]
    25ac:	b29b      	uxth	r3, r3
    25ae:	f023 0302 	bic.w	r3, r3, #2
    25b2:	b29a      	uxth	r2, r3
    25b4:	687b      	ldr	r3, [r7, #4]
    25b6:	829a      	strh	r2, [r3, #20]
  }
}
    25b8:	f107 070c 	add.w	r7, r7, #12
    25bc:	46bd      	mov	sp, r7
    25be:	bc80      	pop	{r7}
    25c0:	4770      	bx	lr
    25c2:	bf00      	nop

000025c4 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    25c4:	b480      	push	{r7}
    25c6:	b085      	sub	sp, #20
    25c8:	af00      	add	r7, sp, #0
    25ca:	6078      	str	r0, [r7, #4]
    25cc:	460b      	mov	r3, r1
    25ce:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
    25d0:	f04f 0300 	mov.w	r3, #0
    25d4:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
    25d6:	687b      	ldr	r3, [r7, #4]
    25d8:	881b      	ldrh	r3, [r3, #0]
    25da:	b29a      	uxth	r2, r3
    25dc:	887b      	ldrh	r3, [r7, #2]
    25de:	ea02 0303 	and.w	r3, r2, r3
    25e2:	b29b      	uxth	r3, r3
    25e4:	2b00      	cmp	r3, #0
    25e6:	d003      	beq.n	25f0 <USART_GetFlagStatus+0x2c>
  {
    bitstatus = SET;
    25e8:	f04f 0301 	mov.w	r3, #1
    25ec:	73fb      	strb	r3, [r7, #15]
    25ee:	e002      	b.n	25f6 <USART_GetFlagStatus+0x32>
  }
  else
  {
    bitstatus = RESET;
    25f0:	f04f 0300 	mov.w	r3, #0
    25f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    25f6:	7bfb      	ldrb	r3, [r7, #15]
}
    25f8:	4618      	mov	r0, r3
    25fa:	f107 0714 	add.w	r7, r7, #20
    25fe:	46bd      	mov	sp, r7
    2600:	bc80      	pop	{r7}
    2602:	4770      	bx	lr

00002604 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    2604:	b480      	push	{r7}
    2606:	b083      	sub	sp, #12
    2608:	af00      	add	r7, sp, #0
    260a:	6078      	str	r0, [r7, #4]
    260c:	460b      	mov	r3, r1
    260e:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
    2610:	887b      	ldrh	r3, [r7, #2]
    2612:	ea6f 0303 	mvn.w	r3, r3
    2616:	b29a      	uxth	r2, r3
    2618:	687b      	ldr	r3, [r7, #4]
    261a:	801a      	strh	r2, [r3, #0]
}
    261c:	f107 070c 	add.w	r7, r7, #12
    2620:	46bd      	mov	sp, r7
    2622:	bc80      	pop	{r7}
    2624:	4770      	bx	lr
    2626:	bf00      	nop

00002628 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    2628:	b480      	push	{r7}
    262a:	b087      	sub	sp, #28
    262c:	af00      	add	r7, sp, #0
    262e:	6078      	str	r0, [r7, #4]
    2630:	460b      	mov	r3, r1
    2632:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    2634:	f04f 0300 	mov.w	r3, #0
    2638:	60fb      	str	r3, [r7, #12]
    263a:	f04f 0300 	mov.w	r3, #0
    263e:	617b      	str	r3, [r7, #20]
    2640:	f04f 0300 	mov.w	r3, #0
    2644:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
    2646:	f04f 0300 	mov.w	r3, #0
    264a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    264c:	887b      	ldrh	r3, [r7, #2]
    264e:	b2db      	uxtb	r3, r3
    2650:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2654:	b2db      	uxtb	r3, r3
    2656:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
    2658:	887b      	ldrh	r3, [r7, #2]
    265a:	f003 031f 	and.w	r3, r3, #31
    265e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
    2660:	697b      	ldr	r3, [r7, #20]
    2662:	f04f 0201 	mov.w	r2, #1
    2666:	fa02 f303 	lsl.w	r3, r2, r3
    266a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
    266c:	68bb      	ldr	r3, [r7, #8]
    266e:	2b01      	cmp	r3, #1
    2670:	d107      	bne.n	2682 <USART_GetITStatus+0x5a>
  {
    itmask &= USARTx->CR1;
    2672:	687b      	ldr	r3, [r7, #4]
    2674:	899b      	ldrh	r3, [r3, #12]
    2676:	b29b      	uxth	r3, r3
    2678:	697a      	ldr	r2, [r7, #20]
    267a:	ea02 0303 	and.w	r3, r2, r3
    267e:	617b      	str	r3, [r7, #20]
    2680:	e011      	b.n	26a6 <USART_GetITStatus+0x7e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
    2682:	68bb      	ldr	r3, [r7, #8]
    2684:	2b02      	cmp	r3, #2
    2686:	d107      	bne.n	2698 <USART_GetITStatus+0x70>
  {
    itmask &= USARTx->CR2;
    2688:	687b      	ldr	r3, [r7, #4]
    268a:	8a1b      	ldrh	r3, [r3, #16]
    268c:	b29b      	uxth	r3, r3
    268e:	697a      	ldr	r2, [r7, #20]
    2690:	ea02 0303 	and.w	r3, r2, r3
    2694:	617b      	str	r3, [r7, #20]
    2696:	e006      	b.n	26a6 <USART_GetITStatus+0x7e>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
    2698:	687b      	ldr	r3, [r7, #4]
    269a:	8a9b      	ldrh	r3, [r3, #20]
    269c:	b29b      	uxth	r3, r3
    269e:	697a      	ldr	r2, [r7, #20]
    26a0:	ea02 0303 	and.w	r3, r2, r3
    26a4:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
    26a6:	887b      	ldrh	r3, [r7, #2]
    26a8:	ea4f 2313 	mov.w	r3, r3, lsr #8
    26ac:	b29b      	uxth	r3, r3
    26ae:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
    26b0:	68fb      	ldr	r3, [r7, #12]
    26b2:	f04f 0201 	mov.w	r2, #1
    26b6:	fa02 f303 	lsl.w	r3, r2, r3
    26ba:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
    26bc:	687b      	ldr	r3, [r7, #4]
    26be:	881b      	ldrh	r3, [r3, #0]
    26c0:	b29b      	uxth	r3, r3
    26c2:	68fa      	ldr	r2, [r7, #12]
    26c4:	ea02 0303 	and.w	r3, r2, r3
    26c8:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    26ca:	697b      	ldr	r3, [r7, #20]
    26cc:	2b00      	cmp	r3, #0
    26ce:	d006      	beq.n	26de <USART_GetITStatus+0xb6>
    26d0:	68fb      	ldr	r3, [r7, #12]
    26d2:	2b00      	cmp	r3, #0
    26d4:	d003      	beq.n	26de <USART_GetITStatus+0xb6>
  {
    bitstatus = SET;
    26d6:	f04f 0301 	mov.w	r3, #1
    26da:	74fb      	strb	r3, [r7, #19]
    26dc:	e002      	b.n	26e4 <USART_GetITStatus+0xbc>
  }
  else
  {
    bitstatus = RESET;
    26de:	f04f 0300 	mov.w	r3, #0
    26e2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
    26e4:	7cfb      	ldrb	r3, [r7, #19]
}
    26e6:	4618      	mov	r0, r3
    26e8:	f107 071c 	add.w	r7, r7, #28
    26ec:	46bd      	mov	sp, r7
    26ee:	bc80      	pop	{r7}
    26f0:	4770      	bx	lr
    26f2:	bf00      	nop

000026f4 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    26f4:	b480      	push	{r7}
    26f6:	b085      	sub	sp, #20
    26f8:	af00      	add	r7, sp, #0
    26fa:	6078      	str	r0, [r7, #4]
    26fc:	460b      	mov	r3, r1
    26fe:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
    2700:	f04f 0300 	mov.w	r3, #0
    2704:	81fb      	strh	r3, [r7, #14]
    2706:	f04f 0300 	mov.w	r3, #0
    270a:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
    270c:	887b      	ldrh	r3, [r7, #2]
    270e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2712:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    2714:	89fb      	ldrh	r3, [r7, #14]
    2716:	f04f 0201 	mov.w	r2, #1
    271a:	fa02 f303 	lsl.w	r3, r2, r3
    271e:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
    2720:	89bb      	ldrh	r3, [r7, #12]
    2722:	ea6f 0303 	mvn.w	r3, r3
    2726:	b29a      	uxth	r2, r3
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	801a      	strh	r2, [r3, #0]
}
    272c:	f107 0714 	add.w	r7, r7, #20
    2730:	46bd      	mov	sp, r7
    2732:	bc80      	pop	{r7}
    2734:	4770      	bx	lr
    2736:	bf00      	nop

00002738 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
    2738:	b480      	push	{r7}
    273a:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
    273c:	4b0a      	ldr	r3, [pc, #40]	; (2768 <EXTI_DeInit+0x30>)
    273e:	f04f 0200 	mov.w	r2, #0
    2742:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
    2744:	4b08      	ldr	r3, [pc, #32]	; (2768 <EXTI_DeInit+0x30>)
    2746:	f04f 0200 	mov.w	r2, #0
    274a:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
    274c:	4b06      	ldr	r3, [pc, #24]	; (2768 <EXTI_DeInit+0x30>)
    274e:	f04f 0200 	mov.w	r2, #0
    2752:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
    2754:	4b04      	ldr	r3, [pc, #16]	; (2768 <EXTI_DeInit+0x30>)
    2756:	f04f 0200 	mov.w	r2, #0
    275a:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
    275c:	4b02      	ldr	r3, [pc, #8]	; (2768 <EXTI_DeInit+0x30>)
    275e:	4a03      	ldr	r2, [pc, #12]	; (276c <EXTI_DeInit+0x34>)
    2760:	615a      	str	r2, [r3, #20]
}
    2762:	46bd      	mov	sp, r7
    2764:	bc80      	pop	{r7}
    2766:	4770      	bx	lr
    2768:	40010400 	.word	0x40010400
    276c:	000fffff 	.word	0x000fffff

00002770 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
    2770:	b480      	push	{r7}
    2772:	b085      	sub	sp, #20
    2774:	af00      	add	r7, sp, #0
    2776:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
    2778:	f04f 0300 	mov.w	r3, #0
    277c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
    277e:	4b3a      	ldr	r3, [pc, #232]	; (2868 <EXTI_Init+0xf8>)
    2780:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
    2782:	687b      	ldr	r3, [r7, #4]
    2784:	799b      	ldrb	r3, [r3, #6]
    2786:	2b00      	cmp	r3, #0
    2788:	d059      	beq.n	283e <EXTI_Init+0xce>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    278a:	4b37      	ldr	r3, [pc, #220]	; (2868 <EXTI_Init+0xf8>)
    278c:	4a36      	ldr	r2, [pc, #216]	; (2868 <EXTI_Init+0xf8>)
    278e:	6811      	ldr	r1, [r2, #0]
    2790:	687a      	ldr	r2, [r7, #4]
    2792:	6812      	ldr	r2, [r2, #0]
    2794:	ea6f 0202 	mvn.w	r2, r2
    2798:	ea01 0202 	and.w	r2, r1, r2
    279c:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    279e:	4b32      	ldr	r3, [pc, #200]	; (2868 <EXTI_Init+0xf8>)
    27a0:	4a31      	ldr	r2, [pc, #196]	; (2868 <EXTI_Init+0xf8>)
    27a2:	6851      	ldr	r1, [r2, #4]
    27a4:	687a      	ldr	r2, [r7, #4]
    27a6:	6812      	ldr	r2, [r2, #0]
    27a8:	ea6f 0202 	mvn.w	r2, r2
    27ac:	ea01 0202 	and.w	r2, r1, r2
    27b0:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
    27b2:	687b      	ldr	r3, [r7, #4]
    27b4:	791b      	ldrb	r3, [r3, #4]
    27b6:	68fa      	ldr	r2, [r7, #12]
    27b8:	18d3      	adds	r3, r2, r3
    27ba:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    27bc:	68fb      	ldr	r3, [r7, #12]
    27be:	68fa      	ldr	r2, [r7, #12]
    27c0:	6811      	ldr	r1, [r2, #0]
    27c2:	687a      	ldr	r2, [r7, #4]
    27c4:	6812      	ldr	r2, [r2, #0]
    27c6:	ea41 0202 	orr.w	r2, r1, r2
    27ca:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    27cc:	4b26      	ldr	r3, [pc, #152]	; (2868 <EXTI_Init+0xf8>)
    27ce:	4a26      	ldr	r2, [pc, #152]	; (2868 <EXTI_Init+0xf8>)
    27d0:	6891      	ldr	r1, [r2, #8]
    27d2:	687a      	ldr	r2, [r7, #4]
    27d4:	6812      	ldr	r2, [r2, #0]
    27d6:	ea6f 0202 	mvn.w	r2, r2
    27da:	ea01 0202 	and.w	r2, r1, r2
    27de:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    27e0:	4b21      	ldr	r3, [pc, #132]	; (2868 <EXTI_Init+0xf8>)
    27e2:	4a21      	ldr	r2, [pc, #132]	; (2868 <EXTI_Init+0xf8>)
    27e4:	68d1      	ldr	r1, [r2, #12]
    27e6:	687a      	ldr	r2, [r7, #4]
    27e8:	6812      	ldr	r2, [r2, #0]
    27ea:	ea6f 0202 	mvn.w	r2, r2
    27ee:	ea01 0202 	and.w	r2, r1, r2
    27f2:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    27f4:	687b      	ldr	r3, [r7, #4]
    27f6:	795b      	ldrb	r3, [r3, #5]
    27f8:	2b10      	cmp	r3, #16
    27fa:	d110      	bne.n	281e <EXTI_Init+0xae>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
    27fc:	4b1a      	ldr	r3, [pc, #104]	; (2868 <EXTI_Init+0xf8>)
    27fe:	4a1a      	ldr	r2, [pc, #104]	; (2868 <EXTI_Init+0xf8>)
    2800:	6891      	ldr	r1, [r2, #8]
    2802:	687a      	ldr	r2, [r7, #4]
    2804:	6812      	ldr	r2, [r2, #0]
    2806:	ea41 0202 	orr.w	r2, r1, r2
    280a:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    280c:	4b16      	ldr	r3, [pc, #88]	; (2868 <EXTI_Init+0xf8>)
    280e:	4a16      	ldr	r2, [pc, #88]	; (2868 <EXTI_Init+0xf8>)
    2810:	68d1      	ldr	r1, [r2, #12]
    2812:	687a      	ldr	r2, [r7, #4]
    2814:	6812      	ldr	r2, [r2, #0]
    2816:	ea41 0202 	orr.w	r2, r1, r2
    281a:	60da      	str	r2, [r3, #12]
    281c:	e01e      	b.n	285c <EXTI_Init+0xec>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
    281e:	4b12      	ldr	r3, [pc, #72]	; (2868 <EXTI_Init+0xf8>)
    2820:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
    2822:	687b      	ldr	r3, [r7, #4]
    2824:	795b      	ldrb	r3, [r3, #5]
    2826:	68fa      	ldr	r2, [r7, #12]
    2828:	18d3      	adds	r3, r2, r3
    282a:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    282c:	68fb      	ldr	r3, [r7, #12]
    282e:	68fa      	ldr	r2, [r7, #12]
    2830:	6811      	ldr	r1, [r2, #0]
    2832:	687a      	ldr	r2, [r7, #4]
    2834:	6812      	ldr	r2, [r2, #0]
    2836:	ea41 0202 	orr.w	r2, r1, r2
    283a:	601a      	str	r2, [r3, #0]
    283c:	e00e      	b.n	285c <EXTI_Init+0xec>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
    283e:	687b      	ldr	r3, [r7, #4]
    2840:	791b      	ldrb	r3, [r3, #4]
    2842:	68fa      	ldr	r2, [r7, #12]
    2844:	18d3      	adds	r3, r2, r3
    2846:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
    2848:	68fb      	ldr	r3, [r7, #12]
    284a:	68fa      	ldr	r2, [r7, #12]
    284c:	6811      	ldr	r1, [r2, #0]
    284e:	687a      	ldr	r2, [r7, #4]
    2850:	6812      	ldr	r2, [r2, #0]
    2852:	ea6f 0202 	mvn.w	r2, r2
    2856:	ea01 0202 	and.w	r2, r1, r2
    285a:	601a      	str	r2, [r3, #0]
  }
}
    285c:	f107 0714 	add.w	r7, r7, #20
    2860:	46bd      	mov	sp, r7
    2862:	bc80      	pop	{r7}
    2864:	4770      	bx	lr
    2866:	bf00      	nop
    2868:	40010400 	.word	0x40010400

0000286c <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
    286c:	b480      	push	{r7}
    286e:	b083      	sub	sp, #12
    2870:	af00      	add	r7, sp, #0
    2872:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
    2874:	687b      	ldr	r3, [r7, #4]
    2876:	f04f 0200 	mov.w	r2, #0
    287a:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
    287c:	687b      	ldr	r3, [r7, #4]
    287e:	f04f 0200 	mov.w	r2, #0
    2882:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
    2884:	687b      	ldr	r3, [r7, #4]
    2886:	f04f 020c 	mov.w	r2, #12
    288a:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
    288c:	687b      	ldr	r3, [r7, #4]
    288e:	f04f 0200 	mov.w	r2, #0
    2892:	719a      	strb	r2, [r3, #6]
}
    2894:	f107 070c 	add.w	r7, r7, #12
    2898:	46bd      	mov	sp, r7
    289a:	bc80      	pop	{r7}
    289c:	4770      	bx	lr
    289e:	bf00      	nop

000028a0 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
    28a0:	b480      	push	{r7}
    28a2:	b083      	sub	sp, #12
    28a4:	af00      	add	r7, sp, #0
    28a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
    28a8:	4b05      	ldr	r3, [pc, #20]	; (28c0 <EXTI_GenerateSWInterrupt+0x20>)
    28aa:	4a05      	ldr	r2, [pc, #20]	; (28c0 <EXTI_GenerateSWInterrupt+0x20>)
    28ac:	6911      	ldr	r1, [r2, #16]
    28ae:	687a      	ldr	r2, [r7, #4]
    28b0:	ea41 0202 	orr.w	r2, r1, r2
    28b4:	611a      	str	r2, [r3, #16]
}
    28b6:	f107 070c 	add.w	r7, r7, #12
    28ba:	46bd      	mov	sp, r7
    28bc:	bc80      	pop	{r7}
    28be:	4770      	bx	lr
    28c0:	40010400 	.word	0x40010400

000028c4 <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
    28c4:	b480      	push	{r7}
    28c6:	b085      	sub	sp, #20
    28c8:	af00      	add	r7, sp, #0
    28ca:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    28cc:	f04f 0300 	mov.w	r3, #0
    28d0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
    28d2:	4b0a      	ldr	r3, [pc, #40]	; (28fc <EXTI_GetFlagStatus+0x38>)
    28d4:	695a      	ldr	r2, [r3, #20]
    28d6:	687b      	ldr	r3, [r7, #4]
    28d8:	ea02 0303 	and.w	r3, r2, r3
    28dc:	2b00      	cmp	r3, #0
    28de:	d003      	beq.n	28e8 <EXTI_GetFlagStatus+0x24>
  {
    bitstatus = SET;
    28e0:	f04f 0301 	mov.w	r3, #1
    28e4:	73fb      	strb	r3, [r7, #15]
    28e6:	e002      	b.n	28ee <EXTI_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
    28e8:	f04f 0300 	mov.w	r3, #0
    28ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    28ee:	7bfb      	ldrb	r3, [r7, #15]
}
    28f0:	4618      	mov	r0, r3
    28f2:	f107 0714 	add.w	r7, r7, #20
    28f6:	46bd      	mov	sp, r7
    28f8:	bc80      	pop	{r7}
    28fa:	4770      	bx	lr
    28fc:	40010400 	.word	0x40010400

00002900 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
    2900:	b480      	push	{r7}
    2902:	b083      	sub	sp, #12
    2904:	af00      	add	r7, sp, #0
    2906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2908:	4b03      	ldr	r3, [pc, #12]	; (2918 <EXTI_ClearFlag+0x18>)
    290a:	687a      	ldr	r2, [r7, #4]
    290c:	615a      	str	r2, [r3, #20]
}
    290e:	f107 070c 	add.w	r7, r7, #12
    2912:	46bd      	mov	sp, r7
    2914:	bc80      	pop	{r7}
    2916:	4770      	bx	lr
    2918:	40010400 	.word	0x40010400

0000291c <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
    291c:	b480      	push	{r7}
    291e:	b085      	sub	sp, #20
    2920:	af00      	add	r7, sp, #0
    2922:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
    2924:	f04f 0300 	mov.w	r3, #0
    2928:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
    292a:	f04f 0300 	mov.w	r3, #0
    292e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
    2930:	4b0e      	ldr	r3, [pc, #56]	; (296c <EXTI_GetITStatus+0x50>)
    2932:	681a      	ldr	r2, [r3, #0]
    2934:	687b      	ldr	r3, [r7, #4]
    2936:	ea02 0303 	and.w	r3, r2, r3
    293a:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
    293c:	4b0b      	ldr	r3, [pc, #44]	; (296c <EXTI_GetITStatus+0x50>)
    293e:	695a      	ldr	r2, [r3, #20]
    2940:	687b      	ldr	r3, [r7, #4]
    2942:	ea02 0303 	and.w	r3, r2, r3
    2946:	2b00      	cmp	r3, #0
    2948:	d006      	beq.n	2958 <EXTI_GetITStatus+0x3c>
    294a:	68bb      	ldr	r3, [r7, #8]
    294c:	2b00      	cmp	r3, #0
    294e:	d003      	beq.n	2958 <EXTI_GetITStatus+0x3c>
  {
    bitstatus = SET;
    2950:	f04f 0301 	mov.w	r3, #1
    2954:	73fb      	strb	r3, [r7, #15]
    2956:	e002      	b.n	295e <EXTI_GetITStatus+0x42>
  }
  else
  {
    bitstatus = RESET;
    2958:	f04f 0300 	mov.w	r3, #0
    295c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    295e:	7bfb      	ldrb	r3, [r7, #15]
}
    2960:	4618      	mov	r0, r3
    2962:	f107 0714 	add.w	r7, r7, #20
    2966:	46bd      	mov	sp, r7
    2968:	bc80      	pop	{r7}
    296a:	4770      	bx	lr
    296c:	40010400 	.word	0x40010400

00002970 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
    2970:	b480      	push	{r7}
    2972:	b083      	sub	sp, #12
    2974:	af00      	add	r7, sp, #0
    2976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    2978:	4b03      	ldr	r3, [pc, #12]	; (2988 <EXTI_ClearITPendingBit+0x18>)
    297a:	687a      	ldr	r2, [r7, #4]
    297c:	615a      	str	r2, [r3, #20]
}
    297e:	f107 070c 	add.w	r7, r7, #12
    2982:	46bd      	mov	sp, r7
    2984:	bc80      	pop	{r7}
    2986:	4770      	bx	lr
    2988:	40010400 	.word	0x40010400

0000298c <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
    298c:	b580      	push	{r7, lr}
    298e:	b082      	sub	sp, #8
    2990:	af00      	add	r7, sp, #0
    2992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
    2994:	687a      	ldr	r2, [r7, #4]
    2996:	4b1a      	ldr	r3, [pc, #104]	; (2a00 <ADC_DeInit+0x74>)
    2998:	429a      	cmp	r2, r3
    299a:	d10c      	bne.n	29b6 <ADC_DeInit+0x2a>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
    299c:	f44f 7000 	mov.w	r0, #512	; 0x200
    29a0:	f04f 0101 	mov.w	r1, #1
    29a4:	f7fe fd84 	bl	14b0 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
    29a8:	f44f 7000 	mov.w	r0, #512	; 0x200
    29ac:	f04f 0100 	mov.w	r1, #0
    29b0:	f7fe fd7e 	bl	14b0 <RCC_APB2PeriphResetCmd>
    29b4:	e020      	b.n	29f8 <ADC_DeInit+0x6c>
  }
  else if (ADCx == ADC2)
    29b6:	687a      	ldr	r2, [r7, #4]
    29b8:	4b12      	ldr	r3, [pc, #72]	; (2a04 <ADC_DeInit+0x78>)
    29ba:	429a      	cmp	r2, r3
    29bc:	d10c      	bne.n	29d8 <ADC_DeInit+0x4c>
  {
    /* Enable ADC2 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
    29be:	f44f 6080 	mov.w	r0, #1024	; 0x400
    29c2:	f04f 0101 	mov.w	r1, #1
    29c6:	f7fe fd73 	bl	14b0 <RCC_APB2PeriphResetCmd>
    /* Release ADC2 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
    29ca:	f44f 6080 	mov.w	r0, #1024	; 0x400
    29ce:	f04f 0100 	mov.w	r1, #0
    29d2:	f7fe fd6d 	bl	14b0 <RCC_APB2PeriphResetCmd>
    29d6:	e00f      	b.n	29f8 <ADC_DeInit+0x6c>
  }
  else
  {
    if (ADCx == ADC3)
    29d8:	687a      	ldr	r2, [r7, #4]
    29da:	4b0b      	ldr	r3, [pc, #44]	; (2a08 <ADC_DeInit+0x7c>)
    29dc:	429a      	cmp	r2, r3
    29de:	d10b      	bne.n	29f8 <ADC_DeInit+0x6c>
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
    29e0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    29e4:	f04f 0101 	mov.w	r1, #1
    29e8:	f7fe fd62 	bl	14b0 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    29ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    29f0:	f04f 0100 	mov.w	r1, #0
    29f4:	f7fe fd5c 	bl	14b0 <RCC_APB2PeriphResetCmd>
    }
  }
}
    29f8:	f107 0708 	add.w	r7, r7, #8
    29fc:	46bd      	mov	sp, r7
    29fe:	bd80      	pop	{r7, pc}
    2a00:	40012400 	.word	0x40012400
    2a04:	40012800 	.word	0x40012800
    2a08:	40013c00 	.word	0x40013c00

00002a0c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
    2a0c:	b480      	push	{r7}
    2a0e:	b085      	sub	sp, #20
    2a10:	af00      	add	r7, sp, #0
    2a12:	6078      	str	r0, [r7, #4]
    2a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
    2a16:	f04f 0300 	mov.w	r3, #0
    2a1a:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
    2a1c:	f04f 0300 	mov.w	r3, #0
    2a20:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
    2a22:	687b      	ldr	r3, [r7, #4]
    2a24:	685b      	ldr	r3, [r3, #4]
    2a26:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
    2a28:	68fb      	ldr	r3, [r7, #12]
    2a2a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    2a2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2a32:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
    2a34:	683b      	ldr	r3, [r7, #0]
    2a36:	681a      	ldr	r2, [r3, #0]
    2a38:	683b      	ldr	r3, [r7, #0]
    2a3a:	791b      	ldrb	r3, [r3, #4]
    2a3c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    2a40:	ea42 0303 	orr.w	r3, r2, r3
    2a44:	68fa      	ldr	r2, [r7, #12]
    2a46:	ea42 0303 	orr.w	r3, r2, r3
    2a4a:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
    2a4c:	687b      	ldr	r3, [r7, #4]
    2a4e:	68fa      	ldr	r2, [r7, #12]
    2a50:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
    2a52:	687b      	ldr	r3, [r7, #4]
    2a54:	689b      	ldr	r3, [r3, #8]
    2a56:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
    2a58:	68fa      	ldr	r2, [r7, #12]
    2a5a:	4b1a      	ldr	r3, [pc, #104]	; (2ac4 <ADC_Init+0xb8>)
    2a5c:	ea02 0303 	and.w	r3, r2, r3
    2a60:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2a62:	683b      	ldr	r3, [r7, #0]
    2a64:	68da      	ldr	r2, [r3, #12]
    2a66:	683b      	ldr	r3, [r7, #0]
    2a68:	689b      	ldr	r3, [r3, #8]
    2a6a:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
    2a6c:	683b      	ldr	r3, [r7, #0]
    2a6e:	795b      	ldrb	r3, [r3, #5]
    2a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    2a74:	ea42 0303 	orr.w	r3, r2, r3
    2a78:	68fa      	ldr	r2, [r7, #12]
    2a7a:	ea42 0303 	orr.w	r3, r2, r3
    2a7e:	60fb      	str	r3, [r7, #12]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
    2a80:	687b      	ldr	r3, [r7, #4]
    2a82:	68fa      	ldr	r2, [r7, #12]
    2a84:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
    2a86:	687b      	ldr	r3, [r7, #4]
    2a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2a8a:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
    2a8c:	68fb      	ldr	r3, [r7, #12]
    2a8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    2a92:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
    2a94:	683b      	ldr	r3, [r7, #0]
    2a96:	7c1b      	ldrb	r3, [r3, #16]
    2a98:	f103 33ff 	add.w	r3, r3, #4294967295
    2a9c:	b2da      	uxtb	r2, r3
    2a9e:	7afb      	ldrb	r3, [r7, #11]
    2aa0:	ea42 0303 	orr.w	r3, r2, r3
    2aa4:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
    2aa6:	7afb      	ldrb	r3, [r7, #11]
    2aa8:	ea4f 5303 	mov.w	r3, r3, lsl #20
    2aac:	68fa      	ldr	r2, [r7, #12]
    2aae:	ea42 0303 	orr.w	r3, r2, r3
    2ab2:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
    2ab4:	687b      	ldr	r3, [r7, #4]
    2ab6:	68fa      	ldr	r2, [r7, #12]
    2ab8:	62da      	str	r2, [r3, #44]	; 0x2c
}
    2aba:	f107 0714 	add.w	r7, r7, #20
    2abe:	46bd      	mov	sp, r7
    2ac0:	bc80      	pop	{r7}
    2ac2:	4770      	bx	lr
    2ac4:	fff1f7fd 	.word	0xfff1f7fd

00002ac8 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
    2ac8:	b480      	push	{r7}
    2aca:	b083      	sub	sp, #12
    2acc:	af00      	add	r7, sp, #0
    2ace:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
    2ad0:	687b      	ldr	r3, [r7, #4]
    2ad2:	f04f 0200 	mov.w	r2, #0
    2ad6:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
    2ad8:	687b      	ldr	r3, [r7, #4]
    2ada:	f04f 0200 	mov.w	r2, #0
    2ade:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
    2ae0:	687b      	ldr	r3, [r7, #4]
    2ae2:	f04f 0200 	mov.w	r2, #0
    2ae6:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
    2ae8:	687b      	ldr	r3, [r7, #4]
    2aea:	f04f 0200 	mov.w	r2, #0
    2aee:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
    2af0:	687b      	ldr	r3, [r7, #4]
    2af2:	f04f 0200 	mov.w	r2, #0
    2af6:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
    2af8:	687b      	ldr	r3, [r7, #4]
    2afa:	f04f 0201 	mov.w	r2, #1
    2afe:	741a      	strb	r2, [r3, #16]
}
    2b00:	f107 070c 	add.w	r7, r7, #12
    2b04:	46bd      	mov	sp, r7
    2b06:	bc80      	pop	{r7}
    2b08:	4770      	bx	lr
    2b0a:	bf00      	nop

00002b0c <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2b0c:	b480      	push	{r7}
    2b0e:	b083      	sub	sp, #12
    2b10:	af00      	add	r7, sp, #0
    2b12:	6078      	str	r0, [r7, #4]
    2b14:	460b      	mov	r3, r1
    2b16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2b18:	78fb      	ldrb	r3, [r7, #3]
    2b1a:	2b00      	cmp	r3, #0
    2b1c:	d006      	beq.n	2b2c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
    2b1e:	687b      	ldr	r3, [r7, #4]
    2b20:	689b      	ldr	r3, [r3, #8]
    2b22:	f043 0201 	orr.w	r2, r3, #1
    2b26:	687b      	ldr	r3, [r7, #4]
    2b28:	609a      	str	r2, [r3, #8]
    2b2a:	e005      	b.n	2b38 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
    2b2c:	687b      	ldr	r3, [r7, #4]
    2b2e:	689b      	ldr	r3, [r3, #8]
    2b30:	f023 0201 	bic.w	r2, r3, #1
    2b34:	687b      	ldr	r3, [r7, #4]
    2b36:	609a      	str	r2, [r3, #8]
  }
}
    2b38:	f107 070c 	add.w	r7, r7, #12
    2b3c:	46bd      	mov	sp, r7
    2b3e:	bc80      	pop	{r7}
    2b40:	4770      	bx	lr
    2b42:	bf00      	nop

00002b44 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2b44:	b480      	push	{r7}
    2b46:	b083      	sub	sp, #12
    2b48:	af00      	add	r7, sp, #0
    2b4a:	6078      	str	r0, [r7, #4]
    2b4c:	460b      	mov	r3, r1
    2b4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2b50:	78fb      	ldrb	r3, [r7, #3]
    2b52:	2b00      	cmp	r3, #0
    2b54:	d006      	beq.n	2b64 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
    2b56:	687b      	ldr	r3, [r7, #4]
    2b58:	689b      	ldr	r3, [r3, #8]
    2b5a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    2b5e:	687b      	ldr	r3, [r7, #4]
    2b60:	609a      	str	r2, [r3, #8]
    2b62:	e005      	b.n	2b70 <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
    2b64:	687b      	ldr	r3, [r7, #4]
    2b66:	689b      	ldr	r3, [r3, #8]
    2b68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    2b6c:	687b      	ldr	r3, [r7, #4]
    2b6e:	609a      	str	r2, [r3, #8]
  }
}
    2b70:	f107 070c 	add.w	r7, r7, #12
    2b74:	46bd      	mov	sp, r7
    2b76:	bc80      	pop	{r7}
    2b78:	4770      	bx	lr
    2b7a:	bf00      	nop

00002b7c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
    2b7c:	b480      	push	{r7}
    2b7e:	b085      	sub	sp, #20
    2b80:	af00      	add	r7, sp, #0
    2b82:	6078      	str	r0, [r7, #4]
    2b84:	4613      	mov	r3, r2
    2b86:	460a      	mov	r2, r1
    2b88:	807a      	strh	r2, [r7, #2]
    2b8a:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
    2b8c:	f04f 0300 	mov.w	r3, #0
    2b90:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
    2b92:	887b      	ldrh	r3, [r7, #2]
    2b94:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
    2b96:	787b      	ldrb	r3, [r7, #1]
    2b98:	2b00      	cmp	r3, #0
    2b9a:	d006      	beq.n	2baa <ADC_ITConfig+0x2e>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
    2b9c:	687b      	ldr	r3, [r7, #4]
    2b9e:	685a      	ldr	r2, [r3, #4]
    2ba0:	7bfb      	ldrb	r3, [r7, #15]
    2ba2:	431a      	orrs	r2, r3
    2ba4:	687b      	ldr	r3, [r7, #4]
    2ba6:	605a      	str	r2, [r3, #4]
    2ba8:	e007      	b.n	2bba <ADC_ITConfig+0x3e>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
    2baa:	687b      	ldr	r3, [r7, #4]
    2bac:	685a      	ldr	r2, [r3, #4]
    2bae:	7bfb      	ldrb	r3, [r7, #15]
    2bb0:	ea6f 0303 	mvn.w	r3, r3
    2bb4:	401a      	ands	r2, r3
    2bb6:	687b      	ldr	r3, [r7, #4]
    2bb8:	605a      	str	r2, [r3, #4]
  }
}
    2bba:	f107 0714 	add.w	r7, r7, #20
    2bbe:	46bd      	mov	sp, r7
    2bc0:	bc80      	pop	{r7}
    2bc2:	4770      	bx	lr

00002bc4 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
    2bc4:	b480      	push	{r7}
    2bc6:	b083      	sub	sp, #12
    2bc8:	af00      	add	r7, sp, #0
    2bca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
    2bcc:	687b      	ldr	r3, [r7, #4]
    2bce:	689b      	ldr	r3, [r3, #8]
    2bd0:	f043 0208 	orr.w	r2, r3, #8
    2bd4:	687b      	ldr	r3, [r7, #4]
    2bd6:	609a      	str	r2, [r3, #8]
}
    2bd8:	f107 070c 	add.w	r7, r7, #12
    2bdc:	46bd      	mov	sp, r7
    2bde:	bc80      	pop	{r7}
    2be0:	4770      	bx	lr
    2be2:	bf00      	nop

00002be4 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2be4:	b480      	push	{r7}
    2be6:	b085      	sub	sp, #20
    2be8:	af00      	add	r7, sp, #0
    2bea:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2bec:	f04f 0300 	mov.w	r3, #0
    2bf0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
    2bf2:	687b      	ldr	r3, [r7, #4]
    2bf4:	689b      	ldr	r3, [r3, #8]
    2bf6:	f003 0308 	and.w	r3, r3, #8
    2bfa:	2b00      	cmp	r3, #0
    2bfc:	d003      	beq.n	2c06 <ADC_GetResetCalibrationStatus+0x22>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
    2bfe:	f04f 0301 	mov.w	r3, #1
    2c02:	73fb      	strb	r3, [r7, #15]
    2c04:	e002      	b.n	2c0c <ADC_GetResetCalibrationStatus+0x28>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
    2c06:	f04f 0300 	mov.w	r3, #0
    2c0a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
    2c0c:	7bfb      	ldrb	r3, [r7, #15]
}
    2c0e:	4618      	mov	r0, r3
    2c10:	f107 0714 	add.w	r7, r7, #20
    2c14:	46bd      	mov	sp, r7
    2c16:	bc80      	pop	{r7}
    2c18:	4770      	bx	lr
    2c1a:	bf00      	nop

00002c1c <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
    2c1c:	b480      	push	{r7}
    2c1e:	b083      	sub	sp, #12
    2c20:	af00      	add	r7, sp, #0
    2c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
    2c24:	687b      	ldr	r3, [r7, #4]
    2c26:	689b      	ldr	r3, [r3, #8]
    2c28:	f043 0204 	orr.w	r2, r3, #4
    2c2c:	687b      	ldr	r3, [r7, #4]
    2c2e:	609a      	str	r2, [r3, #8]
}
    2c30:	f107 070c 	add.w	r7, r7, #12
    2c34:	46bd      	mov	sp, r7
    2c36:	bc80      	pop	{r7}
    2c38:	4770      	bx	lr
    2c3a:	bf00      	nop

00002c3c <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
    2c3c:	b480      	push	{r7}
    2c3e:	b085      	sub	sp, #20
    2c40:	af00      	add	r7, sp, #0
    2c42:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2c44:	f04f 0300 	mov.w	r3, #0
    2c48:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
    2c4a:	687b      	ldr	r3, [r7, #4]
    2c4c:	689b      	ldr	r3, [r3, #8]
    2c4e:	f003 0304 	and.w	r3, r3, #4
    2c52:	2b00      	cmp	r3, #0
    2c54:	d003      	beq.n	2c5e <ADC_GetCalibrationStatus+0x22>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
    2c56:	f04f 0301 	mov.w	r3, #1
    2c5a:	73fb      	strb	r3, [r7, #15]
    2c5c:	e002      	b.n	2c64 <ADC_GetCalibrationStatus+0x28>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
    2c5e:	f04f 0300 	mov.w	r3, #0
    2c62:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
    2c64:	7bfb      	ldrb	r3, [r7, #15]
}
    2c66:	4618      	mov	r0, r3
    2c68:	f107 0714 	add.w	r7, r7, #20
    2c6c:	46bd      	mov	sp, r7
    2c6e:	bc80      	pop	{r7}
    2c70:	4770      	bx	lr
    2c72:	bf00      	nop

00002c74 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2c74:	b480      	push	{r7}
    2c76:	b083      	sub	sp, #12
    2c78:	af00      	add	r7, sp, #0
    2c7a:	6078      	str	r0, [r7, #4]
    2c7c:	460b      	mov	r3, r1
    2c7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2c80:	78fb      	ldrb	r3, [r7, #3]
    2c82:	2b00      	cmp	r3, #0
    2c84:	d006      	beq.n	2c94 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
    2c86:	687b      	ldr	r3, [r7, #4]
    2c88:	689b      	ldr	r3, [r3, #8]
    2c8a:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
    2c8e:	687b      	ldr	r3, [r7, #4]
    2c90:	609a      	str	r2, [r3, #8]
    2c92:	e005      	b.n	2ca0 <ADC_SoftwareStartConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
    2c94:	687b      	ldr	r3, [r7, #4]
    2c96:	689b      	ldr	r3, [r3, #8]
    2c98:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
    2c9c:	687b      	ldr	r3, [r7, #4]
    2c9e:	609a      	str	r2, [r3, #8]
  }
}
    2ca0:	f107 070c 	add.w	r7, r7, #12
    2ca4:	46bd      	mov	sp, r7
    2ca6:	bc80      	pop	{r7}
    2ca8:	4770      	bx	lr
    2caa:	bf00      	nop

00002cac <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
    2cac:	b480      	push	{r7}
    2cae:	b085      	sub	sp, #20
    2cb0:	af00      	add	r7, sp, #0
    2cb2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    2cb4:	f04f 0300 	mov.w	r3, #0
    2cb8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
    2cba:	687b      	ldr	r3, [r7, #4]
    2cbc:	689b      	ldr	r3, [r3, #8]
    2cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    2cc2:	2b00      	cmp	r3, #0
    2cc4:	d003      	beq.n	2cce <ADC_GetSoftwareStartConvStatus+0x22>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
    2cc6:	f04f 0301 	mov.w	r3, #1
    2cca:	73fb      	strb	r3, [r7, #15]
    2ccc:	e002      	b.n	2cd4 <ADC_GetSoftwareStartConvStatus+0x28>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
    2cce:	f04f 0300 	mov.w	r3, #0
    2cd2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
    2cd4:	7bfb      	ldrb	r3, [r7, #15]
}
    2cd6:	4618      	mov	r0, r3
    2cd8:	f107 0714 	add.w	r7, r7, #20
    2cdc:	46bd      	mov	sp, r7
    2cde:	bc80      	pop	{r7}
    2ce0:	4770      	bx	lr
    2ce2:	bf00      	nop

00002ce4 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *         count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
    2ce4:	b480      	push	{r7}
    2ce6:	b085      	sub	sp, #20
    2ce8:	af00      	add	r7, sp, #0
    2cea:	6078      	str	r0, [r7, #4]
    2cec:	460b      	mov	r3, r1
    2cee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    2cf0:	f04f 0300 	mov.w	r3, #0
    2cf4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    2cf6:	f04f 0300 	mov.w	r3, #0
    2cfa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
    2cfc:	687b      	ldr	r3, [r7, #4]
    2cfe:	685b      	ldr	r3, [r3, #4]
    2d00:	60fb      	str	r3, [r7, #12]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
    2d02:	68fb      	ldr	r3, [r7, #12]
    2d04:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    2d08:	60fb      	str	r3, [r7, #12]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
    2d0a:	78fb      	ldrb	r3, [r7, #3]
    2d0c:	f103 33ff 	add.w	r3, r3, #4294967295
    2d10:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
    2d12:	68bb      	ldr	r3, [r7, #8]
    2d14:	ea4f 3343 	mov.w	r3, r3, lsl #13
    2d18:	68fa      	ldr	r2, [r7, #12]
    2d1a:	ea42 0303 	orr.w	r3, r2, r3
    2d1e:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
    2d20:	687b      	ldr	r3, [r7, #4]
    2d22:	68fa      	ldr	r2, [r7, #12]
    2d24:	605a      	str	r2, [r3, #4]
}
    2d26:	f107 0714 	add.w	r7, r7, #20
    2d2a:	46bd      	mov	sp, r7
    2d2c:	bc80      	pop	{r7}
    2d2e:	4770      	bx	lr

00002d30 <ADC_DiscModeCmd>:
  *         on regular group channel.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2d30:	b480      	push	{r7}
    2d32:	b083      	sub	sp, #12
    2d34:	af00      	add	r7, sp, #0
    2d36:	6078      	str	r0, [r7, #4]
    2d38:	460b      	mov	r3, r1
    2d3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2d3c:	78fb      	ldrb	r3, [r7, #3]
    2d3e:	2b00      	cmp	r3, #0
    2d40:	d006      	beq.n	2d50 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
    2d42:	687b      	ldr	r3, [r7, #4]
    2d44:	685b      	ldr	r3, [r3, #4]
    2d46:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
    2d4a:	687b      	ldr	r3, [r7, #4]
    2d4c:	605a      	str	r2, [r3, #4]
    2d4e:	e005      	b.n	2d5c <ADC_DiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
    2d50:	687b      	ldr	r3, [r7, #4]
    2d52:	685b      	ldr	r3, [r3, #4]
    2d54:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    2d58:	687b      	ldr	r3, [r7, #4]
    2d5a:	605a      	str	r2, [r3, #4]
  }
}
    2d5c:	f107 070c 	add.w	r7, r7, #12
    2d60:	46bd      	mov	sp, r7
    2d62:	bc80      	pop	{r7}
    2d64:	4770      	bx	lr
    2d66:	bf00      	nop

00002d68 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    2d68:	b480      	push	{r7}
    2d6a:	b085      	sub	sp, #20
    2d6c:	af00      	add	r7, sp, #0
    2d6e:	6078      	str	r0, [r7, #4]
    2d70:	70f9      	strb	r1, [r7, #3]
    2d72:	70ba      	strb	r2, [r7, #2]
    2d74:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    2d76:	f04f 0300 	mov.w	r3, #0
    2d7a:	60fb      	str	r3, [r7, #12]
    2d7c:	f04f 0300 	mov.w	r3, #0
    2d80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    2d82:	78fb      	ldrb	r3, [r7, #3]
    2d84:	2b09      	cmp	r3, #9
    2d86:	d929      	bls.n	2ddc <ADC_RegularChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    2d88:	687b      	ldr	r3, [r7, #4]
    2d8a:	68db      	ldr	r3, [r3, #12]
    2d8c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    2d8e:	78fa      	ldrb	r2, [r7, #3]
    2d90:	4613      	mov	r3, r2
    2d92:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2d96:	189b      	adds	r3, r3, r2
    2d98:	f1a3 031e 	sub.w	r3, r3, #30
    2d9c:	f04f 0207 	mov.w	r2, #7
    2da0:	fa02 f303 	lsl.w	r3, r2, r3
    2da4:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    2da6:	68bb      	ldr	r3, [r7, #8]
    2da8:	ea6f 0303 	mvn.w	r3, r3
    2dac:	68fa      	ldr	r2, [r7, #12]
    2dae:	ea02 0303 	and.w	r3, r2, r3
    2db2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    2db4:	7879      	ldrb	r1, [r7, #1]
    2db6:	78fa      	ldrb	r2, [r7, #3]
    2db8:	4613      	mov	r3, r2
    2dba:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2dbe:	189b      	adds	r3, r3, r2
    2dc0:	f1a3 031e 	sub.w	r3, r3, #30
    2dc4:	fa01 f303 	lsl.w	r3, r1, r3
    2dc8:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    2dca:	68fa      	ldr	r2, [r7, #12]
    2dcc:	68bb      	ldr	r3, [r7, #8]
    2dce:	ea42 0303 	orr.w	r3, r2, r3
    2dd2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    2dd4:	687b      	ldr	r3, [r7, #4]
    2dd6:	68fa      	ldr	r2, [r7, #12]
    2dd8:	60da      	str	r2, [r3, #12]
    2dda:	e024      	b.n	2e26 <ADC_RegularChannelConfig+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    2ddc:	687b      	ldr	r3, [r7, #4]
    2dde:	691b      	ldr	r3, [r3, #16]
    2de0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    2de2:	78fa      	ldrb	r2, [r7, #3]
    2de4:	4613      	mov	r3, r2
    2de6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2dea:	189b      	adds	r3, r3, r2
    2dec:	f04f 0207 	mov.w	r2, #7
    2df0:	fa02 f303 	lsl.w	r3, r2, r3
    2df4:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    2df6:	68bb      	ldr	r3, [r7, #8]
    2df8:	ea6f 0303 	mvn.w	r3, r3
    2dfc:	68fa      	ldr	r2, [r7, #12]
    2dfe:	ea02 0303 	and.w	r3, r2, r3
    2e02:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    2e04:	7879      	ldrb	r1, [r7, #1]
    2e06:	78fa      	ldrb	r2, [r7, #3]
    2e08:	4613      	mov	r3, r2
    2e0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2e0e:	189b      	adds	r3, r3, r2
    2e10:	fa01 f303 	lsl.w	r3, r1, r3
    2e14:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    2e16:	68fa      	ldr	r2, [r7, #12]
    2e18:	68bb      	ldr	r3, [r7, #8]
    2e1a:	ea42 0303 	orr.w	r3, r2, r3
    2e1e:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    2e20:	687b      	ldr	r3, [r7, #4]
    2e22:	68fa      	ldr	r2, [r7, #12]
    2e24:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
    2e26:	78bb      	ldrb	r3, [r7, #2]
    2e28:	2b06      	cmp	r3, #6
    2e2a:	d829      	bhi.n	2e80 <ADC_RegularChannelConfig+0x118>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    2e2c:	687b      	ldr	r3, [r7, #4]
    2e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2e30:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    2e32:	78bb      	ldrb	r3, [r7, #2]
    2e34:	f103 32ff 	add.w	r2, r3, #4294967295
    2e38:	4613      	mov	r3, r2
    2e3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2e3e:	189b      	adds	r3, r3, r2
    2e40:	f04f 021f 	mov.w	r2, #31
    2e44:	fa02 f303 	lsl.w	r3, r2, r3
    2e48:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    2e4a:	68bb      	ldr	r3, [r7, #8]
    2e4c:	ea6f 0303 	mvn.w	r3, r3
    2e50:	68fa      	ldr	r2, [r7, #12]
    2e52:	ea02 0303 	and.w	r3, r2, r3
    2e56:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    2e58:	78f9      	ldrb	r1, [r7, #3]
    2e5a:	78bb      	ldrb	r3, [r7, #2]
    2e5c:	f103 32ff 	add.w	r2, r3, #4294967295
    2e60:	4613      	mov	r3, r2
    2e62:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2e66:	189b      	adds	r3, r3, r2
    2e68:	fa01 f303 	lsl.w	r3, r1, r3
    2e6c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    2e6e:	68fa      	ldr	r2, [r7, #12]
    2e70:	68bb      	ldr	r3, [r7, #8]
    2e72:	ea42 0303 	orr.w	r3, r2, r3
    2e76:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
    2e78:	687b      	ldr	r3, [r7, #4]
    2e7a:	68fa      	ldr	r2, [r7, #12]
    2e7c:	635a      	str	r2, [r3, #52]	; 0x34
    2e7e:	e055      	b.n	2f2c <ADC_RegularChannelConfig+0x1c4>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
    2e80:	78bb      	ldrb	r3, [r7, #2]
    2e82:	2b0c      	cmp	r3, #12
    2e84:	d829      	bhi.n	2eda <ADC_RegularChannelConfig+0x172>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    2e86:	687b      	ldr	r3, [r7, #4]
    2e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e8a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    2e8c:	78ba      	ldrb	r2, [r7, #2]
    2e8e:	4613      	mov	r3, r2
    2e90:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2e94:	189b      	adds	r3, r3, r2
    2e96:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
    2e9a:	f04f 021f 	mov.w	r2, #31
    2e9e:	fa02 f303 	lsl.w	r3, r2, r3
    2ea2:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    2ea4:	68bb      	ldr	r3, [r7, #8]
    2ea6:	ea6f 0303 	mvn.w	r3, r3
    2eaa:	68fa      	ldr	r2, [r7, #12]
    2eac:	ea02 0303 	and.w	r3, r2, r3
    2eb0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    2eb2:	78f9      	ldrb	r1, [r7, #3]
    2eb4:	78ba      	ldrb	r2, [r7, #2]
    2eb6:	4613      	mov	r3, r2
    2eb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2ebc:	189b      	adds	r3, r3, r2
    2ebe:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
    2ec2:	fa01 f303 	lsl.w	r3, r1, r3
    2ec6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    2ec8:	68fa      	ldr	r2, [r7, #12]
    2eca:	68bb      	ldr	r3, [r7, #8]
    2ecc:	ea42 0303 	orr.w	r3, r2, r3
    2ed0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
    2ed2:	687b      	ldr	r3, [r7, #4]
    2ed4:	68fa      	ldr	r2, [r7, #12]
    2ed6:	631a      	str	r2, [r3, #48]	; 0x30
    2ed8:	e028      	b.n	2f2c <ADC_RegularChannelConfig+0x1c4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    2eda:	687b      	ldr	r3, [r7, #4]
    2edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2ede:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    2ee0:	78ba      	ldrb	r2, [r7, #2]
    2ee2:	4613      	mov	r3, r2
    2ee4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2ee8:	189b      	adds	r3, r3, r2
    2eea:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
    2eee:	f04f 021f 	mov.w	r2, #31
    2ef2:	fa02 f303 	lsl.w	r3, r2, r3
    2ef6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    2ef8:	68bb      	ldr	r3, [r7, #8]
    2efa:	ea6f 0303 	mvn.w	r3, r3
    2efe:	68fa      	ldr	r2, [r7, #12]
    2f00:	ea02 0303 	and.w	r3, r2, r3
    2f04:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    2f06:	78f9      	ldrb	r1, [r7, #3]
    2f08:	78ba      	ldrb	r2, [r7, #2]
    2f0a:	4613      	mov	r3, r2
    2f0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2f10:	189b      	adds	r3, r3, r2
    2f12:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
    2f16:	fa01 f303 	lsl.w	r3, r1, r3
    2f1a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    2f1c:	68fa      	ldr	r2, [r7, #12]
    2f1e:	68bb      	ldr	r3, [r7, #8]
    2f20:	ea42 0303 	orr.w	r3, r2, r3
    2f24:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
    2f26:	687b      	ldr	r3, [r7, #4]
    2f28:	68fa      	ldr	r2, [r7, #12]
    2f2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
    2f2c:	f107 0714 	add.w	r7, r7, #20
    2f30:	46bd      	mov	sp, r7
    2f32:	bc80      	pop	{r7}
    2f34:	4770      	bx	lr
    2f36:	bf00      	nop

00002f38 <ADC_ExternalTrigConvCmd>:
  * @param  NewState: new state of the selected ADC external trigger start of conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2f38:	b480      	push	{r7}
    2f3a:	b083      	sub	sp, #12
    2f3c:	af00      	add	r7, sp, #0
    2f3e:	6078      	str	r0, [r7, #4]
    2f40:	460b      	mov	r3, r1
    2f42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2f44:	78fb      	ldrb	r3, [r7, #3]
    2f46:	2b00      	cmp	r3, #0
    2f48:	d006      	beq.n	2f58 <ADC_ExternalTrigConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
    2f4a:	687b      	ldr	r3, [r7, #4]
    2f4c:	689b      	ldr	r3, [r3, #8]
    2f4e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
    2f52:	687b      	ldr	r3, [r7, #4]
    2f54:	609a      	str	r2, [r3, #8]
    2f56:	e005      	b.n	2f64 <ADC_ExternalTrigConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
    2f58:	687b      	ldr	r3, [r7, #4]
    2f5a:	689b      	ldr	r3, [r3, #8]
    2f5c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
    2f60:	687b      	ldr	r3, [r7, #4]
    2f62:	609a      	str	r2, [r3, #8]
  }
}
    2f64:	f107 070c 	add.w	r7, r7, #12
    2f68:	46bd      	mov	sp, r7
    2f6a:	bc80      	pop	{r7}
    2f6c:	4770      	bx	lr
    2f6e:	bf00      	nop

00002f70 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
    2f70:	b480      	push	{r7}
    2f72:	b083      	sub	sp, #12
    2f74:	af00      	add	r7, sp, #0
    2f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
    2f78:	687b      	ldr	r3, [r7, #4]
    2f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    2f7c:	b29b      	uxth	r3, r3
}
    2f7e:	4618      	mov	r0, r3
    2f80:	f107 070c 	add.w	r7, r7, #12
    2f84:	46bd      	mov	sp, r7
    2f86:	bc80      	pop	{r7}
    2f88:	4770      	bx	lr
    2f8a:	bf00      	nop

00002f8c <ADC_GetDualModeConversionValue>:
/**
  * @brief  Returns the last ADC1 and ADC2 conversion result data in dual mode.
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
    2f8c:	b480      	push	{r7}
    2f8e:	af00      	add	r7, sp, #0
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
    2f90:	4b02      	ldr	r3, [pc, #8]	; (2f9c <ADC_GetDualModeConversionValue+0x10>)
    2f92:	681b      	ldr	r3, [r3, #0]
}
    2f94:	4618      	mov	r0, r3
    2f96:	46bd      	mov	sp, r7
    2f98:	bc80      	pop	{r7}
    2f9a:	4770      	bx	lr
    2f9c:	4001244c 	.word	0x4001244c

00002fa0 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2fa0:	b480      	push	{r7}
    2fa2:	b083      	sub	sp, #12
    2fa4:	af00      	add	r7, sp, #0
    2fa6:	6078      	str	r0, [r7, #4]
    2fa8:	460b      	mov	r3, r1
    2faa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2fac:	78fb      	ldrb	r3, [r7, #3]
    2fae:	2b00      	cmp	r3, #0
    2fb0:	d006      	beq.n	2fc0 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
    2fb2:	687b      	ldr	r3, [r7, #4]
    2fb4:	685b      	ldr	r3, [r3, #4]
    2fb6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
    2fba:	687b      	ldr	r3, [r7, #4]
    2fbc:	605a      	str	r2, [r3, #4]
    2fbe:	e005      	b.n	2fcc <ADC_AutoInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
    2fc0:	687b      	ldr	r3, [r7, #4]
    2fc2:	685b      	ldr	r3, [r3, #4]
    2fc4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
    2fc8:	687b      	ldr	r3, [r7, #4]
    2fca:	605a      	str	r2, [r3, #4]
  }
}
    2fcc:	f107 070c 	add.w	r7, r7, #12
    2fd0:	46bd      	mov	sp, r7
    2fd2:	bc80      	pop	{r7}
    2fd4:	4770      	bx	lr
    2fd6:	bf00      	nop

00002fd8 <ADC_InjectedDiscModeCmd>:
  *         on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    2fd8:	b480      	push	{r7}
    2fda:	b083      	sub	sp, #12
    2fdc:	af00      	add	r7, sp, #0
    2fde:	6078      	str	r0, [r7, #4]
    2fe0:	460b      	mov	r3, r1
    2fe2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2fe4:	78fb      	ldrb	r3, [r7, #3]
    2fe6:	2b00      	cmp	r3, #0
    2fe8:	d006      	beq.n	2ff8 <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
    2fea:	687b      	ldr	r3, [r7, #4]
    2fec:	685b      	ldr	r3, [r3, #4]
    2fee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
    2ff2:	687b      	ldr	r3, [r7, #4]
    2ff4:	605a      	str	r2, [r3, #4]
    2ff6:	e005      	b.n	3004 <ADC_InjectedDiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
    2ff8:	687b      	ldr	r3, [r7, #4]
    2ffa:	685b      	ldr	r3, [r3, #4]
    2ffc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    3000:	687b      	ldr	r3, [r7, #4]
    3002:	605a      	str	r2, [r3, #4]
  }
}
    3004:	f107 070c 	add.w	r7, r7, #12
    3008:	46bd      	mov	sp, r7
    300a:	bc80      	pop	{r7}
    300c:	4770      	bx	lr
    300e:	bf00      	nop

00003010 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
    3010:	b480      	push	{r7}
    3012:	b085      	sub	sp, #20
    3014:	af00      	add	r7, sp, #0
    3016:	6078      	str	r0, [r7, #4]
    3018:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    301a:	f04f 0300 	mov.w	r3, #0
    301e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
    3020:	687b      	ldr	r3, [r7, #4]
    3022:	689b      	ldr	r3, [r3, #8]
    3024:	60fb      	str	r3, [r7, #12]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
    3026:	68fb      	ldr	r3, [r7, #12]
    3028:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    302c:	60fb      	str	r3, [r7, #12]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
    302e:	68fa      	ldr	r2, [r7, #12]
    3030:	683b      	ldr	r3, [r7, #0]
    3032:	ea42 0303 	orr.w	r3, r2, r3
    3036:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
    3038:	687b      	ldr	r3, [r7, #4]
    303a:	68fa      	ldr	r2, [r7, #12]
    303c:	609a      	str	r2, [r3, #8]
}
    303e:	f107 0714 	add.w	r7, r7, #20
    3042:	46bd      	mov	sp, r7
    3044:	bc80      	pop	{r7}
    3046:	4770      	bx	lr

00003048 <ADC_ExternalTrigInjectedConvCmd>:
  *         injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3048:	b480      	push	{r7}
    304a:	b083      	sub	sp, #12
    304c:	af00      	add	r7, sp, #0
    304e:	6078      	str	r0, [r7, #4]
    3050:	460b      	mov	r3, r1
    3052:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3054:	78fb      	ldrb	r3, [r7, #3]
    3056:	2b00      	cmp	r3, #0
    3058:	d006      	beq.n	3068 <ADC_ExternalTrigInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
    305a:	687b      	ldr	r3, [r7, #4]
    305c:	689b      	ldr	r3, [r3, #8]
    305e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
    3062:	687b      	ldr	r3, [r7, #4]
    3064:	609a      	str	r2, [r3, #8]
    3066:	e005      	b.n	3074 <ADC_ExternalTrigInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
    3068:	687b      	ldr	r3, [r7, #4]
    306a:	689b      	ldr	r3, [r3, #8]
    306c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
    3070:	687b      	ldr	r3, [r7, #4]
    3072:	609a      	str	r2, [r3, #8]
  }
}
    3074:	f107 070c 	add.w	r7, r7, #12
    3078:	46bd      	mov	sp, r7
    307a:	bc80      	pop	{r7}
    307c:	4770      	bx	lr
    307e:	bf00      	nop

00003080 <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    3080:	b480      	push	{r7}
    3082:	b083      	sub	sp, #12
    3084:	af00      	add	r7, sp, #0
    3086:	6078      	str	r0, [r7, #4]
    3088:	460b      	mov	r3, r1
    308a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    308c:	78fb      	ldrb	r3, [r7, #3]
    308e:	2b00      	cmp	r3, #0
    3090:	d006      	beq.n	30a0 <ADC_SoftwareStartInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
    3092:	687b      	ldr	r3, [r7, #4]
    3094:	689b      	ldr	r3, [r3, #8]
    3096:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
    309a:	687b      	ldr	r3, [r7, #4]
    309c:	609a      	str	r2, [r3, #8]
    309e:	e005      	b.n	30ac <ADC_SoftwareStartInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
    30a0:	687b      	ldr	r3, [r7, #4]
    30a2:	689b      	ldr	r3, [r3, #8]
    30a4:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
    30a8:	687b      	ldr	r3, [r7, #4]
    30aa:	609a      	str	r2, [r3, #8]
  }
}
    30ac:	f107 070c 	add.w	r7, r7, #12
    30b0:	46bd      	mov	sp, r7
    30b2:	bc80      	pop	{r7}
    30b4:	4770      	bx	lr
    30b6:	bf00      	nop

000030b8 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
    30b8:	b480      	push	{r7}
    30ba:	b085      	sub	sp, #20
    30bc:	af00      	add	r7, sp, #0
    30be:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
    30c0:	f04f 0300 	mov.w	r3, #0
    30c4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
    30c6:	687b      	ldr	r3, [r7, #4]
    30c8:	689b      	ldr	r3, [r3, #8]
    30ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    30ce:	2b00      	cmp	r3, #0
    30d0:	d003      	beq.n	30da <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
    30d2:	f04f 0301 	mov.w	r3, #1
    30d6:	73fb      	strb	r3, [r7, #15]
    30d8:	e002      	b.n	30e0 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x28>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
    30da:	f04f 0300 	mov.w	r3, #0
    30de:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
    30e0:	7bfb      	ldrb	r3, [r7, #15]
}
    30e2:	4618      	mov	r0, r3
    30e4:	f107 0714 	add.w	r7, r7, #20
    30e8:	46bd      	mov	sp, r7
    30ea:	bc80      	pop	{r7}
    30ec:	4770      	bx	lr
    30ee:	bf00      	nop

000030f0 <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    30f0:	b480      	push	{r7}
    30f2:	b087      	sub	sp, #28
    30f4:	af00      	add	r7, sp, #0
    30f6:	6078      	str	r0, [r7, #4]
    30f8:	70f9      	strb	r1, [r7, #3]
    30fa:	70ba      	strb	r2, [r7, #2]
    30fc:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
    30fe:	f04f 0300 	mov.w	r3, #0
    3102:	617b      	str	r3, [r7, #20]
    3104:	f04f 0300 	mov.w	r3, #0
    3108:	613b      	str	r3, [r7, #16]
    310a:	f04f 0300 	mov.w	r3, #0
    310e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    3110:	78fb      	ldrb	r3, [r7, #3]
    3112:	2b09      	cmp	r3, #9
    3114:	d929      	bls.n	316a <ADC_InjectedChannelConfig+0x7a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    3116:	687b      	ldr	r3, [r7, #4]
    3118:	68db      	ldr	r3, [r3, #12]
    311a:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    311c:	78fa      	ldrb	r2, [r7, #3]
    311e:	4613      	mov	r3, r2
    3120:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3124:	189b      	adds	r3, r3, r2
    3126:	f1a3 031e 	sub.w	r3, r3, #30
    312a:	f04f 0207 	mov.w	r2, #7
    312e:	fa02 f303 	lsl.w	r3, r2, r3
    3132:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    3134:	693b      	ldr	r3, [r7, #16]
    3136:	ea6f 0303 	mvn.w	r3, r3
    313a:	697a      	ldr	r2, [r7, #20]
    313c:	ea02 0303 	and.w	r3, r2, r3
    3140:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    3142:	7879      	ldrb	r1, [r7, #1]
    3144:	78fa      	ldrb	r2, [r7, #3]
    3146:	4613      	mov	r3, r2
    3148:	ea4f 0343 	mov.w	r3, r3, lsl #1
    314c:	189b      	adds	r3, r3, r2
    314e:	f1a3 031e 	sub.w	r3, r3, #30
    3152:	fa01 f303 	lsl.w	r3, r1, r3
    3156:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    3158:	697a      	ldr	r2, [r7, #20]
    315a:	693b      	ldr	r3, [r7, #16]
    315c:	ea42 0303 	orr.w	r3, r2, r3
    3160:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    3162:	687b      	ldr	r3, [r7, #4]
    3164:	697a      	ldr	r2, [r7, #20]
    3166:	60da      	str	r2, [r3, #12]
    3168:	e024      	b.n	31b4 <ADC_InjectedChannelConfig+0xc4>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    316a:	687b      	ldr	r3, [r7, #4]
    316c:	691b      	ldr	r3, [r3, #16]
    316e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    3170:	78fa      	ldrb	r2, [r7, #3]
    3172:	4613      	mov	r3, r2
    3174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3178:	189b      	adds	r3, r3, r2
    317a:	f04f 0207 	mov.w	r2, #7
    317e:	fa02 f303 	lsl.w	r3, r2, r3
    3182:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    3184:	693b      	ldr	r3, [r7, #16]
    3186:	ea6f 0303 	mvn.w	r3, r3
    318a:	697a      	ldr	r2, [r7, #20]
    318c:	ea02 0303 	and.w	r3, r2, r3
    3190:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    3192:	7879      	ldrb	r1, [r7, #1]
    3194:	78fa      	ldrb	r2, [r7, #3]
    3196:	4613      	mov	r3, r2
    3198:	ea4f 0343 	mov.w	r3, r3, lsl #1
    319c:	189b      	adds	r3, r3, r2
    319e:	fa01 f303 	lsl.w	r3, r1, r3
    31a2:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    31a4:	697a      	ldr	r2, [r7, #20]
    31a6:	693b      	ldr	r3, [r7, #16]
    31a8:	ea42 0303 	orr.w	r3, r2, r3
    31ac:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    31ae:	687b      	ldr	r3, [r7, #4]
    31b0:	697a      	ldr	r2, [r7, #20]
    31b2:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    31b4:	687b      	ldr	r3, [r7, #4]
    31b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    31b8:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
    31ba:	697b      	ldr	r3, [r7, #20]
    31bc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    31c0:	ea4f 5313 	mov.w	r3, r3, lsr #20
    31c4:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    31c6:	68fb      	ldr	r3, [r7, #12]
    31c8:	b2db      	uxtb	r3, r3
    31ca:	ea6f 0303 	mvn.w	r3, r3
    31ce:	b2da      	uxtb	r2, r3
    31d0:	78bb      	ldrb	r3, [r7, #2]
    31d2:	18d3      	adds	r3, r2, r3
    31d4:	b2db      	uxtb	r3, r3
    31d6:	f103 0303 	add.w	r3, r3, #3
    31da:	b2db      	uxtb	r3, r3
    31dc:	461a      	mov	r2, r3
    31de:	4613      	mov	r3, r2
    31e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    31e4:	189b      	adds	r3, r3, r2
    31e6:	f04f 021f 	mov.w	r2, #31
    31ea:	fa02 f303 	lsl.w	r3, r2, r3
    31ee:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
    31f0:	693b      	ldr	r3, [r7, #16]
    31f2:	ea6f 0303 	mvn.w	r3, r3
    31f6:	697a      	ldr	r2, [r7, #20]
    31f8:	ea02 0303 	and.w	r3, r2, r3
    31fc:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    31fe:	78f9      	ldrb	r1, [r7, #3]
    3200:	68fb      	ldr	r3, [r7, #12]
    3202:	b2db      	uxtb	r3, r3
    3204:	ea6f 0303 	mvn.w	r3, r3
    3208:	b2da      	uxtb	r2, r3
    320a:	78bb      	ldrb	r3, [r7, #2]
    320c:	18d3      	adds	r3, r2, r3
    320e:	b2db      	uxtb	r3, r3
    3210:	f103 0303 	add.w	r3, r3, #3
    3214:	b2db      	uxtb	r3, r3
    3216:	461a      	mov	r2, r3
    3218:	4613      	mov	r3, r2
    321a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    321e:	189b      	adds	r3, r3, r2
    3220:	fa01 f303 	lsl.w	r3, r1, r3
    3224:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
    3226:	697a      	ldr	r2, [r7, #20]
    3228:	693b      	ldr	r3, [r7, #16]
    322a:	ea42 0303 	orr.w	r3, r2, r3
    322e:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    3230:	687b      	ldr	r3, [r7, #4]
    3232:	697a      	ldr	r2, [r7, #20]
    3234:	639a      	str	r2, [r3, #56]	; 0x38
}
    3236:	f107 071c 	add.w	r7, r7, #28
    323a:	46bd      	mov	sp, r7
    323c:	bc80      	pop	{r7}
    323e:	4770      	bx	lr

00003240 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
    3240:	b480      	push	{r7}
    3242:	b085      	sub	sp, #20
    3244:	af00      	add	r7, sp, #0
    3246:	6078      	str	r0, [r7, #4]
    3248:	460b      	mov	r3, r1
    324a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
    324c:	f04f 0300 	mov.w	r3, #0
    3250:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
    3252:	f04f 0300 	mov.w	r3, #0
    3256:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    3258:	687b      	ldr	r3, [r7, #4]
    325a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    325c:	60fb      	str	r3, [r7, #12]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
    325e:	68fb      	ldr	r3, [r7, #12]
    3260:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    3264:	60fb      	str	r3, [r7, #12]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
    3266:	78fb      	ldrb	r3, [r7, #3]
    3268:	f103 33ff 	add.w	r3, r3, #4294967295
    326c:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
    326e:	68bb      	ldr	r3, [r7, #8]
    3270:	ea4f 5303 	mov.w	r3, r3, lsl #20
    3274:	68fa      	ldr	r2, [r7, #12]
    3276:	ea42 0303 	orr.w	r3, r2, r3
    327a:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    327c:	687b      	ldr	r3, [r7, #4]
    327e:	68fa      	ldr	r2, [r7, #12]
    3280:	639a      	str	r2, [r3, #56]	; 0x38
}
    3282:	f107 0714 	add.w	r7, r7, #20
    3286:	46bd      	mov	sp, r7
    3288:	bc80      	pop	{r7}
    328a:	4770      	bx	lr

0000328c <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
    328c:	b480      	push	{r7}
    328e:	b085      	sub	sp, #20
    3290:	af00      	add	r7, sp, #0
    3292:	6078      	str	r0, [r7, #4]
    3294:	4613      	mov	r3, r2
    3296:	460a      	mov	r2, r1
    3298:	70fa      	strb	r2, [r7, #3]
    329a:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    329c:	f04f 0300 	mov.w	r3, #0
    32a0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
    32a2:	687b      	ldr	r3, [r7, #4]
    32a4:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
    32a6:	78fa      	ldrb	r2, [r7, #3]
    32a8:	68fb      	ldr	r3, [r7, #12]
    32aa:	18d3      	adds	r3, r2, r3
    32ac:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
    32ae:	68fb      	ldr	r3, [r7, #12]
    32b0:	883a      	ldrh	r2, [r7, #0]
    32b2:	601a      	str	r2, [r3, #0]
}
    32b4:	f107 0714 	add.w	r7, r7, #20
    32b8:	46bd      	mov	sp, r7
    32ba:	bc80      	pop	{r7}
    32bc:	4770      	bx	lr
    32be:	bf00      	nop

000032c0 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
    32c0:	b480      	push	{r7}
    32c2:	b085      	sub	sp, #20
    32c4:	af00      	add	r7, sp, #0
    32c6:	6078      	str	r0, [r7, #4]
    32c8:	460b      	mov	r3, r1
    32ca:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
    32cc:	f04f 0300 	mov.w	r3, #0
    32d0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
    32d2:	687b      	ldr	r3, [r7, #4]
    32d4:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_Offset;
    32d6:	78fa      	ldrb	r2, [r7, #3]
    32d8:	68fb      	ldr	r3, [r7, #12]
    32da:	18d3      	adds	r3, r2, r3
    32dc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    32e0:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
    32e2:	68fb      	ldr	r3, [r7, #12]
    32e4:	681b      	ldr	r3, [r3, #0]
    32e6:	b29b      	uxth	r3, r3
}
    32e8:	4618      	mov	r0, r3
    32ea:	f107 0714 	add.w	r7, r7, #20
    32ee:	46bd      	mov	sp, r7
    32f0:	bc80      	pop	{r7}
    32f2:	4770      	bx	lr

000032f4 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
    32f4:	b480      	push	{r7}
    32f6:	b085      	sub	sp, #20
    32f8:	af00      	add	r7, sp, #0
    32fa:	6078      	str	r0, [r7, #4]
    32fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    32fe:	f04f 0300 	mov.w	r3, #0
    3302:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    3304:	687b      	ldr	r3, [r7, #4]
    3306:	685b      	ldr	r3, [r3, #4]
    3308:	60fb      	str	r3, [r7, #12]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
    330a:	68fb      	ldr	r3, [r7, #12]
    330c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
    3310:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3314:	60fb      	str	r3, [r7, #12]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
    3316:	68fa      	ldr	r2, [r7, #12]
    3318:	683b      	ldr	r3, [r7, #0]
    331a:	ea42 0303 	orr.w	r3, r2, r3
    331e:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    3320:	687b      	ldr	r3, [r7, #4]
    3322:	68fa      	ldr	r2, [r7, #12]
    3324:	605a      	str	r2, [r3, #4]
}
    3326:	f107 0714 	add.w	r7, r7, #20
    332a:	46bd      	mov	sp, r7
    332c:	bc80      	pop	{r7}
    332e:	4770      	bx	lr

00003330 <ADC_AnalogWatchdogThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
    3330:	b480      	push	{r7}
    3332:	b083      	sub	sp, #12
    3334:	af00      	add	r7, sp, #0
    3336:	6078      	str	r0, [r7, #4]
    3338:	4613      	mov	r3, r2
    333a:	460a      	mov	r2, r1
    333c:	807a      	strh	r2, [r7, #2]
    333e:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
    3340:	887a      	ldrh	r2, [r7, #2]
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	625a      	str	r2, [r3, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
    3346:	883a      	ldrh	r2, [r7, #0]
    3348:	687b      	ldr	r3, [r7, #4]
    334a:	629a      	str	r2, [r3, #40]	; 0x28
}
    334c:	f107 070c 	add.w	r7, r7, #12
    3350:	46bd      	mov	sp, r7
    3352:	bc80      	pop	{r7}
    3354:	4770      	bx	lr
    3356:	bf00      	nop

00003358 <ADC_AnalogWatchdogSingleChannelConfig>:
  *     @arg ADC_Channel_16: ADC Channel16 selected
  *     @arg ADC_Channel_17: ADC Channel17 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
    3358:	b480      	push	{r7}
    335a:	b085      	sub	sp, #20
    335c:	af00      	add	r7, sp, #0
    335e:	6078      	str	r0, [r7, #4]
    3360:	460b      	mov	r3, r1
    3362:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
    3364:	f04f 0300 	mov.w	r3, #0
    3368:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    336a:	687b      	ldr	r3, [r7, #4]
    336c:	685b      	ldr	r3, [r3, #4]
    336e:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
    3370:	68fb      	ldr	r3, [r7, #12]
    3372:	f023 031f 	bic.w	r3, r3, #31
    3376:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
    3378:	78fb      	ldrb	r3, [r7, #3]
    337a:	68fa      	ldr	r2, [r7, #12]
    337c:	ea42 0303 	orr.w	r3, r2, r3
    3380:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    3382:	687b      	ldr	r3, [r7, #4]
    3384:	68fa      	ldr	r2, [r7, #12]
    3386:	605a      	str	r2, [r3, #4]
}
    3388:	f107 0714 	add.w	r7, r7, #20
    338c:	46bd      	mov	sp, r7
    338e:	bc80      	pop	{r7}
    3390:	4770      	bx	lr
    3392:	bf00      	nop

00003394 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
    3394:	b480      	push	{r7}
    3396:	b083      	sub	sp, #12
    3398:	af00      	add	r7, sp, #0
    339a:	4603      	mov	r3, r0
    339c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    339e:	79fb      	ldrb	r3, [r7, #7]
    33a0:	2b00      	cmp	r3, #0
    33a2:	d006      	beq.n	33b2 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
    33a4:	4b08      	ldr	r3, [pc, #32]	; (33c8 <ADC_TempSensorVrefintCmd+0x34>)
    33a6:	4a08      	ldr	r2, [pc, #32]	; (33c8 <ADC_TempSensorVrefintCmd+0x34>)
    33a8:	6892      	ldr	r2, [r2, #8]
    33aa:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
    33ae:	609a      	str	r2, [r3, #8]
    33b0:	e005      	b.n	33be <ADC_TempSensorVrefintCmd+0x2a>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
    33b2:	4b05      	ldr	r3, [pc, #20]	; (33c8 <ADC_TempSensorVrefintCmd+0x34>)
    33b4:	4a04      	ldr	r2, [pc, #16]	; (33c8 <ADC_TempSensorVrefintCmd+0x34>)
    33b6:	6892      	ldr	r2, [r2, #8]
    33b8:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
    33bc:	609a      	str	r2, [r3, #8]
  }
}
    33be:	f107 070c 	add.w	r7, r7, #12
    33c2:	46bd      	mov	sp, r7
    33c4:	bc80      	pop	{r7}
    33c6:	4770      	bx	lr
    33c8:	40012400 	.word	0x40012400

000033cc <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    33cc:	b480      	push	{r7}
    33ce:	b085      	sub	sp, #20
    33d0:	af00      	add	r7, sp, #0
    33d2:	6078      	str	r0, [r7, #4]
    33d4:	460b      	mov	r3, r1
    33d6:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
    33d8:	f04f 0300 	mov.w	r3, #0
    33dc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
    33de:	687b      	ldr	r3, [r7, #4]
    33e0:	681a      	ldr	r2, [r3, #0]
    33e2:	78fb      	ldrb	r3, [r7, #3]
    33e4:	ea02 0303 	and.w	r3, r2, r3
    33e8:	2b00      	cmp	r3, #0
    33ea:	d003      	beq.n	33f4 <ADC_GetFlagStatus+0x28>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
    33ec:	f04f 0301 	mov.w	r3, #1
    33f0:	73fb      	strb	r3, [r7, #15]
    33f2:	e002      	b.n	33fa <ADC_GetFlagStatus+0x2e>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
    33f4:	f04f 0300 	mov.w	r3, #0
    33f8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
    33fa:	7bfb      	ldrb	r3, [r7, #15]
}
    33fc:	4618      	mov	r0, r3
    33fe:	f107 0714 	add.w	r7, r7, #20
    3402:	46bd      	mov	sp, r7
    3404:	bc80      	pop	{r7}
    3406:	4770      	bx	lr

00003408 <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    3408:	b480      	push	{r7}
    340a:	b083      	sub	sp, #12
    340c:	af00      	add	r7, sp, #0
    340e:	6078      	str	r0, [r7, #4]
    3410:	460b      	mov	r3, r1
    3412:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
    3414:	78fb      	ldrb	r3, [r7, #3]
    3416:	ea6f 0203 	mvn.w	r2, r3
    341a:	687b      	ldr	r3, [r7, #4]
    341c:	601a      	str	r2, [r3, #0]
}
    341e:	f107 070c 	add.w	r7, r7, #12
    3422:	46bd      	mov	sp, r7
    3424:	bc80      	pop	{r7}
    3426:	4770      	bx	lr

00003428 <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    3428:	b480      	push	{r7}
    342a:	b087      	sub	sp, #28
    342c:	af00      	add	r7, sp, #0
    342e:	6078      	str	r0, [r7, #4]
    3430:	460b      	mov	r3, r1
    3432:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
    3434:	f04f 0300 	mov.w	r3, #0
    3438:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
    343a:	f04f 0300 	mov.w	r3, #0
    343e:	613b      	str	r3, [r7, #16]
    3440:	f04f 0300 	mov.w	r3, #0
    3444:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
    3446:	887b      	ldrh	r3, [r7, #2]
    3448:	ea4f 2313 	mov.w	r3, r3, lsr #8
    344c:	b29b      	uxth	r3, r3
    344e:	613b      	str	r3, [r7, #16]
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
    3450:	687b      	ldr	r3, [r7, #4]
    3452:	685a      	ldr	r2, [r3, #4]
    3454:	887b      	ldrh	r3, [r7, #2]
    3456:	b2db      	uxtb	r3, r3
    3458:	ea02 0303 	and.w	r3, r2, r3
    345c:	60fb      	str	r3, [r7, #12]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
    345e:	687b      	ldr	r3, [r7, #4]
    3460:	681a      	ldr	r2, [r3, #0]
    3462:	693b      	ldr	r3, [r7, #16]
    3464:	ea02 0303 	and.w	r3, r2, r3
    3468:	2b00      	cmp	r3, #0
    346a:	d006      	beq.n	347a <ADC_GetITStatus+0x52>
    346c:	68fb      	ldr	r3, [r7, #12]
    346e:	2b00      	cmp	r3, #0
    3470:	d003      	beq.n	347a <ADC_GetITStatus+0x52>
  {
    /* ADC_IT is set */
    bitstatus = SET;
    3472:	f04f 0301 	mov.w	r3, #1
    3476:	75fb      	strb	r3, [r7, #23]
    3478:	e002      	b.n	3480 <ADC_GetITStatus+0x58>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
    347a:	f04f 0300 	mov.w	r3, #0
    347e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
    3480:	7dfb      	ldrb	r3, [r7, #23]
}
    3482:	4618      	mov	r0, r3
    3484:	f107 071c 	add.w	r7, r7, #28
    3488:	46bd      	mov	sp, r7
    348a:	bc80      	pop	{r7}
    348c:	4770      	bx	lr
    348e:	bf00      	nop

00003490 <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    3490:	b480      	push	{r7}
    3492:	b085      	sub	sp, #20
    3494:	af00      	add	r7, sp, #0
    3496:	6078      	str	r0, [r7, #4]
    3498:	460b      	mov	r3, r1
    349a:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
    349c:	f04f 0300 	mov.w	r3, #0
    34a0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
    34a2:	887b      	ldrh	r3, [r7, #2]
    34a4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    34a8:	b29b      	uxth	r3, r3
    34aa:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
    34ac:	7bfb      	ldrb	r3, [r7, #15]
    34ae:	ea6f 0203 	mvn.w	r2, r3
    34b2:	687b      	ldr	r3, [r7, #4]
    34b4:	601a      	str	r2, [r3, #0]
}
    34b6:	f107 0714 	add.w	r7, r7, #20
    34ba:	46bd      	mov	sp, r7
    34bc:	bc80      	pop	{r7}
    34be:	4770      	bx	lr

000034c0 <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
    34c0:	b580      	push	{r7, lr}
    34c2:	b082      	sub	sp, #8
    34c4:	af00      	add	r7, sp, #0
    34c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
    34c8:	687a      	ldr	r2, [r7, #4]
    34ca:	4b91      	ldr	r3, [pc, #580]	; (3710 <TIM_DeInit+0x250>)
    34cc:	429a      	cmp	r2, r3
    34ce:	d10c      	bne.n	34ea <TIM_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    34d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
    34d4:	f04f 0101 	mov.w	r1, #1
    34d8:	f7fd ffea 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
    34dc:	f44f 6000 	mov.w	r0, #2048	; 0x800
    34e0:	f04f 0100 	mov.w	r1, #0
    34e4:	f7fd ffe4 	bl	14b0 <RCC_APB2PeriphResetCmd>
    34e8:	e10e      	b.n	3708 <TIM_DeInit+0x248>
  }     
  else if (TIMx == TIM2)
    34ea:	687b      	ldr	r3, [r7, #4]
    34ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    34f0:	d10c      	bne.n	350c <TIM_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    34f2:	f04f 0001 	mov.w	r0, #1
    34f6:	f04f 0101 	mov.w	r1, #1
    34fa:	f7fd fffb 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
    34fe:	f04f 0001 	mov.w	r0, #1
    3502:	f04f 0100 	mov.w	r1, #0
    3506:	f7fd fff5 	bl	14f4 <RCC_APB1PeriphResetCmd>
    350a:	e0fd      	b.n	3708 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM3)
    350c:	687a      	ldr	r2, [r7, #4]
    350e:	4b81      	ldr	r3, [pc, #516]	; (3714 <TIM_DeInit+0x254>)
    3510:	429a      	cmp	r2, r3
    3512:	d10c      	bne.n	352e <TIM_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    3514:	f04f 0002 	mov.w	r0, #2
    3518:	f04f 0101 	mov.w	r1, #1
    351c:	f7fd ffea 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
    3520:	f04f 0002 	mov.w	r0, #2
    3524:	f04f 0100 	mov.w	r1, #0
    3528:	f7fd ffe4 	bl	14f4 <RCC_APB1PeriphResetCmd>
    352c:	e0ec      	b.n	3708 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM4)
    352e:	687a      	ldr	r2, [r7, #4]
    3530:	4b79      	ldr	r3, [pc, #484]	; (3718 <TIM_DeInit+0x258>)
    3532:	429a      	cmp	r2, r3
    3534:	d10c      	bne.n	3550 <TIM_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    3536:	f04f 0004 	mov.w	r0, #4
    353a:	f04f 0101 	mov.w	r1, #1
    353e:	f7fd ffd9 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
    3542:	f04f 0004 	mov.w	r0, #4
    3546:	f04f 0100 	mov.w	r1, #0
    354a:	f7fd ffd3 	bl	14f4 <RCC_APB1PeriphResetCmd>
    354e:	e0db      	b.n	3708 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM5)
    3550:	687a      	ldr	r2, [r7, #4]
    3552:	4b72      	ldr	r3, [pc, #456]	; (371c <TIM_DeInit+0x25c>)
    3554:	429a      	cmp	r2, r3
    3556:	d10c      	bne.n	3572 <TIM_DeInit+0xb2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    3558:	f04f 0008 	mov.w	r0, #8
    355c:	f04f 0101 	mov.w	r1, #1
    3560:	f7fd ffc8 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
    3564:	f04f 0008 	mov.w	r0, #8
    3568:	f04f 0100 	mov.w	r1, #0
    356c:	f7fd ffc2 	bl	14f4 <RCC_APB1PeriphResetCmd>
    3570:	e0ca      	b.n	3708 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM6)
    3572:	687a      	ldr	r2, [r7, #4]
    3574:	4b6a      	ldr	r3, [pc, #424]	; (3720 <TIM_DeInit+0x260>)
    3576:	429a      	cmp	r2, r3
    3578:	d10c      	bne.n	3594 <TIM_DeInit+0xd4>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    357a:	f04f 0010 	mov.w	r0, #16
    357e:	f04f 0101 	mov.w	r1, #1
    3582:	f7fd ffb7 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
    3586:	f04f 0010 	mov.w	r0, #16
    358a:	f04f 0100 	mov.w	r1, #0
    358e:	f7fd ffb1 	bl	14f4 <RCC_APB1PeriphResetCmd>
    3592:	e0b9      	b.n	3708 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM7)
    3594:	687a      	ldr	r2, [r7, #4]
    3596:	4b63      	ldr	r3, [pc, #396]	; (3724 <TIM_DeInit+0x264>)
    3598:	429a      	cmp	r2, r3
    359a:	d10c      	bne.n	35b6 <TIM_DeInit+0xf6>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    359c:	f04f 0020 	mov.w	r0, #32
    35a0:	f04f 0101 	mov.w	r1, #1
    35a4:	f7fd ffa6 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
    35a8:	f04f 0020 	mov.w	r0, #32
    35ac:	f04f 0100 	mov.w	r1, #0
    35b0:	f7fd ffa0 	bl	14f4 <RCC_APB1PeriphResetCmd>
    35b4:	e0a8      	b.n	3708 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM8)
    35b6:	687a      	ldr	r2, [r7, #4]
    35b8:	4b5b      	ldr	r3, [pc, #364]	; (3728 <TIM_DeInit+0x268>)
    35ba:	429a      	cmp	r2, r3
    35bc:	d10c      	bne.n	35d8 <TIM_DeInit+0x118>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    35be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    35c2:	f04f 0101 	mov.w	r1, #1
    35c6:	f7fd ff73 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
    35ca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    35ce:	f04f 0100 	mov.w	r1, #0
    35d2:	f7fd ff6d 	bl	14b0 <RCC_APB2PeriphResetCmd>
    35d6:	e097      	b.n	3708 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM9)
    35d8:	687a      	ldr	r2, [r7, #4]
    35da:	4b54      	ldr	r3, [pc, #336]	; (372c <TIM_DeInit+0x26c>)
    35dc:	429a      	cmp	r2, r3
    35de:	d10c      	bne.n	35fa <TIM_DeInit+0x13a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    35e0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    35e4:	f04f 0101 	mov.w	r1, #1
    35e8:	f7fd ff62 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
    35ec:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    35f0:	f04f 0100 	mov.w	r1, #0
    35f4:	f7fd ff5c 	bl	14b0 <RCC_APB2PeriphResetCmd>
    35f8:	e086      	b.n	3708 <TIM_DeInit+0x248>
   }  
  else if (TIMx == TIM10)
    35fa:	687a      	ldr	r2, [r7, #4]
    35fc:	4b4c      	ldr	r3, [pc, #304]	; (3730 <TIM_DeInit+0x270>)
    35fe:	429a      	cmp	r2, r3
    3600:	d10c      	bne.n	361c <TIM_DeInit+0x15c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    3602:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3606:	f04f 0101 	mov.w	r1, #1
    360a:	f7fd ff51 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
    360e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3612:	f04f 0100 	mov.w	r1, #0
    3616:	f7fd ff4b 	bl	14b0 <RCC_APB2PeriphResetCmd>
    361a:	e075      	b.n	3708 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM11) 
    361c:	687a      	ldr	r2, [r7, #4]
    361e:	4b45      	ldr	r3, [pc, #276]	; (3734 <TIM_DeInit+0x274>)
    3620:	429a      	cmp	r2, r3
    3622:	d10c      	bne.n	363e <TIM_DeInit+0x17e>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    3624:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    3628:	f04f 0101 	mov.w	r1, #1
    362c:	f7fd ff40 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
    3630:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    3634:	f04f 0100 	mov.w	r1, #0
    3638:	f7fd ff3a 	bl	14b0 <RCC_APB2PeriphResetCmd>
    363c:	e064      	b.n	3708 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM12)
    363e:	687a      	ldr	r2, [r7, #4]
    3640:	4b3d      	ldr	r3, [pc, #244]	; (3738 <TIM_DeInit+0x278>)
    3642:	429a      	cmp	r2, r3
    3644:	d10c      	bne.n	3660 <TIM_DeInit+0x1a0>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    3646:	f04f 0040 	mov.w	r0, #64	; 0x40
    364a:	f04f 0101 	mov.w	r1, #1
    364e:	f7fd ff51 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
    3652:	f04f 0040 	mov.w	r0, #64	; 0x40
    3656:	f04f 0100 	mov.w	r1, #0
    365a:	f7fd ff4b 	bl	14f4 <RCC_APB1PeriphResetCmd>
    365e:	e053      	b.n	3708 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM13) 
    3660:	687a      	ldr	r2, [r7, #4]
    3662:	4b36      	ldr	r3, [pc, #216]	; (373c <TIM_DeInit+0x27c>)
    3664:	429a      	cmp	r2, r3
    3666:	d10c      	bne.n	3682 <TIM_DeInit+0x1c2>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    3668:	f04f 0080 	mov.w	r0, #128	; 0x80
    366c:	f04f 0101 	mov.w	r1, #1
    3670:	f7fd ff40 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
    3674:	f04f 0080 	mov.w	r0, #128	; 0x80
    3678:	f04f 0100 	mov.w	r1, #0
    367c:	f7fd ff3a 	bl	14f4 <RCC_APB1PeriphResetCmd>
    3680:	e042      	b.n	3708 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM14) 
    3682:	687a      	ldr	r2, [r7, #4]
    3684:	4b2e      	ldr	r3, [pc, #184]	; (3740 <TIM_DeInit+0x280>)
    3686:	429a      	cmp	r2, r3
    3688:	d10c      	bne.n	36a4 <TIM_DeInit+0x1e4>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
    368a:	f44f 7080 	mov.w	r0, #256	; 0x100
    368e:	f04f 0101 	mov.w	r1, #1
    3692:	f7fd ff2f 	bl	14f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
    3696:	f44f 7080 	mov.w	r0, #256	; 0x100
    369a:	f04f 0100 	mov.w	r1, #0
    369e:	f7fd ff29 	bl	14f4 <RCC_APB1PeriphResetCmd>
    36a2:	e031      	b.n	3708 <TIM_DeInit+0x248>
  }        
  else if (TIMx == TIM15)
    36a4:	687a      	ldr	r2, [r7, #4]
    36a6:	4b27      	ldr	r3, [pc, #156]	; (3744 <TIM_DeInit+0x284>)
    36a8:	429a      	cmp	r2, r3
    36aa:	d10c      	bne.n	36c6 <TIM_DeInit+0x206>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
    36ac:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    36b0:	f04f 0101 	mov.w	r1, #1
    36b4:	f7fd fefc 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
    36b8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    36bc:	f04f 0100 	mov.w	r1, #0
    36c0:	f7fd fef6 	bl	14b0 <RCC_APB2PeriphResetCmd>
    36c4:	e020      	b.n	3708 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM16)
    36c6:	687a      	ldr	r2, [r7, #4]
    36c8:	4b1f      	ldr	r3, [pc, #124]	; (3748 <TIM_DeInit+0x288>)
    36ca:	429a      	cmp	r2, r3
    36cc:	d10c      	bne.n	36e8 <TIM_DeInit+0x228>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
    36ce:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    36d2:	f04f 0101 	mov.w	r1, #1
    36d6:	f7fd feeb 	bl	14b0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
    36da:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    36de:	f04f 0100 	mov.w	r1, #0
    36e2:	f7fd fee5 	bl	14b0 <RCC_APB2PeriphResetCmd>
    36e6:	e00f      	b.n	3708 <TIM_DeInit+0x248>
  } 
  else
  {
    if (TIMx == TIM17)
    36e8:	687a      	ldr	r2, [r7, #4]
    36ea:	4b18      	ldr	r3, [pc, #96]	; (374c <TIM_DeInit+0x28c>)
    36ec:	429a      	cmp	r2, r3
    36ee:	d10b      	bne.n	3708 <TIM_DeInit+0x248>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
    36f0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    36f4:	f04f 0101 	mov.w	r1, #1
    36f8:	f7fd feda 	bl	14b0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    36fc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    3700:	f04f 0100 	mov.w	r1, #0
    3704:	f7fd fed4 	bl	14b0 <RCC_APB2PeriphResetCmd>
    }  
  }
}
    3708:	f107 0708 	add.w	r7, r7, #8
    370c:	46bd      	mov	sp, r7
    370e:	bd80      	pop	{r7, pc}
    3710:	40012c00 	.word	0x40012c00
    3714:	40000400 	.word	0x40000400
    3718:	40000800 	.word	0x40000800
    371c:	40000c00 	.word	0x40000c00
    3720:	40001000 	.word	0x40001000
    3724:	40001400 	.word	0x40001400
    3728:	40013400 	.word	0x40013400
    372c:	40014c00 	.word	0x40014c00
    3730:	40015000 	.word	0x40015000
    3734:	40015400 	.word	0x40015400
    3738:	40001800 	.word	0x40001800
    373c:	40001c00 	.word	0x40001c00
    3740:	40002000 	.word	0x40002000
    3744:	40014000 	.word	0x40014000
    3748:	40014400 	.word	0x40014400
    374c:	40014800 	.word	0x40014800

00003750 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    3750:	b480      	push	{r7}
    3752:	b085      	sub	sp, #20
    3754:	af00      	add	r7, sp, #0
    3756:	6078      	str	r0, [r7, #4]
    3758:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
    375a:	f04f 0300 	mov.w	r3, #0
    375e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
    3760:	687b      	ldr	r3, [r7, #4]
    3762:	881b      	ldrh	r3, [r3, #0]
    3764:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
    3766:	687a      	ldr	r2, [r7, #4]
    3768:	4b2f      	ldr	r3, [pc, #188]	; (3828 <TIM_TimeBaseInit+0xd8>)
    376a:	429a      	cmp	r2, r3
    376c:	d013      	beq.n	3796 <TIM_TimeBaseInit+0x46>
    376e:	687a      	ldr	r2, [r7, #4]
    3770:	4b2e      	ldr	r3, [pc, #184]	; (382c <TIM_TimeBaseInit+0xdc>)
    3772:	429a      	cmp	r2, r3
    3774:	d00f      	beq.n	3796 <TIM_TimeBaseInit+0x46>
    3776:	687b      	ldr	r3, [r7, #4]
    3778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    377c:	d00b      	beq.n	3796 <TIM_TimeBaseInit+0x46>
    377e:	687a      	ldr	r2, [r7, #4]
    3780:	4b2b      	ldr	r3, [pc, #172]	; (3830 <TIM_TimeBaseInit+0xe0>)
    3782:	429a      	cmp	r2, r3
    3784:	d007      	beq.n	3796 <TIM_TimeBaseInit+0x46>
    3786:	687a      	ldr	r2, [r7, #4]
    3788:	4b2a      	ldr	r3, [pc, #168]	; (3834 <TIM_TimeBaseInit+0xe4>)
    378a:	429a      	cmp	r2, r3
    378c:	d003      	beq.n	3796 <TIM_TimeBaseInit+0x46>
     (TIMx == TIM4) || (TIMx == TIM5)) 
    378e:	687a      	ldr	r2, [r7, #4]
    3790:	4b29      	ldr	r3, [pc, #164]	; (3838 <TIM_TimeBaseInit+0xe8>)
    3792:	429a      	cmp	r2, r3
    3794:	d109      	bne.n	37aa <TIM_TimeBaseInit+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    3796:	89fb      	ldrh	r3, [r7, #14]
    3798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    379c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
    379e:	683b      	ldr	r3, [r7, #0]
    37a0:	885a      	ldrh	r2, [r3, #2]
    37a2:	89fb      	ldrh	r3, [r7, #14]
    37a4:	ea42 0303 	orr.w	r3, r2, r3
    37a8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
    37aa:	687a      	ldr	r2, [r7, #4]
    37ac:	4b23      	ldr	r3, [pc, #140]	; (383c <TIM_TimeBaseInit+0xec>)
    37ae:	429a      	cmp	r2, r3
    37b0:	d00d      	beq.n	37ce <TIM_TimeBaseInit+0x7e>
    37b2:	687a      	ldr	r2, [r7, #4]
    37b4:	4b22      	ldr	r3, [pc, #136]	; (3840 <TIM_TimeBaseInit+0xf0>)
    37b6:	429a      	cmp	r2, r3
    37b8:	d009      	beq.n	37ce <TIM_TimeBaseInit+0x7e>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
    37ba:	89fb      	ldrh	r3, [r7, #14]
    37bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    37c0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
    37c2:	683b      	ldr	r3, [r7, #0]
    37c4:	88da      	ldrh	r2, [r3, #6]
    37c6:	89fb      	ldrh	r3, [r7, #14]
    37c8:	ea42 0303 	orr.w	r3, r2, r3
    37cc:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
    37ce:	687b      	ldr	r3, [r7, #4]
    37d0:	89fa      	ldrh	r2, [r7, #14]
    37d2:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
    37d4:	683b      	ldr	r3, [r7, #0]
    37d6:	889a      	ldrh	r2, [r3, #4]
    37d8:	687b      	ldr	r3, [r7, #4]
    37da:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    37dc:	683b      	ldr	r3, [r7, #0]
    37de:	881a      	ldrh	r2, [r3, #0]
    37e0:	687b      	ldr	r3, [r7, #4]
    37e2:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
    37e4:	687a      	ldr	r2, [r7, #4]
    37e6:	4b10      	ldr	r3, [pc, #64]	; (3828 <TIM_TimeBaseInit+0xd8>)
    37e8:	429a      	cmp	r2, r3
    37ea:	d00f      	beq.n	380c <TIM_TimeBaseInit+0xbc>
    37ec:	687a      	ldr	r2, [r7, #4]
    37ee:	4b0f      	ldr	r3, [pc, #60]	; (382c <TIM_TimeBaseInit+0xdc>)
    37f0:	429a      	cmp	r2, r3
    37f2:	d00b      	beq.n	380c <TIM_TimeBaseInit+0xbc>
    37f4:	687a      	ldr	r2, [r7, #4]
    37f6:	4b13      	ldr	r3, [pc, #76]	; (3844 <TIM_TimeBaseInit+0xf4>)
    37f8:	429a      	cmp	r2, r3
    37fa:	d007      	beq.n	380c <TIM_TimeBaseInit+0xbc>
    37fc:	687a      	ldr	r2, [r7, #4]
    37fe:	4b12      	ldr	r3, [pc, #72]	; (3848 <TIM_TimeBaseInit+0xf8>)
    3800:	429a      	cmp	r2, r3
    3802:	d003      	beq.n	380c <TIM_TimeBaseInit+0xbc>
    3804:	687a      	ldr	r2, [r7, #4]
    3806:	4b11      	ldr	r3, [pc, #68]	; (384c <TIM_TimeBaseInit+0xfc>)
    3808:	429a      	cmp	r2, r3
    380a:	d104      	bne.n	3816 <TIM_TimeBaseInit+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
    380c:	683b      	ldr	r3, [r7, #0]
    380e:	7a1b      	ldrb	r3, [r3, #8]
    3810:	461a      	mov	r2, r3
    3812:	687b      	ldr	r3, [r7, #4]
    3814:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
    3816:	687b      	ldr	r3, [r7, #4]
    3818:	f04f 0201 	mov.w	r2, #1
    381c:	829a      	strh	r2, [r3, #20]
}
    381e:	f107 0714 	add.w	r7, r7, #20
    3822:	46bd      	mov	sp, r7
    3824:	bc80      	pop	{r7}
    3826:	4770      	bx	lr
    3828:	40012c00 	.word	0x40012c00
    382c:	40013400 	.word	0x40013400
    3830:	40000400 	.word	0x40000400
    3834:	40000800 	.word	0x40000800
    3838:	40000c00 	.word	0x40000c00
    383c:	40001000 	.word	0x40001000
    3840:	40001400 	.word	0x40001400
    3844:	40014000 	.word	0x40014000
    3848:	40014400 	.word	0x40014400
    384c:	40014800 	.word	0x40014800

00003850 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3850:	b480      	push	{r7}
    3852:	b085      	sub	sp, #20
    3854:	af00      	add	r7, sp, #0
    3856:	6078      	str	r0, [r7, #4]
    3858:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    385a:	f04f 0300 	mov.w	r3, #0
    385e:	817b      	strh	r3, [r7, #10]
    3860:	f04f 0300 	mov.w	r3, #0
    3864:	81fb      	strh	r3, [r7, #14]
    3866:	f04f 0300 	mov.w	r3, #0
    386a:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
    386c:	687b      	ldr	r3, [r7, #4]
    386e:	8c1b      	ldrh	r3, [r3, #32]
    3870:	b29b      	uxth	r3, r3
    3872:	f023 0301 	bic.w	r3, r3, #1
    3876:	b29a      	uxth	r2, r3
    3878:	687b      	ldr	r3, [r7, #4]
    387a:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    387c:	687b      	ldr	r3, [r7, #4]
    387e:	8c1b      	ldrh	r3, [r3, #32]
    3880:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3882:	687b      	ldr	r3, [r7, #4]
    3884:	889b      	ldrh	r3, [r3, #4]
    3886:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    3888:	687b      	ldr	r3, [r7, #4]
    388a:	8b1b      	ldrh	r3, [r3, #24]
    388c:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
    388e:	897b      	ldrh	r3, [r7, #10]
    3890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3894:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
    3896:	897b      	ldrh	r3, [r7, #10]
    3898:	f023 0303 	bic.w	r3, r3, #3
    389c:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    389e:	683b      	ldr	r3, [r7, #0]
    38a0:	881a      	ldrh	r2, [r3, #0]
    38a2:	897b      	ldrh	r3, [r7, #10]
    38a4:	ea42 0303 	orr.w	r3, r2, r3
    38a8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
    38aa:	89fb      	ldrh	r3, [r7, #14]
    38ac:	f023 0302 	bic.w	r3, r3, #2
    38b0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
    38b2:	683b      	ldr	r3, [r7, #0]
    38b4:	891a      	ldrh	r2, [r3, #8]
    38b6:	89fb      	ldrh	r3, [r7, #14]
    38b8:	ea42 0303 	orr.w	r3, r2, r3
    38bc:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    38be:	683b      	ldr	r3, [r7, #0]
    38c0:	885a      	ldrh	r2, [r3, #2]
    38c2:	89fb      	ldrh	r3, [r7, #14]
    38c4:	ea42 0303 	orr.w	r3, r2, r3
    38c8:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
    38ca:	687a      	ldr	r2, [r7, #4]
    38cc:	4b26      	ldr	r3, [pc, #152]	; (3968 <TIM_OC1Init+0x118>)
    38ce:	429a      	cmp	r2, r3
    38d0:	d00f      	beq.n	38f2 <TIM_OC1Init+0xa2>
    38d2:	687a      	ldr	r2, [r7, #4]
    38d4:	4b25      	ldr	r3, [pc, #148]	; (396c <TIM_OC1Init+0x11c>)
    38d6:	429a      	cmp	r2, r3
    38d8:	d00b      	beq.n	38f2 <TIM_OC1Init+0xa2>
    38da:	687a      	ldr	r2, [r7, #4]
    38dc:	4b24      	ldr	r3, [pc, #144]	; (3970 <TIM_OC1Init+0x120>)
    38de:	429a      	cmp	r2, r3
    38e0:	d007      	beq.n	38f2 <TIM_OC1Init+0xa2>
    38e2:	687a      	ldr	r2, [r7, #4]
    38e4:	4b23      	ldr	r3, [pc, #140]	; (3974 <TIM_OC1Init+0x124>)
    38e6:	429a      	cmp	r2, r3
    38e8:	d003      	beq.n	38f2 <TIM_OC1Init+0xa2>
     (TIMx == TIM16)|| (TIMx == TIM17))
    38ea:	687a      	ldr	r2, [r7, #4]
    38ec:	4b22      	ldr	r3, [pc, #136]	; (3978 <TIM_OC1Init+0x128>)
    38ee:	429a      	cmp	r2, r3
    38f0:	d127      	bne.n	3942 <TIM_OC1Init+0xf2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    38f2:	89fb      	ldrh	r3, [r7, #14]
    38f4:	f023 0308 	bic.w	r3, r3, #8
    38f8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    38fa:	683b      	ldr	r3, [r7, #0]
    38fc:	895a      	ldrh	r2, [r3, #10]
    38fe:	89fb      	ldrh	r3, [r7, #14]
    3900:	ea42 0303 	orr.w	r3, r2, r3
    3904:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
    3906:	89fb      	ldrh	r3, [r7, #14]
    3908:	f023 0304 	bic.w	r3, r3, #4
    390c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    390e:	683b      	ldr	r3, [r7, #0]
    3910:	889a      	ldrh	r2, [r3, #4]
    3912:	89fb      	ldrh	r3, [r7, #14]
    3914:	ea42 0303 	orr.w	r3, r2, r3
    3918:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    391a:	89bb      	ldrh	r3, [r7, #12]
    391c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3920:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    3922:	89bb      	ldrh	r3, [r7, #12]
    3924:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3928:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    392a:	683b      	ldr	r3, [r7, #0]
    392c:	899a      	ldrh	r2, [r3, #12]
    392e:	89bb      	ldrh	r3, [r7, #12]
    3930:	ea42 0303 	orr.w	r3, r2, r3
    3934:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
    3936:	683b      	ldr	r3, [r7, #0]
    3938:	89da      	ldrh	r2, [r3, #14]
    393a:	89bb      	ldrh	r3, [r7, #12]
    393c:	ea42 0303 	orr.w	r3, r2, r3
    3940:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3942:	687b      	ldr	r3, [r7, #4]
    3944:	89ba      	ldrh	r2, [r7, #12]
    3946:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    3948:	687b      	ldr	r3, [r7, #4]
    394a:	897a      	ldrh	r2, [r7, #10]
    394c:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
    394e:	683b      	ldr	r3, [r7, #0]
    3950:	88da      	ldrh	r2, [r3, #6]
    3952:	687b      	ldr	r3, [r7, #4]
    3954:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3956:	687b      	ldr	r3, [r7, #4]
    3958:	89fa      	ldrh	r2, [r7, #14]
    395a:	841a      	strh	r2, [r3, #32]
}
    395c:	f107 0714 	add.w	r7, r7, #20
    3960:	46bd      	mov	sp, r7
    3962:	bc80      	pop	{r7}
    3964:	4770      	bx	lr
    3966:	bf00      	nop
    3968:	40012c00 	.word	0x40012c00
    396c:	40013400 	.word	0x40013400
    3970:	40014000 	.word	0x40014000
    3974:	40014400 	.word	0x40014400
    3978:	40014800 	.word	0x40014800

0000397c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    397c:	b480      	push	{r7}
    397e:	b085      	sub	sp, #20
    3980:	af00      	add	r7, sp, #0
    3982:	6078      	str	r0, [r7, #4]
    3984:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3986:	f04f 0300 	mov.w	r3, #0
    398a:	817b      	strh	r3, [r7, #10]
    398c:	f04f 0300 	mov.w	r3, #0
    3990:	81fb      	strh	r3, [r7, #14]
    3992:	f04f 0300 	mov.w	r3, #0
    3996:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
    3998:	687b      	ldr	r3, [r7, #4]
    399a:	8c1b      	ldrh	r3, [r3, #32]
    399c:	b29b      	uxth	r3, r3
    399e:	f023 0310 	bic.w	r3, r3, #16
    39a2:	b29a      	uxth	r2, r3
    39a4:	687b      	ldr	r3, [r7, #4]
    39a6:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
    39a8:	687b      	ldr	r3, [r7, #4]
    39aa:	8c1b      	ldrh	r3, [r3, #32]
    39ac:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    39ae:	687b      	ldr	r3, [r7, #4]
    39b0:	889b      	ldrh	r3, [r3, #4]
    39b2:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    39b4:	687b      	ldr	r3, [r7, #4]
    39b6:	8b1b      	ldrh	r3, [r3, #24]
    39b8:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
    39ba:	897b      	ldrh	r3, [r7, #10]
    39bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    39c0:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
    39c2:	897b      	ldrh	r3, [r7, #10]
    39c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    39c8:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    39ca:	683b      	ldr	r3, [r7, #0]
    39cc:	881b      	ldrh	r3, [r3, #0]
    39ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
    39d2:	b29a      	uxth	r2, r3
    39d4:	897b      	ldrh	r3, [r7, #10]
    39d6:	ea42 0303 	orr.w	r3, r2, r3
    39da:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
    39dc:	89fb      	ldrh	r3, [r7, #14]
    39de:	f023 0320 	bic.w	r3, r3, #32
    39e2:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
    39e4:	683b      	ldr	r3, [r7, #0]
    39e6:	891b      	ldrh	r3, [r3, #8]
    39e8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    39ec:	b29a      	uxth	r2, r3
    39ee:	89fb      	ldrh	r3, [r7, #14]
    39f0:	ea42 0303 	orr.w	r3, r2, r3
    39f4:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    39f6:	683b      	ldr	r3, [r7, #0]
    39f8:	885b      	ldrh	r3, [r3, #2]
    39fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
    39fe:	b29a      	uxth	r2, r3
    3a00:	89fb      	ldrh	r3, [r7, #14]
    3a02:	ea42 0303 	orr.w	r3, r2, r3
    3a06:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3a08:	687a      	ldr	r2, [r7, #4]
    3a0a:	4b26      	ldr	r3, [pc, #152]	; (3aa4 <TIM_OC2Init+0x128>)
    3a0c:	429a      	cmp	r2, r3
    3a0e:	d003      	beq.n	3a18 <TIM_OC2Init+0x9c>
    3a10:	687a      	ldr	r2, [r7, #4]
    3a12:	4b25      	ldr	r3, [pc, #148]	; (3aa8 <TIM_OC2Init+0x12c>)
    3a14:	429a      	cmp	r2, r3
    3a16:	d133      	bne.n	3a80 <TIM_OC2Init+0x104>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
    3a18:	89fb      	ldrh	r3, [r7, #14]
    3a1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3a1e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    3a20:	683b      	ldr	r3, [r7, #0]
    3a22:	895b      	ldrh	r3, [r3, #10]
    3a24:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3a28:	b29a      	uxth	r2, r3
    3a2a:	89fb      	ldrh	r3, [r7, #14]
    3a2c:	ea42 0303 	orr.w	r3, r2, r3
    3a30:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    3a32:	89fb      	ldrh	r3, [r7, #14]
    3a34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    3a38:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    3a3a:	683b      	ldr	r3, [r7, #0]
    3a3c:	889b      	ldrh	r3, [r3, #4]
    3a3e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3a42:	b29a      	uxth	r2, r3
    3a44:	89fb      	ldrh	r3, [r7, #14]
    3a46:	ea42 0303 	orr.w	r3, r2, r3
    3a4a:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    3a4c:	89bb      	ldrh	r3, [r7, #12]
    3a4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3a52:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    3a54:	89bb      	ldrh	r3, [r7, #12]
    3a56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3a5a:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    3a5c:	683b      	ldr	r3, [r7, #0]
    3a5e:	899b      	ldrh	r3, [r3, #12]
    3a60:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a64:	b29a      	uxth	r2, r3
    3a66:	89bb      	ldrh	r3, [r7, #12]
    3a68:	ea42 0303 	orr.w	r3, r2, r3
    3a6c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
    3a6e:	683b      	ldr	r3, [r7, #0]
    3a70:	89db      	ldrh	r3, [r3, #14]
    3a72:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a76:	b29a      	uxth	r2, r3
    3a78:	89bb      	ldrh	r3, [r7, #12]
    3a7a:	ea42 0303 	orr.w	r3, r2, r3
    3a7e:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3a80:	687b      	ldr	r3, [r7, #4]
    3a82:	89ba      	ldrh	r2, [r7, #12]
    3a84:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    3a86:	687b      	ldr	r3, [r7, #4]
    3a88:	897a      	ldrh	r2, [r7, #10]
    3a8a:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
    3a8c:	683b      	ldr	r3, [r7, #0]
    3a8e:	88da      	ldrh	r2, [r3, #6]
    3a90:	687b      	ldr	r3, [r7, #4]
    3a92:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3a94:	687b      	ldr	r3, [r7, #4]
    3a96:	89fa      	ldrh	r2, [r7, #14]
    3a98:	841a      	strh	r2, [r3, #32]
}
    3a9a:	f107 0714 	add.w	r7, r7, #20
    3a9e:	46bd      	mov	sp, r7
    3aa0:	bc80      	pop	{r7}
    3aa2:	4770      	bx	lr
    3aa4:	40012c00 	.word	0x40012c00
    3aa8:	40013400 	.word	0x40013400

00003aac <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3aac:	b480      	push	{r7}
    3aae:	b085      	sub	sp, #20
    3ab0:	af00      	add	r7, sp, #0
    3ab2:	6078      	str	r0, [r7, #4]
    3ab4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3ab6:	f04f 0300 	mov.w	r3, #0
    3aba:	817b      	strh	r3, [r7, #10]
    3abc:	f04f 0300 	mov.w	r3, #0
    3ac0:	81fb      	strh	r3, [r7, #14]
    3ac2:	f04f 0300 	mov.w	r3, #0
    3ac6:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
    3ac8:	687b      	ldr	r3, [r7, #4]
    3aca:	8c1b      	ldrh	r3, [r3, #32]
    3acc:	b29b      	uxth	r3, r3
    3ace:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3ad2:	b29a      	uxth	r2, r3
    3ad4:	687b      	ldr	r3, [r7, #4]
    3ad6:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3ad8:	687b      	ldr	r3, [r7, #4]
    3ada:	8c1b      	ldrh	r3, [r3, #32]
    3adc:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3ade:	687b      	ldr	r3, [r7, #4]
    3ae0:	889b      	ldrh	r3, [r3, #4]
    3ae2:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3ae4:	687b      	ldr	r3, [r7, #4]
    3ae6:	8b9b      	ldrh	r3, [r3, #28]
    3ae8:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
    3aea:	897b      	ldrh	r3, [r7, #10]
    3aec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    3af0:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
    3af2:	897b      	ldrh	r3, [r7, #10]
    3af4:	f023 0303 	bic.w	r3, r3, #3
    3af8:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    3afa:	683b      	ldr	r3, [r7, #0]
    3afc:	881a      	ldrh	r2, [r3, #0]
    3afe:	897b      	ldrh	r3, [r7, #10]
    3b00:	ea42 0303 	orr.w	r3, r2, r3
    3b04:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
    3b06:	89fb      	ldrh	r3, [r7, #14]
    3b08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    3b0c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
    3b0e:	683b      	ldr	r3, [r7, #0]
    3b10:	891b      	ldrh	r3, [r3, #8]
    3b12:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3b16:	b29a      	uxth	r2, r3
    3b18:	89fb      	ldrh	r3, [r7, #14]
    3b1a:	ea42 0303 	orr.w	r3, r2, r3
    3b1e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    3b20:	683b      	ldr	r3, [r7, #0]
    3b22:	885b      	ldrh	r3, [r3, #2]
    3b24:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3b28:	b29a      	uxth	r2, r3
    3b2a:	89fb      	ldrh	r3, [r7, #14]
    3b2c:	ea42 0303 	orr.w	r3, r2, r3
    3b30:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3b32:	687a      	ldr	r2, [r7, #4]
    3b34:	4b26      	ldr	r3, [pc, #152]	; (3bd0 <TIM_OC3Init+0x124>)
    3b36:	429a      	cmp	r2, r3
    3b38:	d003      	beq.n	3b42 <TIM_OC3Init+0x96>
    3b3a:	687a      	ldr	r2, [r7, #4]
    3b3c:	4b25      	ldr	r3, [pc, #148]	; (3bd4 <TIM_OC3Init+0x128>)
    3b3e:	429a      	cmp	r2, r3
    3b40:	d133      	bne.n	3baa <TIM_OC3Init+0xfe>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
    3b42:	89fb      	ldrh	r3, [r7, #14]
    3b44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3b48:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    3b4a:	683b      	ldr	r3, [r7, #0]
    3b4c:	895b      	ldrh	r3, [r3, #10]
    3b4e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3b52:	b29a      	uxth	r2, r3
    3b54:	89fb      	ldrh	r3, [r7, #14]
    3b56:	ea42 0303 	orr.w	r3, r2, r3
    3b5a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    3b5c:	89fb      	ldrh	r3, [r7, #14]
    3b5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3b62:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    3b64:	683b      	ldr	r3, [r7, #0]
    3b66:	889b      	ldrh	r3, [r3, #4]
    3b68:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3b6c:	b29a      	uxth	r2, r3
    3b6e:	89fb      	ldrh	r3, [r7, #14]
    3b70:	ea42 0303 	orr.w	r3, r2, r3
    3b74:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    3b76:	89bb      	ldrh	r3, [r7, #12]
    3b78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3b7c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    3b7e:	89bb      	ldrh	r3, [r7, #12]
    3b80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3b84:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    3b86:	683b      	ldr	r3, [r7, #0]
    3b88:	899b      	ldrh	r3, [r3, #12]
    3b8a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3b8e:	b29a      	uxth	r2, r3
    3b90:	89bb      	ldrh	r3, [r7, #12]
    3b92:	ea42 0303 	orr.w	r3, r2, r3
    3b96:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
    3b98:	683b      	ldr	r3, [r7, #0]
    3b9a:	89db      	ldrh	r3, [r3, #14]
    3b9c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3ba0:	b29a      	uxth	r2, r3
    3ba2:	89bb      	ldrh	r3, [r7, #12]
    3ba4:	ea42 0303 	orr.w	r3, r2, r3
    3ba8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3baa:	687b      	ldr	r3, [r7, #4]
    3bac:	89ba      	ldrh	r2, [r7, #12]
    3bae:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
    3bb0:	687b      	ldr	r3, [r7, #4]
    3bb2:	897a      	ldrh	r2, [r7, #10]
    3bb4:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
    3bb6:	683b      	ldr	r3, [r7, #0]
    3bb8:	88da      	ldrh	r2, [r3, #6]
    3bba:	687b      	ldr	r3, [r7, #4]
    3bbc:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3bbe:	687b      	ldr	r3, [r7, #4]
    3bc0:	89fa      	ldrh	r2, [r7, #14]
    3bc2:	841a      	strh	r2, [r3, #32]
}
    3bc4:	f107 0714 	add.w	r7, r7, #20
    3bc8:	46bd      	mov	sp, r7
    3bca:	bc80      	pop	{r7}
    3bcc:	4770      	bx	lr
    3bce:	bf00      	nop
    3bd0:	40012c00 	.word	0x40012c00
    3bd4:	40013400 	.word	0x40013400

00003bd8 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3bd8:	b480      	push	{r7}
    3bda:	b085      	sub	sp, #20
    3bdc:	af00      	add	r7, sp, #0
    3bde:	6078      	str	r0, [r7, #4]
    3be0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    3be2:	f04f 0300 	mov.w	r3, #0
    3be6:	81bb      	strh	r3, [r7, #12]
    3be8:	f04f 0300 	mov.w	r3, #0
    3bec:	817b      	strh	r3, [r7, #10]
    3bee:	f04f 0300 	mov.w	r3, #0
    3bf2:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
    3bf4:	687b      	ldr	r3, [r7, #4]
    3bf6:	8c1b      	ldrh	r3, [r3, #32]
    3bf8:	b29b      	uxth	r3, r3
    3bfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    3bfe:	b29a      	uxth	r2, r3
    3c00:	687b      	ldr	r3, [r7, #4]
    3c02:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    3c04:	687b      	ldr	r3, [r7, #4]
    3c06:	8c1b      	ldrh	r3, [r3, #32]
    3c08:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    3c0a:	687b      	ldr	r3, [r7, #4]
    3c0c:	889b      	ldrh	r3, [r3, #4]
    3c0e:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    3c10:	687b      	ldr	r3, [r7, #4]
    3c12:	8b9b      	ldrh	r3, [r3, #28]
    3c14:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
    3c16:	89bb      	ldrh	r3, [r7, #12]
    3c18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    3c1c:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
    3c1e:	89bb      	ldrh	r3, [r7, #12]
    3c20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    3c24:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    3c26:	683b      	ldr	r3, [r7, #0]
    3c28:	881b      	ldrh	r3, [r3, #0]
    3c2a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3c2e:	b29a      	uxth	r2, r3
    3c30:	89bb      	ldrh	r3, [r7, #12]
    3c32:	ea42 0303 	orr.w	r3, r2, r3
    3c36:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
    3c38:	897b      	ldrh	r3, [r7, #10]
    3c3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3c3e:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
    3c40:	683b      	ldr	r3, [r7, #0]
    3c42:	891b      	ldrh	r3, [r3, #8]
    3c44:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3c48:	b29a      	uxth	r2, r3
    3c4a:	897b      	ldrh	r3, [r7, #10]
    3c4c:	ea42 0303 	orr.w	r3, r2, r3
    3c50:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    3c52:	683b      	ldr	r3, [r7, #0]
    3c54:	885b      	ldrh	r3, [r3, #2]
    3c56:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3c5a:	b29a      	uxth	r2, r3
    3c5c:	897b      	ldrh	r3, [r7, #10]
    3c5e:	ea42 0303 	orr.w	r3, r2, r3
    3c62:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
    3c64:	687a      	ldr	r2, [r7, #4]
    3c66:	4b13      	ldr	r3, [pc, #76]	; (3cb4 <TIM_OC4Init+0xdc>)
    3c68:	429a      	cmp	r2, r3
    3c6a:	d003      	beq.n	3c74 <TIM_OC4Init+0x9c>
    3c6c:	687a      	ldr	r2, [r7, #4]
    3c6e:	4b12      	ldr	r3, [pc, #72]	; (3cb8 <TIM_OC4Init+0xe0>)
    3c70:	429a      	cmp	r2, r3
    3c72:	d10c      	bne.n	3c8e <TIM_OC4Init+0xb6>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
    3c74:	89fb      	ldrh	r3, [r7, #14]
    3c76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    3c7a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
    3c7c:	683b      	ldr	r3, [r7, #0]
    3c7e:	899b      	ldrh	r3, [r3, #12]
    3c80:	ea4f 1383 	mov.w	r3, r3, lsl #6
    3c84:	b29a      	uxth	r2, r3
    3c86:	89fb      	ldrh	r3, [r7, #14]
    3c88:	ea42 0303 	orr.w	r3, r2, r3
    3c8c:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    3c8e:	687b      	ldr	r3, [r7, #4]
    3c90:	89fa      	ldrh	r2, [r7, #14]
    3c92:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    3c94:	687b      	ldr	r3, [r7, #4]
    3c96:	89ba      	ldrh	r2, [r7, #12]
    3c98:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
    3c9a:	683b      	ldr	r3, [r7, #0]
    3c9c:	88da      	ldrh	r2, [r3, #6]
    3c9e:	687b      	ldr	r3, [r7, #4]
    3ca0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    3ca4:	687b      	ldr	r3, [r7, #4]
    3ca6:	897a      	ldrh	r2, [r7, #10]
    3ca8:	841a      	strh	r2, [r3, #32]
}
    3caa:	f107 0714 	add.w	r7, r7, #20
    3cae:	46bd      	mov	sp, r7
    3cb0:	bc80      	pop	{r7}
    3cb2:	4770      	bx	lr
    3cb4:	40012c00 	.word	0x40012c00
    3cb8:	40013400 	.word	0x40013400

00003cbc <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3cbc:	b580      	push	{r7, lr}
    3cbe:	b082      	sub	sp, #8
    3cc0:	af00      	add	r7, sp, #0
    3cc2:	6078      	str	r0, [r7, #4]
    3cc4:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3cc6:	683b      	ldr	r3, [r7, #0]
    3cc8:	881b      	ldrh	r3, [r3, #0]
    3cca:	2b00      	cmp	r3, #0
    3ccc:	d10f      	bne.n	3cee <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cce:	683b      	ldr	r3, [r7, #0]
    3cd0:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
    3cd2:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cd4:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    3cd6:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cd8:	891b      	ldrh	r3, [r3, #8]
    3cda:	6878      	ldr	r0, [r7, #4]
    3cdc:	f001 fa0a 	bl	50f4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3ce0:	683b      	ldr	r3, [r7, #0]
    3ce2:	88db      	ldrh	r3, [r3, #6]
    3ce4:	6878      	ldr	r0, [r7, #4]
    3ce6:	4619      	mov	r1, r3
    3ce8:	f001 f8a6 	bl	4e38 <TIM_SetIC1Prescaler>
    3cec:	e036      	b.n	3d5c <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
    3cee:	683b      	ldr	r3, [r7, #0]
    3cf0:	881b      	ldrh	r3, [r3, #0]
    3cf2:	2b04      	cmp	r3, #4
    3cf4:	d10f      	bne.n	3d16 <TIM_ICInit+0x5a>
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cf6:	683b      	ldr	r3, [r7, #0]
    3cf8:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
    3cfa:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3cfc:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    3cfe:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3d00:	891b      	ldrh	r3, [r3, #8]
    3d02:	6878      	ldr	r0, [r7, #4]
    3d04:	f001 fa68 	bl	51d8 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d08:	683b      	ldr	r3, [r7, #0]
    3d0a:	88db      	ldrh	r3, [r3, #6]
    3d0c:	6878      	ldr	r0, [r7, #4]
    3d0e:	4619      	mov	r1, r3
    3d10:	f001 f8ae 	bl	4e70 <TIM_SetIC2Prescaler>
    3d14:	e022      	b.n	3d5c <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
    3d16:	683b      	ldr	r3, [r7, #0]
    3d18:	881b      	ldrh	r3, [r3, #0]
    3d1a:	2b08      	cmp	r3, #8
    3d1c:	d10f      	bne.n	3d3e <TIM_ICInit+0x82>
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    3d1e:	683b      	ldr	r3, [r7, #0]
    3d20:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
    3d22:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    3d24:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    3d26:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    3d28:	891b      	ldrh	r3, [r3, #8]
    3d2a:	6878      	ldr	r0, [r7, #4]
    3d2c:	f001 fad4 	bl	52d8 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d30:	683b      	ldr	r3, [r7, #0]
    3d32:	88db      	ldrh	r3, [r3, #6]
    3d34:	6878      	ldr	r0, [r7, #4]
    3d36:	4619      	mov	r1, r3
    3d38:	f001 f8ba 	bl	4eb0 <TIM_SetIC3Prescaler>
    3d3c:	e00e      	b.n	3d5c <TIM_ICInit+0xa0>
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3d3e:	683b      	ldr	r3, [r7, #0]
    3d40:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
    3d42:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3d44:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    3d46:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    3d48:	891b      	ldrh	r3, [r3, #8]
    3d4a:	6878      	ldr	r0, [r7, #4]
    3d4c:	f001 fb3c 	bl	53c8 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3d50:	683b      	ldr	r3, [r7, #0]
    3d52:	88db      	ldrh	r3, [r3, #6]
    3d54:	6878      	ldr	r0, [r7, #4]
    3d56:	4619      	mov	r1, r3
    3d58:	f001 f8c6 	bl	4ee8 <TIM_SetIC4Prescaler>
  }
}
    3d5c:	f107 0708 	add.w	r7, r7, #8
    3d60:	46bd      	mov	sp, r7
    3d62:	bd80      	pop	{r7, pc}

00003d64 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3d64:	b580      	push	{r7, lr}
    3d66:	b084      	sub	sp, #16
    3d68:	af00      	add	r7, sp, #0
    3d6a:	6078      	str	r0, [r7, #4]
    3d6c:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
    3d6e:	f04f 0300 	mov.w	r3, #0
    3d72:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
    3d74:	f04f 0301 	mov.w	r3, #1
    3d78:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
    3d7a:	683b      	ldr	r3, [r7, #0]
    3d7c:	885b      	ldrh	r3, [r3, #2]
    3d7e:	2b00      	cmp	r3, #0
    3d80:	d103      	bne.n	3d8a <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
    3d82:	f04f 0302 	mov.w	r3, #2
    3d86:	81fb      	strh	r3, [r7, #14]
    3d88:	e002      	b.n	3d90 <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
    3d8a:	f04f 0300 	mov.w	r3, #0
    3d8e:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
    3d90:	683b      	ldr	r3, [r7, #0]
    3d92:	889b      	ldrh	r3, [r3, #4]
    3d94:	2b01      	cmp	r3, #1
    3d96:	d103      	bne.n	3da0 <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
    3d98:	f04f 0302 	mov.w	r3, #2
    3d9c:	81bb      	strh	r3, [r7, #12]
    3d9e:	e002      	b.n	3da6 <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
    3da0:	f04f 0301 	mov.w	r3, #1
    3da4:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    3da6:	683b      	ldr	r3, [r7, #0]
    3da8:	881b      	ldrh	r3, [r3, #0]
    3daa:	2b00      	cmp	r3, #0
    3dac:	d11c      	bne.n	3de8 <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3dae:	683b      	ldr	r3, [r7, #0]
    3db0:	8859      	ldrh	r1, [r3, #2]
    3db2:	683b      	ldr	r3, [r7, #0]
    3db4:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
    3db6:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3db8:	891b      	ldrh	r3, [r3, #8]
    3dba:	6878      	ldr	r0, [r7, #4]
    3dbc:	f001 f99a 	bl	50f4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3dc0:	683b      	ldr	r3, [r7, #0]
    3dc2:	88db      	ldrh	r3, [r3, #6]
    3dc4:	6878      	ldr	r0, [r7, #4]
    3dc6:	4619      	mov	r1, r3
    3dc8:	f001 f836 	bl	4e38 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3dcc:	683b      	ldr	r3, [r7, #0]
    3dce:	891b      	ldrh	r3, [r3, #8]
    3dd0:	89f9      	ldrh	r1, [r7, #14]
    3dd2:	89ba      	ldrh	r2, [r7, #12]
    3dd4:	6878      	ldr	r0, [r7, #4]
    3dd6:	f001 f9ff 	bl	51d8 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3dda:	683b      	ldr	r3, [r7, #0]
    3ddc:	88db      	ldrh	r3, [r3, #6]
    3dde:	6878      	ldr	r0, [r7, #4]
    3de0:	4619      	mov	r1, r3
    3de2:	f001 f845 	bl	4e70 <TIM_SetIC2Prescaler>
    3de6:	e01b      	b.n	3e20 <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3de8:	683b      	ldr	r3, [r7, #0]
    3dea:	8859      	ldrh	r1, [r3, #2]
    3dec:	683b      	ldr	r3, [r7, #0]
    3dee:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
    3df0:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    3df2:	891b      	ldrh	r3, [r3, #8]
    3df4:	6878      	ldr	r0, [r7, #4]
    3df6:	f001 f9ef 	bl	51d8 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3dfa:	683b      	ldr	r3, [r7, #0]
    3dfc:	88db      	ldrh	r3, [r3, #6]
    3dfe:	6878      	ldr	r0, [r7, #4]
    3e00:	4619      	mov	r1, r3
    3e02:	f001 f835 	bl	4e70 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    3e06:	683b      	ldr	r3, [r7, #0]
    3e08:	891b      	ldrh	r3, [r3, #8]
    3e0a:	89f9      	ldrh	r1, [r7, #14]
    3e0c:	89ba      	ldrh	r2, [r7, #12]
    3e0e:	6878      	ldr	r0, [r7, #4]
    3e10:	f001 f970 	bl	50f4 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    3e14:	683b      	ldr	r3, [r7, #0]
    3e16:	88db      	ldrh	r3, [r3, #6]
    3e18:	6878      	ldr	r0, [r7, #4]
    3e1a:	4619      	mov	r1, r3
    3e1c:	f001 f80c 	bl	4e38 <TIM_SetIC1Prescaler>
  }
}
    3e20:	f107 0710 	add.w	r7, r7, #16
    3e24:	46bd      	mov	sp, r7
    3e26:	bd80      	pop	{r7, pc}

00003e28 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
    3e28:	b480      	push	{r7}
    3e2a:	b083      	sub	sp, #12
    3e2c:	af00      	add	r7, sp, #0
    3e2e:	6078      	str	r0, [r7, #4]
    3e30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e32:	683b      	ldr	r3, [r7, #0]
    3e34:	881a      	ldrh	r2, [r3, #0]
    3e36:	683b      	ldr	r3, [r7, #0]
    3e38:	885b      	ldrh	r3, [r3, #2]
    3e3a:	ea42 0303 	orr.w	r3, r2, r3
    3e3e:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3e40:	683b      	ldr	r3, [r7, #0]
    3e42:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e44:	ea42 0303 	orr.w	r3, r2, r3
    3e48:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
    3e4a:	683b      	ldr	r3, [r7, #0]
    3e4c:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e4e:	ea42 0303 	orr.w	r3, r2, r3
    3e52:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3e54:	683b      	ldr	r3, [r7, #0]
    3e56:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e58:	ea42 0303 	orr.w	r3, r2, r3
    3e5c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
    3e5e:	683b      	ldr	r3, [r7, #0]
    3e60:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e62:	ea42 0303 	orr.w	r3, r2, r3
    3e66:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
    3e68:	683b      	ldr	r3, [r7, #0]
    3e6a:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    3e6c:	ea42 0303 	orr.w	r3, r2, r3
    3e70:	b29a      	uxth	r2, r3
    3e72:	687b      	ldr	r3, [r7, #4]
    3e74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
    3e78:	f107 070c 	add.w	r7, r7, #12
    3e7c:	46bd      	mov	sp, r7
    3e7e:	bc80      	pop	{r7}
    3e80:	4770      	bx	lr
    3e82:	bf00      	nop

00003e84 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    3e84:	b480      	push	{r7}
    3e86:	b083      	sub	sp, #12
    3e88:	af00      	add	r7, sp, #0
    3e8a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
    3e8c:	687b      	ldr	r3, [r7, #4]
    3e8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3e92:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
    3e94:	687b      	ldr	r3, [r7, #4]
    3e96:	f04f 0200 	mov.w	r2, #0
    3e9a:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
    3e9c:	687b      	ldr	r3, [r7, #4]
    3e9e:	f04f 0200 	mov.w	r2, #0
    3ea2:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
    3ea4:	687b      	ldr	r3, [r7, #4]
    3ea6:	f04f 0200 	mov.w	r2, #0
    3eaa:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
    3eac:	687b      	ldr	r3, [r7, #4]
    3eae:	f04f 0200 	mov.w	r2, #0
    3eb2:	721a      	strb	r2, [r3, #8]
}
    3eb4:	f107 070c 	add.w	r7, r7, #12
    3eb8:	46bd      	mov	sp, r7
    3eba:	bc80      	pop	{r7}
    3ebc:	4770      	bx	lr
    3ebe:	bf00      	nop

00003ec0 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    3ec0:	b480      	push	{r7}
    3ec2:	b083      	sub	sp, #12
    3ec4:	af00      	add	r7, sp, #0
    3ec6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
    3ec8:	687b      	ldr	r3, [r7, #4]
    3eca:	f04f 0200 	mov.w	r2, #0
    3ece:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
    3ed0:	687b      	ldr	r3, [r7, #4]
    3ed2:	f04f 0200 	mov.w	r2, #0
    3ed6:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
    3ed8:	687b      	ldr	r3, [r7, #4]
    3eda:	f04f 0200 	mov.w	r2, #0
    3ede:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
    3ee0:	687b      	ldr	r3, [r7, #4]
    3ee2:	f04f 0200 	mov.w	r2, #0
    3ee6:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
    3ee8:	687b      	ldr	r3, [r7, #4]
    3eea:	f04f 0200 	mov.w	r2, #0
    3eee:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
    3ef0:	687b      	ldr	r3, [r7, #4]
    3ef2:	f04f 0200 	mov.w	r2, #0
    3ef6:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
    3ef8:	687b      	ldr	r3, [r7, #4]
    3efa:	f04f 0200 	mov.w	r2, #0
    3efe:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
    3f00:	687b      	ldr	r3, [r7, #4]
    3f02:	f04f 0200 	mov.w	r2, #0
    3f06:	81da      	strh	r2, [r3, #14]
}
    3f08:	f107 070c 	add.w	r7, r7, #12
    3f0c:	46bd      	mov	sp, r7
    3f0e:	bc80      	pop	{r7}
    3f10:	4770      	bx	lr
    3f12:	bf00      	nop

00003f14 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    3f14:	b480      	push	{r7}
    3f16:	b083      	sub	sp, #12
    3f18:	af00      	add	r7, sp, #0
    3f1a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
    3f1c:	687b      	ldr	r3, [r7, #4]
    3f1e:	f04f 0200 	mov.w	r2, #0
    3f22:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
    3f24:	687b      	ldr	r3, [r7, #4]
    3f26:	f04f 0200 	mov.w	r2, #0
    3f2a:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	f04f 0201 	mov.w	r2, #1
    3f32:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
    3f34:	687b      	ldr	r3, [r7, #4]
    3f36:	f04f 0200 	mov.w	r2, #0
    3f3a:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
    3f3c:	687b      	ldr	r3, [r7, #4]
    3f3e:	f04f 0200 	mov.w	r2, #0
    3f42:	811a      	strh	r2, [r3, #8]
}
    3f44:	f107 070c 	add.w	r7, r7, #12
    3f48:	46bd      	mov	sp, r7
    3f4a:	bc80      	pop	{r7}
    3f4c:	4770      	bx	lr
    3f4e:	bf00      	nop

00003f50 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
    3f50:	b480      	push	{r7}
    3f52:	b083      	sub	sp, #12
    3f54:	af00      	add	r7, sp, #0
    3f56:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
    3f58:	687b      	ldr	r3, [r7, #4]
    3f5a:	f04f 0200 	mov.w	r2, #0
    3f5e:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
    3f60:	687b      	ldr	r3, [r7, #4]
    3f62:	f04f 0200 	mov.w	r2, #0
    3f66:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
    3f68:	687b      	ldr	r3, [r7, #4]
    3f6a:	f04f 0200 	mov.w	r2, #0
    3f6e:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
    3f70:	687b      	ldr	r3, [r7, #4]
    3f72:	f04f 0200 	mov.w	r2, #0
    3f76:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
    3f78:	687b      	ldr	r3, [r7, #4]
    3f7a:	f04f 0200 	mov.w	r2, #0
    3f7e:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
    3f80:	687b      	ldr	r3, [r7, #4]
    3f82:	f04f 0200 	mov.w	r2, #0
    3f86:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
    3f88:	687b      	ldr	r3, [r7, #4]
    3f8a:	f04f 0200 	mov.w	r2, #0
    3f8e:	819a      	strh	r2, [r3, #12]
}
    3f90:	f107 070c 	add.w	r7, r7, #12
    3f94:	46bd      	mov	sp, r7
    3f96:	bc80      	pop	{r7}
    3f98:	4770      	bx	lr
    3f9a:	bf00      	nop

00003f9c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    3f9c:	b480      	push	{r7}
    3f9e:	b083      	sub	sp, #12
    3fa0:	af00      	add	r7, sp, #0
    3fa2:	6078      	str	r0, [r7, #4]
    3fa4:	460b      	mov	r3, r1
    3fa6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    3fa8:	78fb      	ldrb	r3, [r7, #3]
    3faa:	2b00      	cmp	r3, #0
    3fac:	d008      	beq.n	3fc0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
    3fae:	687b      	ldr	r3, [r7, #4]
    3fb0:	881b      	ldrh	r3, [r3, #0]
    3fb2:	b29b      	uxth	r3, r3
    3fb4:	f043 0301 	orr.w	r3, r3, #1
    3fb8:	b29a      	uxth	r2, r3
    3fba:	687b      	ldr	r3, [r7, #4]
    3fbc:	801a      	strh	r2, [r3, #0]
    3fbe:	e007      	b.n	3fd0 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
    3fc0:	687b      	ldr	r3, [r7, #4]
    3fc2:	881b      	ldrh	r3, [r3, #0]
    3fc4:	b29b      	uxth	r3, r3
    3fc6:	f023 0301 	bic.w	r3, r3, #1
    3fca:	b29a      	uxth	r2, r3
    3fcc:	687b      	ldr	r3, [r7, #4]
    3fce:	801a      	strh	r2, [r3, #0]
  }
}
    3fd0:	f107 070c 	add.w	r7, r7, #12
    3fd4:	46bd      	mov	sp, r7
    3fd6:	bc80      	pop	{r7}
    3fd8:	4770      	bx	lr
    3fda:	bf00      	nop

00003fdc <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    3fdc:	b480      	push	{r7}
    3fde:	b083      	sub	sp, #12
    3fe0:	af00      	add	r7, sp, #0
    3fe2:	6078      	str	r0, [r7, #4]
    3fe4:	460b      	mov	r3, r1
    3fe6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3fe8:	78fb      	ldrb	r3, [r7, #3]
    3fea:	2b00      	cmp	r3, #0
    3fec:	d00c      	beq.n	4008 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
    3fee:	687b      	ldr	r3, [r7, #4]
    3ff0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    3ff4:	b29b      	uxth	r3, r3
    3ff6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    3ffa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    3ffe:	b29a      	uxth	r2, r3
    4000:	687b      	ldr	r3, [r7, #4]
    4002:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    4006:	e00b      	b.n	4020 <TIM_CtrlPWMOutputs+0x44>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
    4008:	687b      	ldr	r3, [r7, #4]
    400a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    400e:	b29b      	uxth	r3, r3
    4010:	ea4f 4343 	mov.w	r3, r3, lsl #17
    4014:	ea4f 4353 	mov.w	r3, r3, lsr #17
    4018:	b29a      	uxth	r2, r3
    401a:	687b      	ldr	r3, [r7, #4]
    401c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
    4020:	f107 070c 	add.w	r7, r7, #12
    4024:	46bd      	mov	sp, r7
    4026:	bc80      	pop	{r7}
    4028:	4770      	bx	lr
    402a:	bf00      	nop

0000402c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
    402c:	b480      	push	{r7}
    402e:	b083      	sub	sp, #12
    4030:	af00      	add	r7, sp, #0
    4032:	6078      	str	r0, [r7, #4]
    4034:	4613      	mov	r3, r2
    4036:	460a      	mov	r2, r1
    4038:	807a      	strh	r2, [r7, #2]
    403a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    403c:	787b      	ldrb	r3, [r7, #1]
    403e:	2b00      	cmp	r3, #0
    4040:	d009      	beq.n	4056 <TIM_ITConfig+0x2a>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
    4042:	687b      	ldr	r3, [r7, #4]
    4044:	899b      	ldrh	r3, [r3, #12]
    4046:	b29a      	uxth	r2, r3
    4048:	887b      	ldrh	r3, [r7, #2]
    404a:	ea42 0303 	orr.w	r3, r2, r3
    404e:	b29a      	uxth	r2, r3
    4050:	687b      	ldr	r3, [r7, #4]
    4052:	819a      	strh	r2, [r3, #12]
    4054:	e00b      	b.n	406e <TIM_ITConfig+0x42>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
    4056:	687b      	ldr	r3, [r7, #4]
    4058:	899b      	ldrh	r3, [r3, #12]
    405a:	b29a      	uxth	r2, r3
    405c:	887b      	ldrh	r3, [r7, #2]
    405e:	ea6f 0303 	mvn.w	r3, r3
    4062:	b29b      	uxth	r3, r3
    4064:	ea02 0303 	and.w	r3, r2, r3
    4068:	b29a      	uxth	r2, r3
    406a:	687b      	ldr	r3, [r7, #4]
    406c:	819a      	strh	r2, [r3, #12]
  }
}
    406e:	f107 070c 	add.w	r7, r7, #12
    4072:	46bd      	mov	sp, r7
    4074:	bc80      	pop	{r7}
    4076:	4770      	bx	lr

00004078 <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
    4078:	b480      	push	{r7}
    407a:	b083      	sub	sp, #12
    407c:	af00      	add	r7, sp, #0
    407e:	6078      	str	r0, [r7, #4]
    4080:	460b      	mov	r3, r1
    4082:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
    4084:	687b      	ldr	r3, [r7, #4]
    4086:	887a      	ldrh	r2, [r7, #2]
    4088:	829a      	strh	r2, [r3, #20]
}
    408a:	f107 070c 	add.w	r7, r7, #12
    408e:	46bd      	mov	sp, r7
    4090:	bc80      	pop	{r7}
    4092:	4770      	bx	lr

00004094 <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
    4094:	b480      	push	{r7}
    4096:	b083      	sub	sp, #12
    4098:	af00      	add	r7, sp, #0
    409a:	6078      	str	r0, [r7, #4]
    409c:	4613      	mov	r3, r2
    409e:	460a      	mov	r2, r1
    40a0:	807a      	strh	r2, [r7, #2]
    40a2:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
    40a4:	887a      	ldrh	r2, [r7, #2]
    40a6:	883b      	ldrh	r3, [r7, #0]
    40a8:	ea42 0303 	orr.w	r3, r2, r3
    40ac:	b29a      	uxth	r2, r3
    40ae:	687b      	ldr	r3, [r7, #4]
    40b0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
    40b4:	f107 070c 	add.w	r7, r7, #12
    40b8:	46bd      	mov	sp, r7
    40ba:	bc80      	pop	{r7}
    40bc:	4770      	bx	lr
    40be:	bf00      	nop

000040c0 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
    40c0:	b480      	push	{r7}
    40c2:	b083      	sub	sp, #12
    40c4:	af00      	add	r7, sp, #0
    40c6:	6078      	str	r0, [r7, #4]
    40c8:	4613      	mov	r3, r2
    40ca:	460a      	mov	r2, r1
    40cc:	807a      	strh	r2, [r7, #2]
    40ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    40d0:	787b      	ldrb	r3, [r7, #1]
    40d2:	2b00      	cmp	r3, #0
    40d4:	d009      	beq.n	40ea <TIM_DMACmd+0x2a>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
    40d6:	687b      	ldr	r3, [r7, #4]
    40d8:	899b      	ldrh	r3, [r3, #12]
    40da:	b29a      	uxth	r2, r3
    40dc:	887b      	ldrh	r3, [r7, #2]
    40de:	ea42 0303 	orr.w	r3, r2, r3
    40e2:	b29a      	uxth	r2, r3
    40e4:	687b      	ldr	r3, [r7, #4]
    40e6:	819a      	strh	r2, [r3, #12]
    40e8:	e00b      	b.n	4102 <TIM_DMACmd+0x42>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
    40ea:	687b      	ldr	r3, [r7, #4]
    40ec:	899b      	ldrh	r3, [r3, #12]
    40ee:	b29a      	uxth	r2, r3
    40f0:	887b      	ldrh	r3, [r7, #2]
    40f2:	ea6f 0303 	mvn.w	r3, r3
    40f6:	b29b      	uxth	r3, r3
    40f8:	ea02 0303 	and.w	r3, r2, r3
    40fc:	b29a      	uxth	r2, r3
    40fe:	687b      	ldr	r3, [r7, #4]
    4100:	819a      	strh	r2, [r3, #12]
  }
}
    4102:	f107 070c 	add.w	r7, r7, #12
    4106:	46bd      	mov	sp, r7
    4108:	bc80      	pop	{r7}
    410a:	4770      	bx	lr

0000410c <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
  *         to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
    410c:	b480      	push	{r7}
    410e:	b083      	sub	sp, #12
    4110:	af00      	add	r7, sp, #0
    4112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    4114:	687b      	ldr	r3, [r7, #4]
    4116:	891b      	ldrh	r3, [r3, #8]
    4118:	b29b      	uxth	r3, r3
    411a:	f023 0307 	bic.w	r3, r3, #7
    411e:	b29a      	uxth	r2, r3
    4120:	687b      	ldr	r3, [r7, #4]
    4122:	811a      	strh	r2, [r3, #8]
}
    4124:	f107 070c 	add.w	r7, r7, #12
    4128:	46bd      	mov	sp, r7
    412a:	bc80      	pop	{r7}
    412c:	4770      	bx	lr
    412e:	bf00      	nop

00004130 <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    4130:	b580      	push	{r7, lr}
    4132:	b082      	sub	sp, #8
    4134:	af00      	add	r7, sp, #0
    4136:	6078      	str	r0, [r7, #4]
    4138:	460b      	mov	r3, r1
    413a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
    413c:	887b      	ldrh	r3, [r7, #2]
    413e:	6878      	ldr	r0, [r7, #4]
    4140:	4619      	mov	r1, r3
    4142:	f000 f8d9 	bl	42f8 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    4146:	687b      	ldr	r3, [r7, #4]
    4148:	891b      	ldrh	r3, [r3, #8]
    414a:	b29b      	uxth	r3, r3
    414c:	f043 0307 	orr.w	r3, r3, #7
    4150:	b29a      	uxth	r2, r3
    4152:	687b      	ldr	r3, [r7, #4]
    4154:	811a      	strh	r2, [r3, #8]
}
    4156:	f107 0708 	add.w	r7, r7, #8
    415a:	46bd      	mov	sp, r7
    415c:	bd80      	pop	{r7, pc}
    415e:	bf00      	nop

00004160 <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
    4160:	b580      	push	{r7, lr}
    4162:	b084      	sub	sp, #16
    4164:	af00      	add	r7, sp, #0
    4166:	60f8      	str	r0, [r7, #12]
    4168:	8179      	strh	r1, [r7, #10]
    416a:	813a      	strh	r2, [r7, #8]
    416c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
    416e:	897b      	ldrh	r3, [r7, #10]
    4170:	2b60      	cmp	r3, #96	; 0x60
    4172:	d108      	bne.n	4186 <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    4174:	893a      	ldrh	r2, [r7, #8]
    4176:	88fb      	ldrh	r3, [r7, #6]
    4178:	68f8      	ldr	r0, [r7, #12]
    417a:	4611      	mov	r1, r2
    417c:	f04f 0201 	mov.w	r2, #1
    4180:	f001 f82a 	bl	51d8 <TI2_Config>
    4184:	e007      	b.n	4196 <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    4186:	893a      	ldrh	r2, [r7, #8]
    4188:	88fb      	ldrh	r3, [r7, #6]
    418a:	68f8      	ldr	r0, [r7, #12]
    418c:	4611      	mov	r1, r2
    418e:	f04f 0201 	mov.w	r2, #1
    4192:	f000 ffaf 	bl	50f4 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
    4196:	897b      	ldrh	r3, [r7, #10]
    4198:	68f8      	ldr	r0, [r7, #12]
    419a:	4619      	mov	r1, r3
    419c:	f000 f8ac 	bl	42f8 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    41a0:	68fb      	ldr	r3, [r7, #12]
    41a2:	891b      	ldrh	r3, [r3, #8]
    41a4:	b29b      	uxth	r3, r3
    41a6:	f043 0307 	orr.w	r3, r3, #7
    41aa:	b29a      	uxth	r2, r3
    41ac:	68fb      	ldr	r3, [r7, #12]
    41ae:	811a      	strh	r2, [r3, #8]
}
    41b0:	f107 0710 	add.w	r7, r7, #16
    41b4:	46bd      	mov	sp, r7
    41b6:	bd80      	pop	{r7, pc}

000041b8 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
    41b8:	b580      	push	{r7, lr}
    41ba:	b086      	sub	sp, #24
    41bc:	af00      	add	r7, sp, #0
    41be:	60f8      	str	r0, [r7, #12]
    41c0:	8179      	strh	r1, [r7, #10]
    41c2:	813a      	strh	r2, [r7, #8]
    41c4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    41c6:	f04f 0300 	mov.w	r3, #0
    41ca:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    41cc:	8979      	ldrh	r1, [r7, #10]
    41ce:	893a      	ldrh	r2, [r7, #8]
    41d0:	88fb      	ldrh	r3, [r7, #6]
    41d2:	68f8      	ldr	r0, [r7, #12]
    41d4:	f000 f834 	bl	4240 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    41d8:	68fb      	ldr	r3, [r7, #12]
    41da:	891b      	ldrh	r3, [r3, #8]
    41dc:	82fb      	strh	r3, [r7, #22]
  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    41de:	8afb      	ldrh	r3, [r7, #22]
    41e0:	f023 0307 	bic.w	r3, r3, #7
    41e4:	82fb      	strh	r3, [r7, #22]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
    41e6:	8afb      	ldrh	r3, [r7, #22]
    41e8:	f043 0307 	orr.w	r3, r3, #7
    41ec:	82fb      	strh	r3, [r7, #22]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    41ee:	8afb      	ldrh	r3, [r7, #22]
    41f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    41f4:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
    41f6:	8afb      	ldrh	r3, [r7, #22]
    41f8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    41fc:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    41fe:	68fb      	ldr	r3, [r7, #12]
    4200:	8afa      	ldrh	r2, [r7, #22]
    4202:	811a      	strh	r2, [r3, #8]
}
    4204:	f107 0718 	add.w	r7, r7, #24
    4208:	46bd      	mov	sp, r7
    420a:	bd80      	pop	{r7, pc}

0000420c <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
    420c:	b580      	push	{r7, lr}
    420e:	b084      	sub	sp, #16
    4210:	af00      	add	r7, sp, #0
    4212:	60f8      	str	r0, [r7, #12]
    4214:	8179      	strh	r1, [r7, #10]
    4216:	813a      	strh	r2, [r7, #8]
    4218:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    421a:	8979      	ldrh	r1, [r7, #10]
    421c:	893a      	ldrh	r2, [r7, #8]
    421e:	88fb      	ldrh	r3, [r7, #6]
    4220:	68f8      	ldr	r0, [r7, #12]
    4222:	f000 f80d 	bl	4240 <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
    4226:	68fb      	ldr	r3, [r7, #12]
    4228:	891b      	ldrh	r3, [r3, #8]
    422a:	b29b      	uxth	r3, r3
    422c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    4230:	b29a      	uxth	r2, r3
    4232:	68fb      	ldr	r3, [r7, #12]
    4234:	811a      	strh	r2, [r3, #8]
}
    4236:	f107 0710 	add.w	r7, r7, #16
    423a:	46bd      	mov	sp, r7
    423c:	bd80      	pop	{r7, pc}
    423e:	bf00      	nop

00004240 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
    4240:	b480      	push	{r7}
    4242:	b087      	sub	sp, #28
    4244:	af00      	add	r7, sp, #0
    4246:	60f8      	str	r0, [r7, #12]
    4248:	8179      	strh	r1, [r7, #10]
    424a:	813a      	strh	r2, [r7, #8]
    424c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    424e:	f04f 0300 	mov.w	r3, #0
    4252:	82fb      	strh	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
    4254:	68fb      	ldr	r3, [r7, #12]
    4256:	891b      	ldrh	r3, [r3, #8]
    4258:	82fb      	strh	r3, [r7, #22]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
    425a:	8afb      	ldrh	r3, [r7, #22]
    425c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    4260:	82fb      	strh	r3, [r7, #22]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
    4262:	88fb      	ldrh	r3, [r7, #6]
    4264:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4268:	b29a      	uxth	r2, r3
    426a:	893b      	ldrh	r3, [r7, #8]
    426c:	ea42 0303 	orr.w	r3, r2, r3
    4270:	b29a      	uxth	r2, r3
    4272:	897b      	ldrh	r3, [r7, #10]
    4274:	ea42 0303 	orr.w	r3, r2, r3
    4278:	b29a      	uxth	r2, r3
    427a:	8afb      	ldrh	r3, [r7, #22]
    427c:	ea42 0303 	orr.w	r3, r2, r3
    4280:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4282:	68fb      	ldr	r3, [r7, #12]
    4284:	8afa      	ldrh	r2, [r7, #22]
    4286:	811a      	strh	r2, [r3, #8]
}
    4288:	f107 071c 	add.w	r7, r7, #28
    428c:	46bd      	mov	sp, r7
    428e:	bc80      	pop	{r7}
    4290:	4770      	bx	lr
    4292:	bf00      	nop

00004294 <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
    4294:	b480      	push	{r7}
    4296:	b083      	sub	sp, #12
    4298:	af00      	add	r7, sp, #0
    429a:	6078      	str	r0, [r7, #4]
    429c:	4613      	mov	r3, r2
    429e:	460a      	mov	r2, r1
    42a0:	807a      	strh	r2, [r7, #2]
    42a2:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
    42a4:	687b      	ldr	r3, [r7, #4]
    42a6:	887a      	ldrh	r2, [r7, #2]
    42a8:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
    42aa:	687b      	ldr	r3, [r7, #4]
    42ac:	883a      	ldrh	r2, [r7, #0]
    42ae:	829a      	strh	r2, [r3, #20]
}
    42b0:	f107 070c 	add.w	r7, r7, #12
    42b4:	46bd      	mov	sp, r7
    42b6:	bc80      	pop	{r7}
    42b8:	4770      	bx	lr
    42ba:	bf00      	nop

000042bc <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
    42bc:	b480      	push	{r7}
    42be:	b085      	sub	sp, #20
    42c0:	af00      	add	r7, sp, #0
    42c2:	6078      	str	r0, [r7, #4]
    42c4:	460b      	mov	r3, r1
    42c6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
    42c8:	f04f 0300 	mov.w	r3, #0
    42cc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
    42ce:	687b      	ldr	r3, [r7, #4]
    42d0:	881b      	ldrh	r3, [r3, #0]
    42d2:	81fb      	strh	r3, [r7, #14]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
    42d4:	89fb      	ldrh	r3, [r7, #14]
    42d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    42da:	81fb      	strh	r3, [r7, #14]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
    42dc:	89fa      	ldrh	r2, [r7, #14]
    42de:	887b      	ldrh	r3, [r7, #2]
    42e0:	ea42 0303 	orr.w	r3, r2, r3
    42e4:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
    42e6:	687b      	ldr	r3, [r7, #4]
    42e8:	89fa      	ldrh	r2, [r7, #14]
    42ea:	801a      	strh	r2, [r3, #0]
}
    42ec:	f107 0714 	add.w	r7, r7, #20
    42f0:	46bd      	mov	sp, r7
    42f2:	bc80      	pop	{r7}
    42f4:	4770      	bx	lr
    42f6:	bf00      	nop

000042f8 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    42f8:	b480      	push	{r7}
    42fa:	b085      	sub	sp, #20
    42fc:	af00      	add	r7, sp, #0
    42fe:	6078      	str	r0, [r7, #4]
    4300:	460b      	mov	r3, r1
    4302:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
    4304:	f04f 0300 	mov.w	r3, #0
    4308:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    430a:	687b      	ldr	r3, [r7, #4]
    430c:	891b      	ldrh	r3, [r3, #8]
    430e:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
    4310:	89fb      	ldrh	r3, [r7, #14]
    4312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4316:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
    4318:	89fa      	ldrh	r2, [r7, #14]
    431a:	887b      	ldrh	r3, [r7, #2]
    431c:	ea42 0303 	orr.w	r3, r2, r3
    4320:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    4322:	687b      	ldr	r3, [r7, #4]
    4324:	89fa      	ldrh	r2, [r7, #14]
    4326:	811a      	strh	r2, [r3, #8]
}
    4328:	f107 0714 	add.w	r7, r7, #20
    432c:	46bd      	mov	sp, r7
    432e:	bc80      	pop	{r7}
    4330:	4770      	bx	lr
    4332:	bf00      	nop

00004334 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
    4334:	b480      	push	{r7}
    4336:	b087      	sub	sp, #28
    4338:	af00      	add	r7, sp, #0
    433a:	60f8      	str	r0, [r7, #12]
    433c:	8179      	strh	r1, [r7, #10]
    433e:	813a      	strh	r2, [r7, #8]
    4340:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
    4342:	f04f 0300 	mov.w	r3, #0
    4346:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
    4348:	f04f 0300 	mov.w	r3, #0
    434c:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
    434e:	f04f 0300 	mov.w	r3, #0
    4352:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    4354:	68fb      	ldr	r3, [r7, #12]
    4356:	891b      	ldrh	r3, [r3, #8]
    4358:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    435a:	68fb      	ldr	r3, [r7, #12]
    435c:	8b1b      	ldrh	r3, [r3, #24]
    435e:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    4360:	68fb      	ldr	r3, [r7, #12]
    4362:	8c1b      	ldrh	r3, [r3, #32]
    4364:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
    4366:	8afb      	ldrh	r3, [r7, #22]
    4368:	f023 0307 	bic.w	r3, r3, #7
    436c:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
    436e:	8afa      	ldrh	r2, [r7, #22]
    4370:	897b      	ldrh	r3, [r7, #10]
    4372:	ea42 0303 	orr.w	r3, r2, r3
    4376:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
    4378:	8abb      	ldrh	r3, [r7, #20]
    437a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    437e:	f023 0303 	bic.w	r3, r3, #3
    4382:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
    4384:	8abb      	ldrh	r3, [r7, #20]
    4386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    438a:	f043 0301 	orr.w	r3, r3, #1
    438e:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
    4390:	8a7b      	ldrh	r3, [r7, #18]
    4392:	f023 0322 	bic.w	r3, r3, #34	; 0x22
    4396:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
    4398:	88fb      	ldrh	r3, [r7, #6]
    439a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    439e:	b29a      	uxth	r2, r3
    43a0:	893b      	ldrh	r3, [r7, #8]
    43a2:	ea42 0303 	orr.w	r3, r2, r3
    43a6:	b29a      	uxth	r2, r3
    43a8:	8a7b      	ldrh	r3, [r7, #18]
    43aa:	ea42 0303 	orr.w	r3, r2, r3
    43ae:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    43b0:	68fb      	ldr	r3, [r7, #12]
    43b2:	8afa      	ldrh	r2, [r7, #22]
    43b4:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    43b6:	68fb      	ldr	r3, [r7, #12]
    43b8:	8aba      	ldrh	r2, [r7, #20]
    43ba:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    43bc:	68fb      	ldr	r3, [r7, #12]
    43be:	8a7a      	ldrh	r2, [r7, #18]
    43c0:	841a      	strh	r2, [r3, #32]
}
    43c2:	f107 071c 	add.w	r7, r7, #28
    43c6:	46bd      	mov	sp, r7
    43c8:	bc80      	pop	{r7}
    43ca:	4770      	bx	lr

000043cc <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    43cc:	b480      	push	{r7}
    43ce:	b085      	sub	sp, #20
    43d0:	af00      	add	r7, sp, #0
    43d2:	6078      	str	r0, [r7, #4]
    43d4:	460b      	mov	r3, r1
    43d6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    43d8:	f04f 0300 	mov.w	r3, #0
    43dc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    43de:	687b      	ldr	r3, [r7, #4]
    43e0:	8b1b      	ldrh	r3, [r3, #24]
    43e2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
    43e4:	89fb      	ldrh	r3, [r7, #14]
    43e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    43ea:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
    43ec:	89fa      	ldrh	r2, [r7, #14]
    43ee:	887b      	ldrh	r3, [r7, #2]
    43f0:	ea42 0303 	orr.w	r3, r2, r3
    43f4:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    43f6:	687b      	ldr	r3, [r7, #4]
    43f8:	89fa      	ldrh	r2, [r7, #14]
    43fa:	831a      	strh	r2, [r3, #24]
}
    43fc:	f107 0714 	add.w	r7, r7, #20
    4400:	46bd      	mov	sp, r7
    4402:	bc80      	pop	{r7}
    4404:	4770      	bx	lr
    4406:	bf00      	nop

00004408 <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4408:	b480      	push	{r7}
    440a:	b085      	sub	sp, #20
    440c:	af00      	add	r7, sp, #0
    440e:	6078      	str	r0, [r7, #4]
    4410:	460b      	mov	r3, r1
    4412:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4414:	f04f 0300 	mov.w	r3, #0
    4418:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    441a:	687b      	ldr	r3, [r7, #4]
    441c:	8b1b      	ldrh	r3, [r3, #24]
    441e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
    4420:	89fb      	ldrh	r3, [r7, #14]
    4422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    4426:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
    4428:	887b      	ldrh	r3, [r7, #2]
    442a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    442e:	b29a      	uxth	r2, r3
    4430:	89fb      	ldrh	r3, [r7, #14]
    4432:	ea42 0303 	orr.w	r3, r2, r3
    4436:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4438:	687b      	ldr	r3, [r7, #4]
    443a:	89fa      	ldrh	r2, [r7, #14]
    443c:	831a      	strh	r2, [r3, #24]
}
    443e:	f107 0714 	add.w	r7, r7, #20
    4442:	46bd      	mov	sp, r7
    4444:	bc80      	pop	{r7}
    4446:	4770      	bx	lr

00004448 <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4448:	b480      	push	{r7}
    444a:	b085      	sub	sp, #20
    444c:	af00      	add	r7, sp, #0
    444e:	6078      	str	r0, [r7, #4]
    4450:	460b      	mov	r3, r1
    4452:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4454:	f04f 0300 	mov.w	r3, #0
    4458:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    445a:	687b      	ldr	r3, [r7, #4]
    445c:	8b9b      	ldrh	r3, [r3, #28]
    445e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
    4460:	89fb      	ldrh	r3, [r7, #14]
    4462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4466:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
    4468:	89fa      	ldrh	r2, [r7, #14]
    446a:	887b      	ldrh	r3, [r7, #2]
    446c:	ea42 0303 	orr.w	r3, r2, r3
    4470:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    4472:	687b      	ldr	r3, [r7, #4]
    4474:	89fa      	ldrh	r2, [r7, #14]
    4476:	839a      	strh	r2, [r3, #28]
}
    4478:	f107 0714 	add.w	r7, r7, #20
    447c:	46bd      	mov	sp, r7
    447e:	bc80      	pop	{r7}
    4480:	4770      	bx	lr
    4482:	bf00      	nop

00004484 <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    4484:	b480      	push	{r7}
    4486:	b085      	sub	sp, #20
    4488:	af00      	add	r7, sp, #0
    448a:	6078      	str	r0, [r7, #4]
    448c:	460b      	mov	r3, r1
    448e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4490:	f04f 0300 	mov.w	r3, #0
    4494:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    4496:	687b      	ldr	r3, [r7, #4]
    4498:	8b9b      	ldrh	r3, [r3, #28]
    449a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
    449c:	89fb      	ldrh	r3, [r7, #14]
    449e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    44a2:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
    44a4:	887b      	ldrh	r3, [r7, #2]
    44a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    44aa:	b29a      	uxth	r2, r3
    44ac:	89fb      	ldrh	r3, [r7, #14]
    44ae:	ea42 0303 	orr.w	r3, r2, r3
    44b2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    44b4:	687b      	ldr	r3, [r7, #4]
    44b6:	89fa      	ldrh	r2, [r7, #14]
    44b8:	839a      	strh	r2, [r3, #28]
}
    44ba:	f107 0714 	add.w	r7, r7, #20
    44be:	46bd      	mov	sp, r7
    44c0:	bc80      	pop	{r7}
    44c2:	4770      	bx	lr

000044c4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    44c4:	b480      	push	{r7}
    44c6:	b083      	sub	sp, #12
    44c8:	af00      	add	r7, sp, #0
    44ca:	6078      	str	r0, [r7, #4]
    44cc:	460b      	mov	r3, r1
    44ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    44d0:	78fb      	ldrb	r3, [r7, #3]
    44d2:	2b00      	cmp	r3, #0
    44d4:	d008      	beq.n	44e8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
    44d6:	687b      	ldr	r3, [r7, #4]
    44d8:	881b      	ldrh	r3, [r3, #0]
    44da:	b29b      	uxth	r3, r3
    44dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    44e0:	b29a      	uxth	r2, r3
    44e2:	687b      	ldr	r3, [r7, #4]
    44e4:	801a      	strh	r2, [r3, #0]
    44e6:	e007      	b.n	44f8 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
    44e8:	687b      	ldr	r3, [r7, #4]
    44ea:	881b      	ldrh	r3, [r3, #0]
    44ec:	b29b      	uxth	r3, r3
    44ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    44f2:	b29a      	uxth	r2, r3
    44f4:	687b      	ldr	r3, [r7, #4]
    44f6:	801a      	strh	r2, [r3, #0]
  }
}
    44f8:	f107 070c 	add.w	r7, r7, #12
    44fc:	46bd      	mov	sp, r7
    44fe:	bc80      	pop	{r7}
    4500:	4770      	bx	lr
    4502:	bf00      	nop

00004504 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4504:	b480      	push	{r7}
    4506:	b083      	sub	sp, #12
    4508:	af00      	add	r7, sp, #0
    450a:	6078      	str	r0, [r7, #4]
    450c:	460b      	mov	r3, r1
    450e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4510:	78fb      	ldrb	r3, [r7, #3]
    4512:	2b00      	cmp	r3, #0
    4514:	d008      	beq.n	4528 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
    4516:	687b      	ldr	r3, [r7, #4]
    4518:	889b      	ldrh	r3, [r3, #4]
    451a:	b29b      	uxth	r3, r3
    451c:	f043 0304 	orr.w	r3, r3, #4
    4520:	b29a      	uxth	r2, r3
    4522:	687b      	ldr	r3, [r7, #4]
    4524:	809a      	strh	r2, [r3, #4]
    4526:	e007      	b.n	4538 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
    4528:	687b      	ldr	r3, [r7, #4]
    452a:	889b      	ldrh	r3, [r3, #4]
    452c:	b29b      	uxth	r3, r3
    452e:	f023 0304 	bic.w	r3, r3, #4
    4532:	b29a      	uxth	r2, r3
    4534:	687b      	ldr	r3, [r7, #4]
    4536:	809a      	strh	r2, [r3, #4]
  }
}
    4538:	f107 070c 	add.w	r7, r7, #12
    453c:	46bd      	mov	sp, r7
    453e:	bc80      	pop	{r7}
    4540:	4770      	bx	lr
    4542:	bf00      	nop

00004544 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4544:	b480      	push	{r7}
    4546:	b083      	sub	sp, #12
    4548:	af00      	add	r7, sp, #0
    454a:	6078      	str	r0, [r7, #4]
    454c:	460b      	mov	r3, r1
    454e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4550:	78fb      	ldrb	r3, [r7, #3]
    4552:	2b00      	cmp	r3, #0
    4554:	d008      	beq.n	4568 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
    4556:	687b      	ldr	r3, [r7, #4]
    4558:	889b      	ldrh	r3, [r3, #4]
    455a:	b29b      	uxth	r3, r3
    455c:	f043 0308 	orr.w	r3, r3, #8
    4560:	b29a      	uxth	r2, r3
    4562:	687b      	ldr	r3, [r7, #4]
    4564:	809a      	strh	r2, [r3, #4]
    4566:	e007      	b.n	4578 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
    4568:	687b      	ldr	r3, [r7, #4]
    456a:	889b      	ldrh	r3, [r3, #4]
    456c:	b29b      	uxth	r3, r3
    456e:	f023 0308 	bic.w	r3, r3, #8
    4572:	b29a      	uxth	r2, r3
    4574:	687b      	ldr	r3, [r7, #4]
    4576:	809a      	strh	r2, [r3, #4]
  }
}
    4578:	f107 070c 	add.w	r7, r7, #12
    457c:	46bd      	mov	sp, r7
    457e:	bc80      	pop	{r7}
    4580:	4770      	bx	lr
    4582:	bf00      	nop

00004584 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
    4584:	b480      	push	{r7}
    4586:	b083      	sub	sp, #12
    4588:	af00      	add	r7, sp, #0
    458a:	6078      	str	r0, [r7, #4]
    458c:	460b      	mov	r3, r1
    458e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4590:	78fb      	ldrb	r3, [r7, #3]
    4592:	2b00      	cmp	r3, #0
    4594:	d008      	beq.n	45a8 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
    4596:	687b      	ldr	r3, [r7, #4]
    4598:	889b      	ldrh	r3, [r3, #4]
    459a:	b29b      	uxth	r3, r3
    459c:	f043 0301 	orr.w	r3, r3, #1
    45a0:	b29a      	uxth	r2, r3
    45a2:	687b      	ldr	r3, [r7, #4]
    45a4:	809a      	strh	r2, [r3, #4]
    45a6:	e007      	b.n	45b8 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
    45a8:	687b      	ldr	r3, [r7, #4]
    45aa:	889b      	ldrh	r3, [r3, #4]
    45ac:	b29b      	uxth	r3, r3
    45ae:	f023 0301 	bic.w	r3, r3, #1
    45b2:	b29a      	uxth	r2, r3
    45b4:	687b      	ldr	r3, [r7, #4]
    45b6:	809a      	strh	r2, [r3, #4]
  }
}
    45b8:	f107 070c 	add.w	r7, r7, #12
    45bc:	46bd      	mov	sp, r7
    45be:	bc80      	pop	{r7}
    45c0:	4770      	bx	lr
    45c2:	bf00      	nop

000045c4 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    45c4:	b480      	push	{r7}
    45c6:	b085      	sub	sp, #20
    45c8:	af00      	add	r7, sp, #0
    45ca:	6078      	str	r0, [r7, #4]
    45cc:	460b      	mov	r3, r1
    45ce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    45d0:	f04f 0300 	mov.w	r3, #0
    45d4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    45d6:	687b      	ldr	r3, [r7, #4]
    45d8:	8b1b      	ldrh	r3, [r3, #24]
    45da:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
    45dc:	89fb      	ldrh	r3, [r7, #14]
    45de:	f023 0308 	bic.w	r3, r3, #8
    45e2:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
    45e4:	89fa      	ldrh	r2, [r7, #14]
    45e6:	887b      	ldrh	r3, [r7, #2]
    45e8:	ea42 0303 	orr.w	r3, r2, r3
    45ec:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    45ee:	687b      	ldr	r3, [r7, #4]
    45f0:	89fa      	ldrh	r2, [r7, #14]
    45f2:	831a      	strh	r2, [r3, #24]
}
    45f4:	f107 0714 	add.w	r7, r7, #20
    45f8:	46bd      	mov	sp, r7
    45fa:	bc80      	pop	{r7}
    45fc:	4770      	bx	lr
    45fe:	bf00      	nop

00004600 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    4600:	b480      	push	{r7}
    4602:	b085      	sub	sp, #20
    4604:	af00      	add	r7, sp, #0
    4606:	6078      	str	r0, [r7, #4]
    4608:	460b      	mov	r3, r1
    460a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    460c:	f04f 0300 	mov.w	r3, #0
    4610:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    4612:	687b      	ldr	r3, [r7, #4]
    4614:	8b1b      	ldrh	r3, [r3, #24]
    4616:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
    4618:	89fb      	ldrh	r3, [r7, #14]
    461a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    461e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
    4620:	887b      	ldrh	r3, [r7, #2]
    4622:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4626:	b29a      	uxth	r2, r3
    4628:	89fb      	ldrh	r3, [r7, #14]
    462a:	ea42 0303 	orr.w	r3, r2, r3
    462e:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4630:	687b      	ldr	r3, [r7, #4]
    4632:	89fa      	ldrh	r2, [r7, #14]
    4634:	831a      	strh	r2, [r3, #24]
}
    4636:	f107 0714 	add.w	r7, r7, #20
    463a:	46bd      	mov	sp, r7
    463c:	bc80      	pop	{r7}
    463e:	4770      	bx	lr

00004640 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    4640:	b480      	push	{r7}
    4642:	b085      	sub	sp, #20
    4644:	af00      	add	r7, sp, #0
    4646:	6078      	str	r0, [r7, #4]
    4648:	460b      	mov	r3, r1
    464a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    464c:	f04f 0300 	mov.w	r3, #0
    4650:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    4652:	687b      	ldr	r3, [r7, #4]
    4654:	8b9b      	ldrh	r3, [r3, #28]
    4656:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
    4658:	89fb      	ldrh	r3, [r7, #14]
    465a:	f023 0308 	bic.w	r3, r3, #8
    465e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
    4660:	89fa      	ldrh	r2, [r7, #14]
    4662:	887b      	ldrh	r3, [r7, #2]
    4664:	ea42 0303 	orr.w	r3, r2, r3
    4668:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    466a:	687b      	ldr	r3, [r7, #4]
    466c:	89fa      	ldrh	r2, [r7, #14]
    466e:	839a      	strh	r2, [r3, #28]
}
    4670:	f107 0714 	add.w	r7, r7, #20
    4674:	46bd      	mov	sp, r7
    4676:	bc80      	pop	{r7}
    4678:	4770      	bx	lr
    467a:	bf00      	nop

0000467c <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    467c:	b480      	push	{r7}
    467e:	b085      	sub	sp, #20
    4680:	af00      	add	r7, sp, #0
    4682:	6078      	str	r0, [r7, #4]
    4684:	460b      	mov	r3, r1
    4686:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4688:	f04f 0300 	mov.w	r3, #0
    468c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    468e:	687b      	ldr	r3, [r7, #4]
    4690:	8b9b      	ldrh	r3, [r3, #28]
    4692:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
    4694:	89fb      	ldrh	r3, [r7, #14]
    4696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    469a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
    469c:	887b      	ldrh	r3, [r7, #2]
    469e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    46a2:	b29a      	uxth	r2, r3
    46a4:	89fb      	ldrh	r3, [r7, #14]
    46a6:	ea42 0303 	orr.w	r3, r2, r3
    46aa:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    46ac:	687b      	ldr	r3, [r7, #4]
    46ae:	89fa      	ldrh	r2, [r7, #14]
    46b0:	839a      	strh	r2, [r3, #28]
}
    46b2:	f107 0714 	add.w	r7, r7, #20
    46b6:	46bd      	mov	sp, r7
    46b8:	bc80      	pop	{r7}
    46ba:	4770      	bx	lr

000046bc <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    46bc:	b480      	push	{r7}
    46be:	b085      	sub	sp, #20
    46c0:	af00      	add	r7, sp, #0
    46c2:	6078      	str	r0, [r7, #4]
    46c4:	460b      	mov	r3, r1
    46c6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    46c8:	f04f 0300 	mov.w	r3, #0
    46cc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    46ce:	687b      	ldr	r3, [r7, #4]
    46d0:	8b1b      	ldrh	r3, [r3, #24]
    46d2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
    46d4:	89fb      	ldrh	r3, [r7, #14]
    46d6:	f023 0304 	bic.w	r3, r3, #4
    46da:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
    46dc:	89fa      	ldrh	r2, [r7, #14]
    46de:	887b      	ldrh	r3, [r7, #2]
    46e0:	ea42 0303 	orr.w	r3, r2, r3
    46e4:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    46e6:	687b      	ldr	r3, [r7, #4]
    46e8:	89fa      	ldrh	r2, [r7, #14]
    46ea:	831a      	strh	r2, [r3, #24]
}
    46ec:	f107 0714 	add.w	r7, r7, #20
    46f0:	46bd      	mov	sp, r7
    46f2:	bc80      	pop	{r7}
    46f4:	4770      	bx	lr
    46f6:	bf00      	nop

000046f8 <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    46f8:	b480      	push	{r7}
    46fa:	b085      	sub	sp, #20
    46fc:	af00      	add	r7, sp, #0
    46fe:	6078      	str	r0, [r7, #4]
    4700:	460b      	mov	r3, r1
    4702:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    4704:	f04f 0300 	mov.w	r3, #0
    4708:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    470a:	687b      	ldr	r3, [r7, #4]
    470c:	8b1b      	ldrh	r3, [r3, #24]
    470e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
    4710:	89fb      	ldrh	r3, [r7, #14]
    4712:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    4716:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
    4718:	887b      	ldrh	r3, [r7, #2]
    471a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    471e:	b29a      	uxth	r2, r3
    4720:	89fb      	ldrh	r3, [r7, #14]
    4722:	ea42 0303 	orr.w	r3, r2, r3
    4726:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    4728:	687b      	ldr	r3, [r7, #4]
    472a:	89fa      	ldrh	r2, [r7, #14]
    472c:	831a      	strh	r2, [r3, #24]
}
    472e:	f107 0714 	add.w	r7, r7, #20
    4732:	46bd      	mov	sp, r7
    4734:	bc80      	pop	{r7}
    4736:	4770      	bx	lr

00004738 <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    4738:	b480      	push	{r7}
    473a:	b085      	sub	sp, #20
    473c:	af00      	add	r7, sp, #0
    473e:	6078      	str	r0, [r7, #4]
    4740:	460b      	mov	r3, r1
    4742:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4744:	f04f 0300 	mov.w	r3, #0
    4748:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    474a:	687b      	ldr	r3, [r7, #4]
    474c:	8b9b      	ldrh	r3, [r3, #28]
    474e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
    4750:	89fb      	ldrh	r3, [r7, #14]
    4752:	f023 0304 	bic.w	r3, r3, #4
    4756:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
    4758:	89fa      	ldrh	r2, [r7, #14]
    475a:	887b      	ldrh	r3, [r7, #2]
    475c:	ea42 0303 	orr.w	r3, r2, r3
    4760:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    4762:	687b      	ldr	r3, [r7, #4]
    4764:	89fa      	ldrh	r2, [r7, #14]
    4766:	839a      	strh	r2, [r3, #28]
}
    4768:	f107 0714 	add.w	r7, r7, #20
    476c:	46bd      	mov	sp, r7
    476e:	bc80      	pop	{r7}
    4770:	4770      	bx	lr
    4772:	bf00      	nop

00004774 <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    4774:	b480      	push	{r7}
    4776:	b085      	sub	sp, #20
    4778:	af00      	add	r7, sp, #0
    477a:	6078      	str	r0, [r7, #4]
    477c:	460b      	mov	r3, r1
    477e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4780:	f04f 0300 	mov.w	r3, #0
    4784:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    4786:	687b      	ldr	r3, [r7, #4]
    4788:	8b9b      	ldrh	r3, [r3, #28]
    478a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
    478c:	89fb      	ldrh	r3, [r7, #14]
    478e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    4792:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
    4794:	887b      	ldrh	r3, [r7, #2]
    4796:	ea4f 2303 	mov.w	r3, r3, lsl #8
    479a:	b29a      	uxth	r2, r3
    479c:	89fb      	ldrh	r3, [r7, #14]
    479e:	ea42 0303 	orr.w	r3, r2, r3
    47a2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    47a4:	687b      	ldr	r3, [r7, #4]
    47a6:	89fa      	ldrh	r2, [r7, #14]
    47a8:	839a      	strh	r2, [r3, #28]
}
    47aa:	f107 0714 	add.w	r7, r7, #20
    47ae:	46bd      	mov	sp, r7
    47b0:	bc80      	pop	{r7}
    47b2:	4770      	bx	lr

000047b4 <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    47b4:	b480      	push	{r7}
    47b6:	b085      	sub	sp, #20
    47b8:	af00      	add	r7, sp, #0
    47ba:	6078      	str	r0, [r7, #4]
    47bc:	460b      	mov	r3, r1
    47be:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    47c0:	f04f 0300 	mov.w	r3, #0
    47c4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
    47c6:	687b      	ldr	r3, [r7, #4]
    47c8:	8b1b      	ldrh	r3, [r3, #24]
    47ca:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
    47cc:	89fb      	ldrh	r3, [r7, #14]
    47ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    47d2:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
    47d4:	89fa      	ldrh	r2, [r7, #14]
    47d6:	887b      	ldrh	r3, [r7, #2]
    47d8:	ea42 0303 	orr.w	r3, r2, r3
    47dc:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    47de:	687b      	ldr	r3, [r7, #4]
    47e0:	89fa      	ldrh	r2, [r7, #14]
    47e2:	831a      	strh	r2, [r3, #24]
}
    47e4:	f107 0714 	add.w	r7, r7, #20
    47e8:	46bd      	mov	sp, r7
    47ea:	bc80      	pop	{r7}
    47ec:	4770      	bx	lr
    47ee:	bf00      	nop

000047f0 <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    47f0:	b480      	push	{r7}
    47f2:	b085      	sub	sp, #20
    47f4:	af00      	add	r7, sp, #0
    47f6:	6078      	str	r0, [r7, #4]
    47f8:	460b      	mov	r3, r1
    47fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
    47fc:	f04f 0300 	mov.w	r3, #0
    4800:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
    4802:	687b      	ldr	r3, [r7, #4]
    4804:	8b1b      	ldrh	r3, [r3, #24]
    4806:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
    4808:	89fb      	ldrh	r3, [r7, #14]
    480a:	ea4f 4343 	mov.w	r3, r3, lsl #17
    480e:	ea4f 4353 	mov.w	r3, r3, lsr #17
    4812:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
    4814:	887b      	ldrh	r3, [r7, #2]
    4816:	ea4f 2303 	mov.w	r3, r3, lsl #8
    481a:	b29a      	uxth	r2, r3
    481c:	89fb      	ldrh	r3, [r7, #14]
    481e:	ea42 0303 	orr.w	r3, r2, r3
    4822:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    4824:	687b      	ldr	r3, [r7, #4]
    4826:	89fa      	ldrh	r2, [r7, #14]
    4828:	831a      	strh	r2, [r3, #24]
}
    482a:	f107 0714 	add.w	r7, r7, #20
    482e:	46bd      	mov	sp, r7
    4830:	bc80      	pop	{r7}
    4832:	4770      	bx	lr

00004834 <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    4834:	b480      	push	{r7}
    4836:	b085      	sub	sp, #20
    4838:	af00      	add	r7, sp, #0
    483a:	6078      	str	r0, [r7, #4]
    483c:	460b      	mov	r3, r1
    483e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    4840:	f04f 0300 	mov.w	r3, #0
    4844:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    4846:	687b      	ldr	r3, [r7, #4]
    4848:	8b9b      	ldrh	r3, [r3, #28]
    484a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
    484c:	89fb      	ldrh	r3, [r7, #14]
    484e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4852:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
    4854:	89fa      	ldrh	r2, [r7, #14]
    4856:	887b      	ldrh	r3, [r7, #2]
    4858:	ea42 0303 	orr.w	r3, r2, r3
    485c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    485e:	687b      	ldr	r3, [r7, #4]
    4860:	89fa      	ldrh	r2, [r7, #14]
    4862:	839a      	strh	r2, [r3, #28]
}
    4864:	f107 0714 	add.w	r7, r7, #20
    4868:	46bd      	mov	sp, r7
    486a:	bc80      	pop	{r7}
    486c:	4770      	bx	lr
    486e:	bf00      	nop

00004870 <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    4870:	b480      	push	{r7}
    4872:	b085      	sub	sp, #20
    4874:	af00      	add	r7, sp, #0
    4876:	6078      	str	r0, [r7, #4]
    4878:	460b      	mov	r3, r1
    487a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
    487c:	f04f 0300 	mov.w	r3, #0
    4880:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    4882:	687b      	ldr	r3, [r7, #4]
    4884:	8b9b      	ldrh	r3, [r3, #28]
    4886:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
    4888:	89fb      	ldrh	r3, [r7, #14]
    488a:	ea4f 4343 	mov.w	r3, r3, lsl #17
    488e:	ea4f 4353 	mov.w	r3, r3, lsr #17
    4892:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
    4894:	887b      	ldrh	r3, [r7, #2]
    4896:	ea4f 2303 	mov.w	r3, r3, lsl #8
    489a:	b29a      	uxth	r2, r3
    489c:	89fb      	ldrh	r3, [r7, #14]
    489e:	ea42 0303 	orr.w	r3, r2, r3
    48a2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    48a4:	687b      	ldr	r3, [r7, #4]
    48a6:	89fa      	ldrh	r2, [r7, #14]
    48a8:	839a      	strh	r2, [r3, #28]
}
    48aa:	f107 0714 	add.w	r7, r7, #20
    48ae:	46bd      	mov	sp, r7
    48b0:	bc80      	pop	{r7}
    48b2:	4770      	bx	lr

000048b4 <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    48b4:	b480      	push	{r7}
    48b6:	b085      	sub	sp, #20
    48b8:	af00      	add	r7, sp, #0
    48ba:	6078      	str	r0, [r7, #4]
    48bc:	460b      	mov	r3, r1
    48be:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    48c0:	f04f 0300 	mov.w	r3, #0
    48c4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    48c6:	687b      	ldr	r3, [r7, #4]
    48c8:	8c1b      	ldrh	r3, [r3, #32]
    48ca:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
    48cc:	89fb      	ldrh	r3, [r7, #14]
    48ce:	f023 0302 	bic.w	r3, r3, #2
    48d2:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
    48d4:	89fa      	ldrh	r2, [r7, #14]
    48d6:	887b      	ldrh	r3, [r7, #2]
    48d8:	ea42 0303 	orr.w	r3, r2, r3
    48dc:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    48de:	687b      	ldr	r3, [r7, #4]
    48e0:	89fa      	ldrh	r2, [r7, #14]
    48e2:	841a      	strh	r2, [r3, #32]
}
    48e4:	f107 0714 	add.w	r7, r7, #20
    48e8:	46bd      	mov	sp, r7
    48ea:	bc80      	pop	{r7}
    48ec:	4770      	bx	lr
    48ee:	bf00      	nop

000048f0 <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    48f0:	b480      	push	{r7}
    48f2:	b085      	sub	sp, #20
    48f4:	af00      	add	r7, sp, #0
    48f6:	6078      	str	r0, [r7, #4]
    48f8:	460b      	mov	r3, r1
    48fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    48fc:	f04f 0300 	mov.w	r3, #0
    4900:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
    4902:	687b      	ldr	r3, [r7, #4]
    4904:	8c1b      	ldrh	r3, [r3, #32]
    4906:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
    4908:	89fb      	ldrh	r3, [r7, #14]
    490a:	f023 0308 	bic.w	r3, r3, #8
    490e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
    4910:	89fa      	ldrh	r2, [r7, #14]
    4912:	887b      	ldrh	r3, [r7, #2]
    4914:	ea42 0303 	orr.w	r3, r2, r3
    4918:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    491a:	687b      	ldr	r3, [r7, #4]
    491c:	89fa      	ldrh	r2, [r7, #14]
    491e:	841a      	strh	r2, [r3, #32]
}
    4920:	f107 0714 	add.w	r7, r7, #20
    4924:	46bd      	mov	sp, r7
    4926:	bc80      	pop	{r7}
    4928:	4770      	bx	lr
    492a:	bf00      	nop

0000492c <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    492c:	b480      	push	{r7}
    492e:	b085      	sub	sp, #20
    4930:	af00      	add	r7, sp, #0
    4932:	6078      	str	r0, [r7, #4]
    4934:	460b      	mov	r3, r1
    4936:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4938:	f04f 0300 	mov.w	r3, #0
    493c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    493e:	687b      	ldr	r3, [r7, #4]
    4940:	8c1b      	ldrh	r3, [r3, #32]
    4942:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
    4944:	89fb      	ldrh	r3, [r7, #14]
    4946:	f023 0320 	bic.w	r3, r3, #32
    494a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
    494c:	887b      	ldrh	r3, [r7, #2]
    494e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4952:	b29a      	uxth	r2, r3
    4954:	89fb      	ldrh	r3, [r7, #14]
    4956:	ea42 0303 	orr.w	r3, r2, r3
    495a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    495c:	687b      	ldr	r3, [r7, #4]
    495e:	89fa      	ldrh	r2, [r7, #14]
    4960:	841a      	strh	r2, [r3, #32]
}
    4962:	f107 0714 	add.w	r7, r7, #20
    4966:	46bd      	mov	sp, r7
    4968:	bc80      	pop	{r7}
    496a:	4770      	bx	lr

0000496c <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    496c:	b480      	push	{r7}
    496e:	b085      	sub	sp, #20
    4970:	af00      	add	r7, sp, #0
    4972:	6078      	str	r0, [r7, #4]
    4974:	460b      	mov	r3, r1
    4976:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4978:	f04f 0300 	mov.w	r3, #0
    497c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
    497e:	687b      	ldr	r3, [r7, #4]
    4980:	8c1b      	ldrh	r3, [r3, #32]
    4982:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
    4984:	89fb      	ldrh	r3, [r7, #14]
    4986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    498a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
    498c:	887b      	ldrh	r3, [r7, #2]
    498e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4992:	b29a      	uxth	r2, r3
    4994:	89fb      	ldrh	r3, [r7, #14]
    4996:	ea42 0303 	orr.w	r3, r2, r3
    499a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    499c:	687b      	ldr	r3, [r7, #4]
    499e:	89fa      	ldrh	r2, [r7, #14]
    49a0:	841a      	strh	r2, [r3, #32]
}
    49a2:	f107 0714 	add.w	r7, r7, #20
    49a6:	46bd      	mov	sp, r7
    49a8:	bc80      	pop	{r7}
    49aa:	4770      	bx	lr

000049ac <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    49ac:	b480      	push	{r7}
    49ae:	b085      	sub	sp, #20
    49b0:	af00      	add	r7, sp, #0
    49b2:	6078      	str	r0, [r7, #4]
    49b4:	460b      	mov	r3, r1
    49b6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    49b8:	f04f 0300 	mov.w	r3, #0
    49bc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    49be:	687b      	ldr	r3, [r7, #4]
    49c0:	8c1b      	ldrh	r3, [r3, #32]
    49c2:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
    49c4:	89fb      	ldrh	r3, [r7, #14]
    49c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    49ca:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
    49cc:	887b      	ldrh	r3, [r7, #2]
    49ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
    49d2:	b29a      	uxth	r2, r3
    49d4:	89fb      	ldrh	r3, [r7, #14]
    49d6:	ea42 0303 	orr.w	r3, r2, r3
    49da:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    49dc:	687b      	ldr	r3, [r7, #4]
    49de:	89fa      	ldrh	r2, [r7, #14]
    49e0:	841a      	strh	r2, [r3, #32]
}
    49e2:	f107 0714 	add.w	r7, r7, #20
    49e6:	46bd      	mov	sp, r7
    49e8:	bc80      	pop	{r7}
    49ea:	4770      	bx	lr

000049ec <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    49ec:	b480      	push	{r7}
    49ee:	b085      	sub	sp, #20
    49f0:	af00      	add	r7, sp, #0
    49f2:	6078      	str	r0, [r7, #4]
    49f4:	460b      	mov	r3, r1
    49f6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    49f8:	f04f 0300 	mov.w	r3, #0
    49fc:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
    49fe:	687b      	ldr	r3, [r7, #4]
    4a00:	8c1b      	ldrh	r3, [r3, #32]
    4a02:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
    4a04:	89fb      	ldrh	r3, [r7, #14]
    4a06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    4a0a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
    4a0c:	887b      	ldrh	r3, [r7, #2]
    4a0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4a12:	b29a      	uxth	r2, r3
    4a14:	89fb      	ldrh	r3, [r7, #14]
    4a16:	ea42 0303 	orr.w	r3, r2, r3
    4a1a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4a1c:	687b      	ldr	r3, [r7, #4]
    4a1e:	89fa      	ldrh	r2, [r7, #14]
    4a20:	841a      	strh	r2, [r3, #32]
}
    4a22:	f107 0714 	add.w	r7, r7, #20
    4a26:	46bd      	mov	sp, r7
    4a28:	bc80      	pop	{r7}
    4a2a:	4770      	bx	lr

00004a2c <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    4a2c:	b480      	push	{r7}
    4a2e:	b085      	sub	sp, #20
    4a30:	af00      	add	r7, sp, #0
    4a32:	6078      	str	r0, [r7, #4]
    4a34:	460b      	mov	r3, r1
    4a36:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
    4a38:	f04f 0300 	mov.w	r3, #0
    4a3c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    4a3e:	687b      	ldr	r3, [r7, #4]
    4a40:	8c1b      	ldrh	r3, [r3, #32]
    4a42:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
    4a44:	89fb      	ldrh	r3, [r7, #14]
    4a46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    4a4a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
    4a4c:	887b      	ldrh	r3, [r7, #2]
    4a4e:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4a52:	b29a      	uxth	r2, r3
    4a54:	89fb      	ldrh	r3, [r7, #14]
    4a56:	ea42 0303 	orr.w	r3, r2, r3
    4a5a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    4a5c:	687b      	ldr	r3, [r7, #4]
    4a5e:	89fa      	ldrh	r2, [r7, #14]
    4a60:	841a      	strh	r2, [r3, #32]
}
    4a62:	f107 0714 	add.w	r7, r7, #20
    4a66:	46bd      	mov	sp, r7
    4a68:	bc80      	pop	{r7}
    4a6a:	4770      	bx	lr

00004a6c <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
    4a6c:	b480      	push	{r7}
    4a6e:	b085      	sub	sp, #20
    4a70:	af00      	add	r7, sp, #0
    4a72:	6078      	str	r0, [r7, #4]
    4a74:	4613      	mov	r3, r2
    4a76:	460a      	mov	r2, r1
    4a78:	807a      	strh	r2, [r7, #2]
    4a7a:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    4a7c:	f04f 0300 	mov.w	r3, #0
    4a80:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
    4a82:	887b      	ldrh	r3, [r7, #2]
    4a84:	f04f 0201 	mov.w	r2, #1
    4a88:	fa02 f303 	lsl.w	r3, r2, r3
    4a8c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
    4a8e:	687b      	ldr	r3, [r7, #4]
    4a90:	8c1b      	ldrh	r3, [r3, #32]
    4a92:	b29a      	uxth	r2, r3
    4a94:	89fb      	ldrh	r3, [r7, #14]
    4a96:	ea6f 0303 	mvn.w	r3, r3
    4a9a:	b29b      	uxth	r3, r3
    4a9c:	ea02 0303 	and.w	r3, r2, r3
    4aa0:	b29a      	uxth	r2, r3
    4aa2:	687b      	ldr	r3, [r7, #4]
    4aa4:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
    4aa6:	687b      	ldr	r3, [r7, #4]
    4aa8:	8c1b      	ldrh	r3, [r3, #32]
    4aaa:	b29a      	uxth	r2, r3
    4aac:	8839      	ldrh	r1, [r7, #0]
    4aae:	887b      	ldrh	r3, [r7, #2]
    4ab0:	fa01 f303 	lsl.w	r3, r1, r3
    4ab4:	b29b      	uxth	r3, r3
    4ab6:	ea42 0303 	orr.w	r3, r2, r3
    4aba:	b29a      	uxth	r2, r3
    4abc:	687b      	ldr	r3, [r7, #4]
    4abe:	841a      	strh	r2, [r3, #32]
}
    4ac0:	f107 0714 	add.w	r7, r7, #20
    4ac4:	46bd      	mov	sp, r7
    4ac6:	bc80      	pop	{r7}
    4ac8:	4770      	bx	lr
    4aca:	bf00      	nop

00004acc <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
    4acc:	b480      	push	{r7}
    4ace:	b085      	sub	sp, #20
    4ad0:	af00      	add	r7, sp, #0
    4ad2:	6078      	str	r0, [r7, #4]
    4ad4:	4613      	mov	r3, r2
    4ad6:	460a      	mov	r2, r1
    4ad8:	807a      	strh	r2, [r7, #2]
    4ada:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    4adc:	f04f 0300 	mov.w	r3, #0
    4ae0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
    4ae2:	887b      	ldrh	r3, [r7, #2]
    4ae4:	f04f 0204 	mov.w	r2, #4
    4ae8:	fa02 f303 	lsl.w	r3, r2, r3
    4aec:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
    4aee:	687b      	ldr	r3, [r7, #4]
    4af0:	8c1b      	ldrh	r3, [r3, #32]
    4af2:	b29a      	uxth	r2, r3
    4af4:	89fb      	ldrh	r3, [r7, #14]
    4af6:	ea6f 0303 	mvn.w	r3, r3
    4afa:	b29b      	uxth	r3, r3
    4afc:	ea02 0303 	and.w	r3, r2, r3
    4b00:	b29a      	uxth	r2, r3
    4b02:	687b      	ldr	r3, [r7, #4]
    4b04:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
    4b06:	687b      	ldr	r3, [r7, #4]
    4b08:	8c1b      	ldrh	r3, [r3, #32]
    4b0a:	b29a      	uxth	r2, r3
    4b0c:	8839      	ldrh	r1, [r7, #0]
    4b0e:	887b      	ldrh	r3, [r7, #2]
    4b10:	fa01 f303 	lsl.w	r3, r1, r3
    4b14:	b29b      	uxth	r3, r3
    4b16:	ea42 0303 	orr.w	r3, r2, r3
    4b1a:	b29a      	uxth	r2, r3
    4b1c:	687b      	ldr	r3, [r7, #4]
    4b1e:	841a      	strh	r2, [r3, #32]
}
    4b20:	f107 0714 	add.w	r7, r7, #20
    4b24:	46bd      	mov	sp, r7
    4b26:	bc80      	pop	{r7}
    4b28:	4770      	bx	lr
    4b2a:	bf00      	nop

00004b2c <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
    4b2c:	b480      	push	{r7}
    4b2e:	b085      	sub	sp, #20
    4b30:	af00      	add	r7, sp, #0
    4b32:	6078      	str	r0, [r7, #4]
    4b34:	4613      	mov	r3, r2
    4b36:	460a      	mov	r2, r1
    4b38:	807a      	strh	r2, [r7, #2]
    4b3a:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
    4b3c:	f04f 0300 	mov.w	r3, #0
    4b40:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
    4b42:	f04f 0300 	mov.w	r3, #0
    4b46:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
    4b48:	687b      	ldr	r3, [r7, #4]
    4b4a:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
    4b4c:	68fb      	ldr	r3, [r7, #12]
    4b4e:	f103 0318 	add.w	r3, r3, #24
    4b52:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
    4b54:	887b      	ldrh	r3, [r7, #2]
    4b56:	f04f 0201 	mov.w	r2, #1
    4b5a:	fa02 f303 	lsl.w	r3, r2, r3
    4b5e:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
    4b60:	687b      	ldr	r3, [r7, #4]
    4b62:	8c1b      	ldrh	r3, [r3, #32]
    4b64:	b29a      	uxth	r2, r3
    4b66:	897b      	ldrh	r3, [r7, #10]
    4b68:	ea6f 0303 	mvn.w	r3, r3
    4b6c:	b29b      	uxth	r3, r3
    4b6e:	ea02 0303 	and.w	r3, r2, r3
    4b72:	b29a      	uxth	r2, r3
    4b74:	687b      	ldr	r3, [r7, #4]
    4b76:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
    4b78:	887b      	ldrh	r3, [r7, #2]
    4b7a:	2b00      	cmp	r3, #0
    4b7c:	d002      	beq.n	4b84 <TIM_SelectOCxM+0x58>
    4b7e:	887b      	ldrh	r3, [r7, #2]
    4b80:	2b08      	cmp	r3, #8
    4b82:	d114      	bne.n	4bae <TIM_SelectOCxM+0x82>
  {
    tmp += (TIM_Channel>>1);
    4b84:	887b      	ldrh	r3, [r7, #2]
    4b86:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4b8a:	b29b      	uxth	r3, r3
    4b8c:	68fa      	ldr	r2, [r7, #12]
    4b8e:	18d3      	adds	r3, r2, r3
    4b90:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
    4b92:	68fb      	ldr	r3, [r7, #12]
    4b94:	68fa      	ldr	r2, [r7, #12]
    4b96:	6812      	ldr	r2, [r2, #0]
    4b98:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    4b9c:	601a      	str	r2, [r3, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
    4b9e:	68fb      	ldr	r3, [r7, #12]
    4ba0:	68fa      	ldr	r2, [r7, #12]
    4ba2:	6811      	ldr	r1, [r2, #0]
    4ba4:	883a      	ldrh	r2, [r7, #0]
    4ba6:	ea41 0202 	orr.w	r2, r1, r2
    4baa:	601a      	str	r2, [r3, #0]
    4bac:	e019      	b.n	4be2 <TIM_SelectOCxM+0xb6>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
    4bae:	887b      	ldrh	r3, [r7, #2]
    4bb0:	f1a3 0304 	sub.w	r3, r3, #4
    4bb4:	b29b      	uxth	r3, r3
    4bb6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4bba:	b29b      	uxth	r3, r3
    4bbc:	68fa      	ldr	r2, [r7, #12]
    4bbe:	18d3      	adds	r3, r2, r3
    4bc0:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
    4bc2:	68fb      	ldr	r3, [r7, #12]
    4bc4:	68fa      	ldr	r2, [r7, #12]
    4bc6:	6812      	ldr	r2, [r2, #0]
    4bc8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
    4bcc:	601a      	str	r2, [r3, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
    4bce:	68fb      	ldr	r3, [r7, #12]
    4bd0:	68fa      	ldr	r2, [r7, #12]
    4bd2:	6811      	ldr	r1, [r2, #0]
    4bd4:	883a      	ldrh	r2, [r7, #0]
    4bd6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    4bda:	b292      	uxth	r2, r2
    4bdc:	ea41 0202 	orr.w	r2, r1, r2
    4be0:	601a      	str	r2, [r3, #0]
  }
}
    4be2:	f107 0714 	add.w	r7, r7, #20
    4be6:	46bd      	mov	sp, r7
    4be8:	bc80      	pop	{r7}
    4bea:	4770      	bx	lr

00004bec <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4bec:	b480      	push	{r7}
    4bee:	b083      	sub	sp, #12
    4bf0:	af00      	add	r7, sp, #0
    4bf2:	6078      	str	r0, [r7, #4]
    4bf4:	460b      	mov	r3, r1
    4bf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4bf8:	78fb      	ldrb	r3, [r7, #3]
    4bfa:	2b00      	cmp	r3, #0
    4bfc:	d008      	beq.n	4c10 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
    4bfe:	687b      	ldr	r3, [r7, #4]
    4c00:	881b      	ldrh	r3, [r3, #0]
    4c02:	b29b      	uxth	r3, r3
    4c04:	f043 0302 	orr.w	r3, r3, #2
    4c08:	b29a      	uxth	r2, r3
    4c0a:	687b      	ldr	r3, [r7, #4]
    4c0c:	801a      	strh	r2, [r3, #0]
    4c0e:	e007      	b.n	4c20 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
    4c10:	687b      	ldr	r3, [r7, #4]
    4c12:	881b      	ldrh	r3, [r3, #0]
    4c14:	b29b      	uxth	r3, r3
    4c16:	f023 0302 	bic.w	r3, r3, #2
    4c1a:	b29a      	uxth	r2, r3
    4c1c:	687b      	ldr	r3, [r7, #4]
    4c1e:	801a      	strh	r2, [r3, #0]
  }
}
    4c20:	f107 070c 	add.w	r7, r7, #12
    4c24:	46bd      	mov	sp, r7
    4c26:	bc80      	pop	{r7}
    4c28:	4770      	bx	lr
    4c2a:	bf00      	nop

00004c2c <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
    4c2c:	b480      	push	{r7}
    4c2e:	b083      	sub	sp, #12
    4c30:	af00      	add	r7, sp, #0
    4c32:	6078      	str	r0, [r7, #4]
    4c34:	460b      	mov	r3, r1
    4c36:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
    4c38:	887b      	ldrh	r3, [r7, #2]
    4c3a:	2b00      	cmp	r3, #0
    4c3c:	d008      	beq.n	4c50 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
    4c3e:	687b      	ldr	r3, [r7, #4]
    4c40:	881b      	ldrh	r3, [r3, #0]
    4c42:	b29b      	uxth	r3, r3
    4c44:	f043 0304 	orr.w	r3, r3, #4
    4c48:	b29a      	uxth	r2, r3
    4c4a:	687b      	ldr	r3, [r7, #4]
    4c4c:	801a      	strh	r2, [r3, #0]
    4c4e:	e007      	b.n	4c60 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
    4c50:	687b      	ldr	r3, [r7, #4]
    4c52:	881b      	ldrh	r3, [r3, #0]
    4c54:	b29b      	uxth	r3, r3
    4c56:	f023 0304 	bic.w	r3, r3, #4
    4c5a:	b29a      	uxth	r2, r3
    4c5c:	687b      	ldr	r3, [r7, #4]
    4c5e:	801a      	strh	r2, [r3, #0]
  }
}
    4c60:	f107 070c 	add.w	r7, r7, #12
    4c64:	46bd      	mov	sp, r7
    4c66:	bc80      	pop	{r7}
    4c68:	4770      	bx	lr
    4c6a:	bf00      	nop

00004c6c <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    4c6c:	b480      	push	{r7}
    4c6e:	b083      	sub	sp, #12
    4c70:	af00      	add	r7, sp, #0
    4c72:	6078      	str	r0, [r7, #4]
    4c74:	460b      	mov	r3, r1
    4c76:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4c78:	78fb      	ldrb	r3, [r7, #3]
    4c7a:	2b00      	cmp	r3, #0
    4c7c:	d008      	beq.n	4c90 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
    4c7e:	687b      	ldr	r3, [r7, #4]
    4c80:	889b      	ldrh	r3, [r3, #4]
    4c82:	b29b      	uxth	r3, r3
    4c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4c88:	b29a      	uxth	r2, r3
    4c8a:	687b      	ldr	r3, [r7, #4]
    4c8c:	809a      	strh	r2, [r3, #4]
    4c8e:	e007      	b.n	4ca0 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
    4c90:	687b      	ldr	r3, [r7, #4]
    4c92:	889b      	ldrh	r3, [r3, #4]
    4c94:	b29b      	uxth	r3, r3
    4c96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4c9a:	b29a      	uxth	r2, r3
    4c9c:	687b      	ldr	r3, [r7, #4]
    4c9e:	809a      	strh	r2, [r3, #4]
  }
}
    4ca0:	f107 070c 	add.w	r7, r7, #12
    4ca4:	46bd      	mov	sp, r7
    4ca6:	bc80      	pop	{r7}
    4ca8:	4770      	bx	lr
    4caa:	bf00      	nop

00004cac <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
    4cac:	b480      	push	{r7}
    4cae:	b083      	sub	sp, #12
    4cb0:	af00      	add	r7, sp, #0
    4cb2:	6078      	str	r0, [r7, #4]
    4cb4:	460b      	mov	r3, r1
    4cb6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
    4cb8:	687b      	ldr	r3, [r7, #4]
    4cba:	881b      	ldrh	r3, [r3, #0]
    4cbc:	b29b      	uxth	r3, r3
    4cbe:	f023 0308 	bic.w	r3, r3, #8
    4cc2:	b29a      	uxth	r2, r3
    4cc4:	687b      	ldr	r3, [r7, #4]
    4cc6:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
    4cc8:	687b      	ldr	r3, [r7, #4]
    4cca:	881b      	ldrh	r3, [r3, #0]
    4ccc:	b29a      	uxth	r2, r3
    4cce:	887b      	ldrh	r3, [r7, #2]
    4cd0:	ea42 0303 	orr.w	r3, r2, r3
    4cd4:	b29a      	uxth	r2, r3
    4cd6:	687b      	ldr	r3, [r7, #4]
    4cd8:	801a      	strh	r2, [r3, #0]
}
    4cda:	f107 070c 	add.w	r7, r7, #12
    4cde:	46bd      	mov	sp, r7
    4ce0:	bc80      	pop	{r7}
    4ce2:	4770      	bx	lr

00004ce4 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
    4ce4:	b480      	push	{r7}
    4ce6:	b083      	sub	sp, #12
    4ce8:	af00      	add	r7, sp, #0
    4cea:	6078      	str	r0, [r7, #4]
    4cec:	460b      	mov	r3, r1
    4cee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
    4cf0:	687b      	ldr	r3, [r7, #4]
    4cf2:	889b      	ldrh	r3, [r3, #4]
    4cf4:	b29b      	uxth	r3, r3
    4cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4cfa:	b29a      	uxth	r2, r3
    4cfc:	687b      	ldr	r3, [r7, #4]
    4cfe:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
    4d00:	687b      	ldr	r3, [r7, #4]
    4d02:	889b      	ldrh	r3, [r3, #4]
    4d04:	b29a      	uxth	r2, r3
    4d06:	887b      	ldrh	r3, [r7, #2]
    4d08:	ea42 0303 	orr.w	r3, r2, r3
    4d0c:	b29a      	uxth	r2, r3
    4d0e:	687b      	ldr	r3, [r7, #4]
    4d10:	809a      	strh	r2, [r3, #4]
}
    4d12:	f107 070c 	add.w	r7, r7, #12
    4d16:	46bd      	mov	sp, r7
    4d18:	bc80      	pop	{r7}
    4d1a:	4770      	bx	lr

00004d1c <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
    4d1c:	b480      	push	{r7}
    4d1e:	b083      	sub	sp, #12
    4d20:	af00      	add	r7, sp, #0
    4d22:	6078      	str	r0, [r7, #4]
    4d24:	460b      	mov	r3, r1
    4d26:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
    4d28:	687b      	ldr	r3, [r7, #4]
    4d2a:	891b      	ldrh	r3, [r3, #8]
    4d2c:	b29b      	uxth	r3, r3
    4d2e:	f023 0307 	bic.w	r3, r3, #7
    4d32:	b29a      	uxth	r2, r3
    4d34:	687b      	ldr	r3, [r7, #4]
    4d36:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
    4d38:	687b      	ldr	r3, [r7, #4]
    4d3a:	891b      	ldrh	r3, [r3, #8]
    4d3c:	b29a      	uxth	r2, r3
    4d3e:	887b      	ldrh	r3, [r7, #2]
    4d40:	ea42 0303 	orr.w	r3, r2, r3
    4d44:	b29a      	uxth	r2, r3
    4d46:	687b      	ldr	r3, [r7, #4]
    4d48:	811a      	strh	r2, [r3, #8]
}
    4d4a:	f107 070c 	add.w	r7, r7, #12
    4d4e:	46bd      	mov	sp, r7
    4d50:	bc80      	pop	{r7}
    4d52:	4770      	bx	lr

00004d54 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
    4d54:	b480      	push	{r7}
    4d56:	b083      	sub	sp, #12
    4d58:	af00      	add	r7, sp, #0
    4d5a:	6078      	str	r0, [r7, #4]
    4d5c:	460b      	mov	r3, r1
    4d5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
    4d60:	687b      	ldr	r3, [r7, #4]
    4d62:	891b      	ldrh	r3, [r3, #8]
    4d64:	b29b      	uxth	r3, r3
    4d66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    4d6a:	b29a      	uxth	r2, r3
    4d6c:	687b      	ldr	r3, [r7, #4]
    4d6e:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
    4d70:	687b      	ldr	r3, [r7, #4]
    4d72:	891b      	ldrh	r3, [r3, #8]
    4d74:	b29a      	uxth	r2, r3
    4d76:	887b      	ldrh	r3, [r7, #2]
    4d78:	ea42 0303 	orr.w	r3, r2, r3
    4d7c:	b29a      	uxth	r2, r3
    4d7e:	687b      	ldr	r3, [r7, #4]
    4d80:	811a      	strh	r2, [r3, #8]
}
    4d82:	f107 070c 	add.w	r7, r7, #12
    4d86:	46bd      	mov	sp, r7
    4d88:	bc80      	pop	{r7}
    4d8a:	4770      	bx	lr

00004d8c <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
    4d8c:	b480      	push	{r7}
    4d8e:	b083      	sub	sp, #12
    4d90:	af00      	add	r7, sp, #0
    4d92:	6078      	str	r0, [r7, #4]
    4d94:	460b      	mov	r3, r1
    4d96:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
    4d98:	687b      	ldr	r3, [r7, #4]
    4d9a:	887a      	ldrh	r2, [r7, #2]
    4d9c:	849a      	strh	r2, [r3, #36]	; 0x24
}
    4d9e:	f107 070c 	add.w	r7, r7, #12
    4da2:	46bd      	mov	sp, r7
    4da4:	bc80      	pop	{r7}
    4da6:	4770      	bx	lr

00004da8 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
    4da8:	b480      	push	{r7}
    4daa:	b083      	sub	sp, #12
    4dac:	af00      	add	r7, sp, #0
    4dae:	6078      	str	r0, [r7, #4]
    4db0:	460b      	mov	r3, r1
    4db2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
    4db4:	687b      	ldr	r3, [r7, #4]
    4db6:	887a      	ldrh	r2, [r7, #2]
    4db8:	859a      	strh	r2, [r3, #44]	; 0x2c
}
    4dba:	f107 070c 	add.w	r7, r7, #12
    4dbe:	46bd      	mov	sp, r7
    4dc0:	bc80      	pop	{r7}
    4dc2:	4770      	bx	lr

00004dc4 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
    4dc4:	b480      	push	{r7}
    4dc6:	b083      	sub	sp, #12
    4dc8:	af00      	add	r7, sp, #0
    4dca:	6078      	str	r0, [r7, #4]
    4dcc:	460b      	mov	r3, r1
    4dce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
    4dd0:	687b      	ldr	r3, [r7, #4]
    4dd2:	887a      	ldrh	r2, [r7, #2]
    4dd4:	869a      	strh	r2, [r3, #52]	; 0x34
}
    4dd6:	f107 070c 	add.w	r7, r7, #12
    4dda:	46bd      	mov	sp, r7
    4ddc:	bc80      	pop	{r7}
    4dde:	4770      	bx	lr

00004de0 <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
    4de0:	b480      	push	{r7}
    4de2:	b083      	sub	sp, #12
    4de4:	af00      	add	r7, sp, #0
    4de6:	6078      	str	r0, [r7, #4]
    4de8:	460b      	mov	r3, r1
    4dea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
    4dec:	687b      	ldr	r3, [r7, #4]
    4dee:	887a      	ldrh	r2, [r7, #2]
    4df0:	871a      	strh	r2, [r3, #56]	; 0x38
}
    4df2:	f107 070c 	add.w	r7, r7, #12
    4df6:	46bd      	mov	sp, r7
    4df8:	bc80      	pop	{r7}
    4dfa:	4770      	bx	lr

00004dfc <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
    4dfc:	b480      	push	{r7}
    4dfe:	b083      	sub	sp, #12
    4e00:	af00      	add	r7, sp, #0
    4e02:	6078      	str	r0, [r7, #4]
    4e04:	460b      	mov	r3, r1
    4e06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
    4e08:	687b      	ldr	r3, [r7, #4]
    4e0a:	887a      	ldrh	r2, [r7, #2]
    4e0c:	879a      	strh	r2, [r3, #60]	; 0x3c
}
    4e0e:	f107 070c 	add.w	r7, r7, #12
    4e12:	46bd      	mov	sp, r7
    4e14:	bc80      	pop	{r7}
    4e16:	4770      	bx	lr

00004e18 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
    4e18:	b480      	push	{r7}
    4e1a:	b083      	sub	sp, #12
    4e1c:	af00      	add	r7, sp, #0
    4e1e:	6078      	str	r0, [r7, #4]
    4e20:	460b      	mov	r3, r1
    4e22:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
    4e24:	687b      	ldr	r3, [r7, #4]
    4e26:	887a      	ldrh	r2, [r7, #2]
    4e28:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
    4e2c:	f107 070c 	add.w	r7, r7, #12
    4e30:	46bd      	mov	sp, r7
    4e32:	bc80      	pop	{r7}
    4e34:	4770      	bx	lr
    4e36:	bf00      	nop

00004e38 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4e38:	b480      	push	{r7}
    4e3a:	b083      	sub	sp, #12
    4e3c:	af00      	add	r7, sp, #0
    4e3e:	6078      	str	r0, [r7, #4]
    4e40:	460b      	mov	r3, r1
    4e42:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
    4e44:	687b      	ldr	r3, [r7, #4]
    4e46:	8b1b      	ldrh	r3, [r3, #24]
    4e48:	b29b      	uxth	r3, r3
    4e4a:	f023 030c 	bic.w	r3, r3, #12
    4e4e:	b29a      	uxth	r2, r3
    4e50:	687b      	ldr	r3, [r7, #4]
    4e52:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
    4e54:	687b      	ldr	r3, [r7, #4]
    4e56:	8b1b      	ldrh	r3, [r3, #24]
    4e58:	b29a      	uxth	r2, r3
    4e5a:	887b      	ldrh	r3, [r7, #2]
    4e5c:	ea42 0303 	orr.w	r3, r2, r3
    4e60:	b29a      	uxth	r2, r3
    4e62:	687b      	ldr	r3, [r7, #4]
    4e64:	831a      	strh	r2, [r3, #24]
}
    4e66:	f107 070c 	add.w	r7, r7, #12
    4e6a:	46bd      	mov	sp, r7
    4e6c:	bc80      	pop	{r7}
    4e6e:	4770      	bx	lr

00004e70 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4e70:	b480      	push	{r7}
    4e72:	b083      	sub	sp, #12
    4e74:	af00      	add	r7, sp, #0
    4e76:	6078      	str	r0, [r7, #4]
    4e78:	460b      	mov	r3, r1
    4e7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
    4e7c:	687b      	ldr	r3, [r7, #4]
    4e7e:	8b1b      	ldrh	r3, [r3, #24]
    4e80:	b29b      	uxth	r3, r3
    4e82:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4e86:	b29a      	uxth	r2, r3
    4e88:	687b      	ldr	r3, [r7, #4]
    4e8a:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
    4e8c:	687b      	ldr	r3, [r7, #4]
    4e8e:	8b1b      	ldrh	r3, [r3, #24]
    4e90:	b29a      	uxth	r2, r3
    4e92:	887b      	ldrh	r3, [r7, #2]
    4e94:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4e98:	b29b      	uxth	r3, r3
    4e9a:	ea42 0303 	orr.w	r3, r2, r3
    4e9e:	b29a      	uxth	r2, r3
    4ea0:	687b      	ldr	r3, [r7, #4]
    4ea2:	831a      	strh	r2, [r3, #24]
}
    4ea4:	f107 070c 	add.w	r7, r7, #12
    4ea8:	46bd      	mov	sp, r7
    4eaa:	bc80      	pop	{r7}
    4eac:	4770      	bx	lr
    4eae:	bf00      	nop

00004eb0 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    4eb0:	b480      	push	{r7}
    4eb2:	b083      	sub	sp, #12
    4eb4:	af00      	add	r7, sp, #0
    4eb6:	6078      	str	r0, [r7, #4]
    4eb8:	460b      	mov	r3, r1
    4eba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
    4ebc:	687b      	ldr	r3, [r7, #4]
    4ebe:	8b9b      	ldrh	r3, [r3, #28]
    4ec0:	b29b      	uxth	r3, r3
    4ec2:	f023 030c 	bic.w	r3, r3, #12
    4ec6:	b29a      	uxth	r2, r3
    4ec8:	687b      	ldr	r3, [r7, #4]
    4eca:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
    4ecc:	687b      	ldr	r3, [r7, #4]
    4ece:	8b9b      	ldrh	r3, [r3, #28]
    4ed0:	b29a      	uxth	r2, r3
    4ed2:	887b      	ldrh	r3, [r7, #2]
    4ed4:	ea42 0303 	orr.w	r3, r2, r3
    4ed8:	b29a      	uxth	r2, r3
    4eda:	687b      	ldr	r3, [r7, #4]
    4edc:	839a      	strh	r2, [r3, #28]
}
    4ede:	f107 070c 	add.w	r7, r7, #12
    4ee2:	46bd      	mov	sp, r7
    4ee4:	bc80      	pop	{r7}
    4ee6:	4770      	bx	lr

00004ee8 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
    4ee8:	b480      	push	{r7}
    4eea:	b083      	sub	sp, #12
    4eec:	af00      	add	r7, sp, #0
    4eee:	6078      	str	r0, [r7, #4]
    4ef0:	460b      	mov	r3, r1
    4ef2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
    4ef4:	687b      	ldr	r3, [r7, #4]
    4ef6:	8b9b      	ldrh	r3, [r3, #28]
    4ef8:	b29b      	uxth	r3, r3
    4efa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
    4efe:	b29a      	uxth	r2, r3
    4f00:	687b      	ldr	r3, [r7, #4]
    4f02:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
    4f04:	687b      	ldr	r3, [r7, #4]
    4f06:	8b9b      	ldrh	r3, [r3, #28]
    4f08:	b29a      	uxth	r2, r3
    4f0a:	887b      	ldrh	r3, [r7, #2]
    4f0c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    4f10:	b29b      	uxth	r3, r3
    4f12:	ea42 0303 	orr.w	r3, r2, r3
    4f16:	b29a      	uxth	r2, r3
    4f18:	687b      	ldr	r3, [r7, #4]
    4f1a:	839a      	strh	r2, [r3, #28]
}
    4f1c:	f107 070c 	add.w	r7, r7, #12
    4f20:	46bd      	mov	sp, r7
    4f22:	bc80      	pop	{r7}
    4f24:	4770      	bx	lr
    4f26:	bf00      	nop

00004f28 <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
    4f28:	b480      	push	{r7}
    4f2a:	b083      	sub	sp, #12
    4f2c:	af00      	add	r7, sp, #0
    4f2e:	6078      	str	r0, [r7, #4]
    4f30:	460b      	mov	r3, r1
    4f32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
    4f34:	687b      	ldr	r3, [r7, #4]
    4f36:	881b      	ldrh	r3, [r3, #0]
    4f38:	b29b      	uxth	r3, r3
    4f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    4f3e:	b29a      	uxth	r2, r3
    4f40:	687b      	ldr	r3, [r7, #4]
    4f42:	801a      	strh	r2, [r3, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
    4f44:	687b      	ldr	r3, [r7, #4]
    4f46:	881b      	ldrh	r3, [r3, #0]
    4f48:	b29a      	uxth	r2, r3
    4f4a:	887b      	ldrh	r3, [r7, #2]
    4f4c:	ea42 0303 	orr.w	r3, r2, r3
    4f50:	b29a      	uxth	r2, r3
    4f52:	687b      	ldr	r3, [r7, #4]
    4f54:	801a      	strh	r2, [r3, #0]
}
    4f56:	f107 070c 	add.w	r7, r7, #12
    4f5a:	46bd      	mov	sp, r7
    4f5c:	bc80      	pop	{r7}
    4f5e:	4770      	bx	lr

00004f60 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
    4f60:	b480      	push	{r7}
    4f62:	b083      	sub	sp, #12
    4f64:	af00      	add	r7, sp, #0
    4f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
    4f68:	687b      	ldr	r3, [r7, #4]
    4f6a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    4f6c:	b29b      	uxth	r3, r3
}
    4f6e:	4618      	mov	r0, r3
    4f70:	f107 070c 	add.w	r7, r7, #12
    4f74:	46bd      	mov	sp, r7
    4f76:	bc80      	pop	{r7}
    4f78:	4770      	bx	lr
    4f7a:	bf00      	nop

00004f7c <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
    4f7c:	b480      	push	{r7}
    4f7e:	b083      	sub	sp, #12
    4f80:	af00      	add	r7, sp, #0
    4f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
    4f84:	687b      	ldr	r3, [r7, #4]
    4f86:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
    4f88:	b29b      	uxth	r3, r3
}
    4f8a:	4618      	mov	r0, r3
    4f8c:	f107 070c 	add.w	r7, r7, #12
    4f90:	46bd      	mov	sp, r7
    4f92:	bc80      	pop	{r7}
    4f94:	4770      	bx	lr
    4f96:	bf00      	nop

00004f98 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
    4f98:	b480      	push	{r7}
    4f9a:	b083      	sub	sp, #12
    4f9c:	af00      	add	r7, sp, #0
    4f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
    4fa0:	687b      	ldr	r3, [r7, #4]
    4fa2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    4fa4:	b29b      	uxth	r3, r3
}
    4fa6:	4618      	mov	r0, r3
    4fa8:	f107 070c 	add.w	r7, r7, #12
    4fac:	46bd      	mov	sp, r7
    4fae:	bc80      	pop	{r7}
    4fb0:	4770      	bx	lr
    4fb2:	bf00      	nop

00004fb4 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
    4fb4:	b480      	push	{r7}
    4fb6:	b083      	sub	sp, #12
    4fb8:	af00      	add	r7, sp, #0
    4fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
    4fbc:	687b      	ldr	r3, [r7, #4]
    4fbe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
    4fc2:	b29b      	uxth	r3, r3
}
    4fc4:	4618      	mov	r0, r3
    4fc6:	f107 070c 	add.w	r7, r7, #12
    4fca:	46bd      	mov	sp, r7
    4fcc:	bc80      	pop	{r7}
    4fce:	4770      	bx	lr

00004fd0 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
    4fd0:	b480      	push	{r7}
    4fd2:	b083      	sub	sp, #12
    4fd4:	af00      	add	r7, sp, #0
    4fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
    4fd8:	687b      	ldr	r3, [r7, #4]
    4fda:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    4fdc:	b29b      	uxth	r3, r3
}
    4fde:	4618      	mov	r0, r3
    4fe0:	f107 070c 	add.w	r7, r7, #12
    4fe4:	46bd      	mov	sp, r7
    4fe6:	bc80      	pop	{r7}
    4fe8:	4770      	bx	lr
    4fea:	bf00      	nop

00004fec <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
    4fec:	b480      	push	{r7}
    4fee:	b083      	sub	sp, #12
    4ff0:	af00      	add	r7, sp, #0
    4ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
    4ff4:	687b      	ldr	r3, [r7, #4]
    4ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    4ff8:	b29b      	uxth	r3, r3
}
    4ffa:	4618      	mov	r0, r3
    4ffc:	f107 070c 	add.w	r7, r7, #12
    5000:	46bd      	mov	sp, r7
    5002:	bc80      	pop	{r7}
    5004:	4770      	bx	lr
    5006:	bf00      	nop

00005008 <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
    5008:	b480      	push	{r7}
    500a:	b085      	sub	sp, #20
    500c:	af00      	add	r7, sp, #0
    500e:	6078      	str	r0, [r7, #4]
    5010:	460b      	mov	r3, r1
    5012:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    5014:	f04f 0300 	mov.w	r3, #0
    5018:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
    501a:	687b      	ldr	r3, [r7, #4]
    501c:	8a1b      	ldrh	r3, [r3, #16]
    501e:	b29a      	uxth	r2, r3
    5020:	887b      	ldrh	r3, [r7, #2]
    5022:	ea02 0303 	and.w	r3, r2, r3
    5026:	b29b      	uxth	r3, r3
    5028:	2b00      	cmp	r3, #0
    502a:	d003      	beq.n	5034 <TIM_GetFlagStatus+0x2c>
  {
    bitstatus = SET;
    502c:	f04f 0301 	mov.w	r3, #1
    5030:	73fb      	strb	r3, [r7, #15]
    5032:	e002      	b.n	503a <TIM_GetFlagStatus+0x32>
  }
  else
  {
    bitstatus = RESET;
    5034:	f04f 0300 	mov.w	r3, #0
    5038:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    503a:	7bfb      	ldrb	r3, [r7, #15]
}
    503c:	4618      	mov	r0, r3
    503e:	f107 0714 	add.w	r7, r7, #20
    5042:	46bd      	mov	sp, r7
    5044:	bc80      	pop	{r7}
    5046:	4770      	bx	lr

00005048 <TIM_ClearFlag>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
    5048:	b480      	push	{r7}
    504a:	b083      	sub	sp, #12
    504c:	af00      	add	r7, sp, #0
    504e:	6078      	str	r0, [r7, #4]
    5050:	460b      	mov	r3, r1
    5052:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
    5054:	887b      	ldrh	r3, [r7, #2]
    5056:	ea6f 0303 	mvn.w	r3, r3
    505a:	b29a      	uxth	r2, r3
    505c:	687b      	ldr	r3, [r7, #4]
    505e:	821a      	strh	r2, [r3, #16]
}
    5060:	f107 070c 	add.w	r7, r7, #12
    5064:	46bd      	mov	sp, r7
    5066:	bc80      	pop	{r7}
    5068:	4770      	bx	lr
    506a:	bf00      	nop

0000506c <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    506c:	b480      	push	{r7}
    506e:	b085      	sub	sp, #20
    5070:	af00      	add	r7, sp, #0
    5072:	6078      	str	r0, [r7, #4]
    5074:	460b      	mov	r3, r1
    5076:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
    5078:	f04f 0300 	mov.w	r3, #0
    507c:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
    507e:	f04f 0300 	mov.w	r3, #0
    5082:	81bb      	strh	r3, [r7, #12]
    5084:	f04f 0300 	mov.w	r3, #0
    5088:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
    508a:	687b      	ldr	r3, [r7, #4]
    508c:	8a1b      	ldrh	r3, [r3, #16]
    508e:	b29a      	uxth	r2, r3
    5090:	887b      	ldrh	r3, [r7, #2]
    5092:	ea02 0303 	and.w	r3, r2, r3
    5096:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
    5098:	687b      	ldr	r3, [r7, #4]
    509a:	899b      	ldrh	r3, [r3, #12]
    509c:	b29a      	uxth	r2, r3
    509e:	887b      	ldrh	r3, [r7, #2]
    50a0:	ea02 0303 	and.w	r3, r2, r3
    50a4:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    50a6:	89bb      	ldrh	r3, [r7, #12]
    50a8:	2b00      	cmp	r3, #0
    50aa:	d006      	beq.n	50ba <TIM_GetITStatus+0x4e>
    50ac:	897b      	ldrh	r3, [r7, #10]
    50ae:	2b00      	cmp	r3, #0
    50b0:	d003      	beq.n	50ba <TIM_GetITStatus+0x4e>
  {
    bitstatus = SET;
    50b2:	f04f 0301 	mov.w	r3, #1
    50b6:	73fb      	strb	r3, [r7, #15]
    50b8:	e002      	b.n	50c0 <TIM_GetITStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
    50ba:	f04f 0300 	mov.w	r3, #0
    50be:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    50c0:	7bfb      	ldrb	r3, [r7, #15]
}
    50c2:	4618      	mov	r0, r3
    50c4:	f107 0714 	add.w	r7, r7, #20
    50c8:	46bd      	mov	sp, r7
    50ca:	bc80      	pop	{r7}
    50cc:	4770      	bx	lr
    50ce:	bf00      	nop

000050d0 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    50d0:	b480      	push	{r7}
    50d2:	b083      	sub	sp, #12
    50d4:	af00      	add	r7, sp, #0
    50d6:	6078      	str	r0, [r7, #4]
    50d8:	460b      	mov	r3, r1
    50da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
    50dc:	887b      	ldrh	r3, [r7, #2]
    50de:	ea6f 0303 	mvn.w	r3, r3
    50e2:	b29a      	uxth	r2, r3
    50e4:	687b      	ldr	r3, [r7, #4]
    50e6:	821a      	strh	r2, [r3, #16]
}
    50e8:	f107 070c 	add.w	r7, r7, #12
    50ec:	46bd      	mov	sp, r7
    50ee:	bc80      	pop	{r7}
    50f0:	4770      	bx	lr
    50f2:	bf00      	nop

000050f4 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    50f4:	b480      	push	{r7}
    50f6:	b087      	sub	sp, #28
    50f8:	af00      	add	r7, sp, #0
    50fa:	60f8      	str	r0, [r7, #12]
    50fc:	8179      	strh	r1, [r7, #10]
    50fe:	813a      	strh	r2, [r7, #8]
    5100:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
    5102:	f04f 0300 	mov.w	r3, #0
    5106:	82bb      	strh	r3, [r7, #20]
    5108:	f04f 0300 	mov.w	r3, #0
    510c:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
    510e:	68fb      	ldr	r3, [r7, #12]
    5110:	8c1b      	ldrh	r3, [r3, #32]
    5112:	b29b      	uxth	r3, r3
    5114:	f023 0301 	bic.w	r3, r3, #1
    5118:	b29a      	uxth	r2, r3
    511a:	68fb      	ldr	r3, [r7, #12]
    511c:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    511e:	68fb      	ldr	r3, [r7, #12]
    5120:	8b1b      	ldrh	r3, [r3, #24]
    5122:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    5124:	68fb      	ldr	r3, [r7, #12]
    5126:	8c1b      	ldrh	r3, [r3, #32]
    5128:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
    512a:	8abb      	ldrh	r3, [r7, #20]
    512c:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    5130:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    5132:	88fb      	ldrh	r3, [r7, #6]
    5134:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5138:	b29a      	uxth	r2, r3
    513a:	893b      	ldrh	r3, [r7, #8]
    513c:	ea42 0303 	orr.w	r3, r2, r3
    5140:	b29a      	uxth	r2, r3
    5142:	8abb      	ldrh	r3, [r7, #20]
    5144:	ea42 0303 	orr.w	r3, r2, r3
    5148:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    514a:	68fa      	ldr	r2, [r7, #12]
    514c:	4b1d      	ldr	r3, [pc, #116]	; (51c4 <TI1_Config+0xd0>)
    514e:	429a      	cmp	r2, r3
    5150:	d013      	beq.n	517a <TI1_Config+0x86>
    5152:	68fa      	ldr	r2, [r7, #12]
    5154:	4b1c      	ldr	r3, [pc, #112]	; (51c8 <TI1_Config+0xd4>)
    5156:	429a      	cmp	r2, r3
    5158:	d00f      	beq.n	517a <TI1_Config+0x86>
    515a:	68fb      	ldr	r3, [r7, #12]
    515c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5160:	d00b      	beq.n	517a <TI1_Config+0x86>
    5162:	68fa      	ldr	r2, [r7, #12]
    5164:	4b19      	ldr	r3, [pc, #100]	; (51cc <TI1_Config+0xd8>)
    5166:	429a      	cmp	r2, r3
    5168:	d007      	beq.n	517a <TI1_Config+0x86>
    516a:	68fa      	ldr	r2, [r7, #12]
    516c:	4b18      	ldr	r3, [pc, #96]	; (51d0 <TI1_Config+0xdc>)
    516e:	429a      	cmp	r2, r3
    5170:	d003      	beq.n	517a <TI1_Config+0x86>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5172:	68fa      	ldr	r2, [r7, #12]
    5174:	4b17      	ldr	r3, [pc, #92]	; (51d4 <TI1_Config+0xe0>)
    5176:	429a      	cmp	r2, r3
    5178:	d10c      	bne.n	5194 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
    517a:	8afb      	ldrh	r3, [r7, #22]
    517c:	f023 0302 	bic.w	r3, r3, #2
    5180:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    5182:	897a      	ldrh	r2, [r7, #10]
    5184:	8afb      	ldrh	r3, [r7, #22]
    5186:	ea42 0303 	orr.w	r3, r2, r3
    518a:	b29b      	uxth	r3, r3
    518c:	f043 0301 	orr.w	r3, r3, #1
    5190:	82fb      	strh	r3, [r7, #22]
    5192:	e00b      	b.n	51ac <TI1_Config+0xb8>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
    5194:	8afb      	ldrh	r3, [r7, #22]
    5196:	f023 030a 	bic.w	r3, r3, #10
    519a:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
    519c:	897a      	ldrh	r2, [r7, #10]
    519e:	8afb      	ldrh	r3, [r7, #22]
    51a0:	ea42 0303 	orr.w	r3, r2, r3
    51a4:	b29b      	uxth	r3, r3
    51a6:	f043 0301 	orr.w	r3, r3, #1
    51aa:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
    51ac:	68fb      	ldr	r3, [r7, #12]
    51ae:	8aba      	ldrh	r2, [r7, #20]
    51b0:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    51b2:	68fb      	ldr	r3, [r7, #12]
    51b4:	8afa      	ldrh	r2, [r7, #22]
    51b6:	841a      	strh	r2, [r3, #32]
}
    51b8:	f107 071c 	add.w	r7, r7, #28
    51bc:	46bd      	mov	sp, r7
    51be:	bc80      	pop	{r7}
    51c0:	4770      	bx	lr
    51c2:	bf00      	nop
    51c4:	40012c00 	.word	0x40012c00
    51c8:	40013400 	.word	0x40013400
    51cc:	40000400 	.word	0x40000400
    51d0:	40000800 	.word	0x40000800
    51d4:	40000c00 	.word	0x40000c00

000051d8 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    51d8:	b480      	push	{r7}
    51da:	b087      	sub	sp, #28
    51dc:	af00      	add	r7, sp, #0
    51de:	60f8      	str	r0, [r7, #12]
    51e0:	8179      	strh	r1, [r7, #10]
    51e2:	813a      	strh	r2, [r7, #8]
    51e4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
    51e6:	f04f 0300 	mov.w	r3, #0
    51ea:	82bb      	strh	r3, [r7, #20]
    51ec:	f04f 0300 	mov.w	r3, #0
    51f0:	82fb      	strh	r3, [r7, #22]
    51f2:	f04f 0300 	mov.w	r3, #0
    51f6:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
    51f8:	68fb      	ldr	r3, [r7, #12]
    51fa:	8c1b      	ldrh	r3, [r3, #32]
    51fc:	b29b      	uxth	r3, r3
    51fe:	f023 0310 	bic.w	r3, r3, #16
    5202:	b29a      	uxth	r2, r3
    5204:	68fb      	ldr	r3, [r7, #12]
    5206:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    5208:	68fb      	ldr	r3, [r7, #12]
    520a:	8b1b      	ldrh	r3, [r3, #24]
    520c:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    520e:	68fb      	ldr	r3, [r7, #12]
    5210:	8c1b      	ldrh	r3, [r3, #32]
    5212:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
    5214:	897b      	ldrh	r3, [r7, #10]
    5216:	ea4f 1303 	mov.w	r3, r3, lsl #4
    521a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
    521c:	8abb      	ldrh	r3, [r7, #20]
    521e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    5222:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5226:	ea4f 5313 	mov.w	r3, r3, lsr #20
    522a:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
    522c:	88fb      	ldrh	r3, [r7, #6]
    522e:	ea4f 3303 	mov.w	r3, r3, lsl #12
    5232:	b29a      	uxth	r2, r3
    5234:	8abb      	ldrh	r3, [r7, #20]
    5236:	ea42 0303 	orr.w	r3, r2, r3
    523a:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
    523c:	893b      	ldrh	r3, [r7, #8]
    523e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5242:	b29a      	uxth	r2, r3
    5244:	8abb      	ldrh	r3, [r7, #20]
    5246:	ea42 0303 	orr.w	r3, r2, r3
    524a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    524c:	68fa      	ldr	r2, [r7, #12]
    524e:	4b1d      	ldr	r3, [pc, #116]	; (52c4 <TI2_Config+0xec>)
    5250:	429a      	cmp	r2, r3
    5252:	d013      	beq.n	527c <TI2_Config+0xa4>
    5254:	68fa      	ldr	r2, [r7, #12]
    5256:	4b1c      	ldr	r3, [pc, #112]	; (52c8 <TI2_Config+0xf0>)
    5258:	429a      	cmp	r2, r3
    525a:	d00f      	beq.n	527c <TI2_Config+0xa4>
    525c:	68fb      	ldr	r3, [r7, #12]
    525e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5262:	d00b      	beq.n	527c <TI2_Config+0xa4>
    5264:	68fa      	ldr	r2, [r7, #12]
    5266:	4b19      	ldr	r3, [pc, #100]	; (52cc <TI2_Config+0xf4>)
    5268:	429a      	cmp	r2, r3
    526a:	d007      	beq.n	527c <TI2_Config+0xa4>
    526c:	68fa      	ldr	r2, [r7, #12]
    526e:	4b18      	ldr	r3, [pc, #96]	; (52d0 <TI2_Config+0xf8>)
    5270:	429a      	cmp	r2, r3
    5272:	d003      	beq.n	527c <TI2_Config+0xa4>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5274:	68fa      	ldr	r2, [r7, #12]
    5276:	4b17      	ldr	r3, [pc, #92]	; (52d4 <TI2_Config+0xfc>)
    5278:	429a      	cmp	r2, r3
    527a:	d10c      	bne.n	5296 <TI2_Config+0xbe>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
    527c:	8afb      	ldrh	r3, [r7, #22]
    527e:	f023 0320 	bic.w	r3, r3, #32
    5282:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
    5284:	8a7a      	ldrh	r2, [r7, #18]
    5286:	8afb      	ldrh	r3, [r7, #22]
    5288:	ea42 0303 	orr.w	r3, r2, r3
    528c:	b29b      	uxth	r3, r3
    528e:	f043 0310 	orr.w	r3, r3, #16
    5292:	82fb      	strh	r3, [r7, #22]
    5294:	e00b      	b.n	52ae <TI2_Config+0xd6>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
    5296:	8afb      	ldrh	r3, [r7, #22]
    5298:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
    529c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
    529e:	897a      	ldrh	r2, [r7, #10]
    52a0:	8afb      	ldrh	r3, [r7, #22]
    52a2:	ea42 0303 	orr.w	r3, r2, r3
    52a6:	b29b      	uxth	r3, r3
    52a8:	f043 0310 	orr.w	r3, r3, #16
    52ac:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
    52ae:	68fb      	ldr	r3, [r7, #12]
    52b0:	8aba      	ldrh	r2, [r7, #20]
    52b2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    52b4:	68fb      	ldr	r3, [r7, #12]
    52b6:	8afa      	ldrh	r2, [r7, #22]
    52b8:	841a      	strh	r2, [r3, #32]
}
    52ba:	f107 071c 	add.w	r7, r7, #28
    52be:	46bd      	mov	sp, r7
    52c0:	bc80      	pop	{r7}
    52c2:	4770      	bx	lr
    52c4:	40012c00 	.word	0x40012c00
    52c8:	40013400 	.word	0x40013400
    52cc:	40000400 	.word	0x40000400
    52d0:	40000800 	.word	0x40000800
    52d4:	40000c00 	.word	0x40000c00

000052d8 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    52d8:	b480      	push	{r7}
    52da:	b087      	sub	sp, #28
    52dc:	af00      	add	r7, sp, #0
    52de:	60f8      	str	r0, [r7, #12]
    52e0:	8179      	strh	r1, [r7, #10]
    52e2:	813a      	strh	r2, [r7, #8]
    52e4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    52e6:	f04f 0300 	mov.w	r3, #0
    52ea:	82bb      	strh	r3, [r7, #20]
    52ec:	f04f 0300 	mov.w	r3, #0
    52f0:	82fb      	strh	r3, [r7, #22]
    52f2:	f04f 0300 	mov.w	r3, #0
    52f6:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
    52f8:	68fb      	ldr	r3, [r7, #12]
    52fa:	8c1b      	ldrh	r3, [r3, #32]
    52fc:	b29b      	uxth	r3, r3
    52fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    5302:	b29a      	uxth	r2, r3
    5304:	68fb      	ldr	r3, [r7, #12]
    5306:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    5308:	68fb      	ldr	r3, [r7, #12]
    530a:	8b9b      	ldrh	r3, [r3, #28]
    530c:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    530e:	68fb      	ldr	r3, [r7, #12]
    5310:	8c1b      	ldrh	r3, [r3, #32]
    5312:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
    5314:	897b      	ldrh	r3, [r7, #10]
    5316:	ea4f 2303 	mov.w	r3, r3, lsl #8
    531a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
    531c:	8abb      	ldrh	r3, [r7, #20]
    531e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    5322:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    5324:	88fb      	ldrh	r3, [r7, #6]
    5326:	ea4f 1303 	mov.w	r3, r3, lsl #4
    532a:	b29a      	uxth	r2, r3
    532c:	893b      	ldrh	r3, [r7, #8]
    532e:	ea42 0303 	orr.w	r3, r2, r3
    5332:	b29a      	uxth	r2, r3
    5334:	8abb      	ldrh	r3, [r7, #20]
    5336:	ea42 0303 	orr.w	r3, r2, r3
    533a:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    533c:	68fa      	ldr	r2, [r7, #12]
    533e:	4b1d      	ldr	r3, [pc, #116]	; (53b4 <TI3_Config+0xdc>)
    5340:	429a      	cmp	r2, r3
    5342:	d013      	beq.n	536c <TI3_Config+0x94>
    5344:	68fa      	ldr	r2, [r7, #12]
    5346:	4b1c      	ldr	r3, [pc, #112]	; (53b8 <TI3_Config+0xe0>)
    5348:	429a      	cmp	r2, r3
    534a:	d00f      	beq.n	536c <TI3_Config+0x94>
    534c:	68fb      	ldr	r3, [r7, #12]
    534e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5352:	d00b      	beq.n	536c <TI3_Config+0x94>
    5354:	68fa      	ldr	r2, [r7, #12]
    5356:	4b19      	ldr	r3, [pc, #100]	; (53bc <TI3_Config+0xe4>)
    5358:	429a      	cmp	r2, r3
    535a:	d007      	beq.n	536c <TI3_Config+0x94>
    535c:	68fa      	ldr	r2, [r7, #12]
    535e:	4b18      	ldr	r3, [pc, #96]	; (53c0 <TI3_Config+0xe8>)
    5360:	429a      	cmp	r2, r3
    5362:	d003      	beq.n	536c <TI3_Config+0x94>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5364:	68fa      	ldr	r2, [r7, #12]
    5366:	4b17      	ldr	r3, [pc, #92]	; (53c4 <TI3_Config+0xec>)
    5368:	429a      	cmp	r2, r3
    536a:	d10c      	bne.n	5386 <TI3_Config+0xae>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
    536c:	8afb      	ldrh	r3, [r7, #22]
    536e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    5372:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
    5374:	8a7a      	ldrh	r2, [r7, #18]
    5376:	8afb      	ldrh	r3, [r7, #22]
    5378:	ea42 0303 	orr.w	r3, r2, r3
    537c:	b29b      	uxth	r3, r3
    537e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5382:	82fb      	strh	r3, [r7, #22]
    5384:	e00b      	b.n	539e <TI3_Config+0xc6>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
    5386:	8afb      	ldrh	r3, [r7, #22]
    5388:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
    538c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
    538e:	897a      	ldrh	r2, [r7, #10]
    5390:	8afb      	ldrh	r3, [r7, #22]
    5392:	ea42 0303 	orr.w	r3, r2, r3
    5396:	b29b      	uxth	r3, r3
    5398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    539c:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    539e:	68fb      	ldr	r3, [r7, #12]
    53a0:	8aba      	ldrh	r2, [r7, #20]
    53a2:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    53a4:	68fb      	ldr	r3, [r7, #12]
    53a6:	8afa      	ldrh	r2, [r7, #22]
    53a8:	841a      	strh	r2, [r3, #32]
}
    53aa:	f107 071c 	add.w	r7, r7, #28
    53ae:	46bd      	mov	sp, r7
    53b0:	bc80      	pop	{r7}
    53b2:	4770      	bx	lr
    53b4:	40012c00 	.word	0x40012c00
    53b8:	40013400 	.word	0x40013400
    53bc:	40000400 	.word	0x40000400
    53c0:	40000800 	.word	0x40000800
    53c4:	40000c00 	.word	0x40000c00

000053c8 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    53c8:	b480      	push	{r7}
    53ca:	b087      	sub	sp, #28
    53cc:	af00      	add	r7, sp, #0
    53ce:	60f8      	str	r0, [r7, #12]
    53d0:	8179      	strh	r1, [r7, #10]
    53d2:	813a      	strh	r2, [r7, #8]
    53d4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    53d6:	f04f 0300 	mov.w	r3, #0
    53da:	82bb      	strh	r3, [r7, #20]
    53dc:	f04f 0300 	mov.w	r3, #0
    53e0:	82fb      	strh	r3, [r7, #22]
    53e2:	f04f 0300 	mov.w	r3, #0
    53e6:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
    53e8:	68fb      	ldr	r3, [r7, #12]
    53ea:	8c1b      	ldrh	r3, [r3, #32]
    53ec:	b29b      	uxth	r3, r3
    53ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    53f2:	b29a      	uxth	r2, r3
    53f4:	68fb      	ldr	r3, [r7, #12]
    53f6:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    53f8:	68fb      	ldr	r3, [r7, #12]
    53fa:	8b9b      	ldrh	r3, [r3, #28]
    53fc:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
    53fe:	68fb      	ldr	r3, [r7, #12]
    5400:	8c1b      	ldrh	r3, [r3, #32]
    5402:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
    5404:	897b      	ldrh	r3, [r7, #10]
    5406:	ea4f 3303 	mov.w	r3, r3, lsl #12
    540a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
    540c:	8abb      	ldrh	r3, [r7, #20]
    540e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    5412:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5416:	ea4f 5313 	mov.w	r3, r3, lsr #20
    541a:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
    541c:	893b      	ldrh	r3, [r7, #8]
    541e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5422:	b29a      	uxth	r2, r3
    5424:	8abb      	ldrh	r3, [r7, #20]
    5426:	ea42 0303 	orr.w	r3, r2, r3
    542a:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
    542c:	88fb      	ldrh	r3, [r7, #6]
    542e:	ea4f 3303 	mov.w	r3, r3, lsl #12
    5432:	b29a      	uxth	r2, r3
    5434:	8abb      	ldrh	r3, [r7, #20]
    5436:	ea42 0303 	orr.w	r3, r2, r3
    543a:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
    543c:	68fa      	ldr	r2, [r7, #12]
    543e:	4b1f      	ldr	r3, [pc, #124]	; (54bc <TI4_Config+0xf4>)
    5440:	429a      	cmp	r2, r3
    5442:	d013      	beq.n	546c <TI4_Config+0xa4>
    5444:	68fa      	ldr	r2, [r7, #12]
    5446:	4b1e      	ldr	r3, [pc, #120]	; (54c0 <TI4_Config+0xf8>)
    5448:	429a      	cmp	r2, r3
    544a:	d00f      	beq.n	546c <TI4_Config+0xa4>
    544c:	68fb      	ldr	r3, [r7, #12]
    544e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    5452:	d00b      	beq.n	546c <TI4_Config+0xa4>
    5454:	68fa      	ldr	r2, [r7, #12]
    5456:	4b1b      	ldr	r3, [pc, #108]	; (54c4 <TI4_Config+0xfc>)
    5458:	429a      	cmp	r2, r3
    545a:	d007      	beq.n	546c <TI4_Config+0xa4>
    545c:	68fa      	ldr	r2, [r7, #12]
    545e:	4b1a      	ldr	r3, [pc, #104]	; (54c8 <TI4_Config+0x100>)
    5460:	429a      	cmp	r2, r3
    5462:	d003      	beq.n	546c <TI4_Config+0xa4>
     (TIMx == TIM4) ||(TIMx == TIM5))
    5464:	68fa      	ldr	r2, [r7, #12]
    5466:	4b19      	ldr	r3, [pc, #100]	; (54cc <TI4_Config+0x104>)
    5468:	429a      	cmp	r2, r3
    546a:	d10c      	bne.n	5486 <TI4_Config+0xbe>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
    546c:	8afb      	ldrh	r3, [r7, #22]
    546e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    5472:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
    5474:	8a7a      	ldrh	r2, [r7, #18]
    5476:	8afb      	ldrh	r3, [r7, #22]
    5478:	ea42 0303 	orr.w	r3, r2, r3
    547c:	b29b      	uxth	r3, r3
    547e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    5482:	82fb      	strh	r3, [r7, #22]
    5484:	e00f      	b.n	54a6 <TI4_Config+0xde>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
    5486:	8afb      	ldrh	r3, [r7, #22]
    5488:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    548c:	ea4f 4343 	mov.w	r3, r3, lsl #17
    5490:	ea4f 4353 	mov.w	r3, r3, lsr #17
    5494:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
    5496:	897a      	ldrh	r2, [r7, #10]
    5498:	8afb      	ldrh	r3, [r7, #22]
    549a:	ea42 0303 	orr.w	r3, r2, r3
    549e:	b29b      	uxth	r3, r3
    54a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    54a4:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    54a6:	68fb      	ldr	r3, [r7, #12]
    54a8:	8aba      	ldrh	r2, [r7, #20]
    54aa:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    54ac:	68fb      	ldr	r3, [r7, #12]
    54ae:	8afa      	ldrh	r2, [r7, #22]
    54b0:	841a      	strh	r2, [r3, #32]
}
    54b2:	f107 071c 	add.w	r7, r7, #28
    54b6:	46bd      	mov	sp, r7
    54b8:	bc80      	pop	{r7}
    54ba:	4770      	bx	lr
    54bc:	40012c00 	.word	0x40012c00
    54c0:	40013400 	.word	0x40013400
    54c4:	40000400 	.word	0x40000400
    54c8:	40000800 	.word	0x40000800
    54cc:	40000c00 	.word	0x40000c00

000054d0 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
    54d0:	b480      	push	{r7}
    54d2:	b083      	sub	sp, #12
    54d4:	af00      	add	r7, sp, #0
    54d6:	4602      	mov	r2, r0
    54d8:	460b      	mov	r3, r1
    54da:	80fa      	strh	r2, [r7, #6]
    54dc:	717b      	strb	r3, [r7, #5]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    54de:	797b      	ldrb	r3, [r7, #5]
    54e0:	2b00      	cmp	r3, #0
    54e2:	d009      	beq.n	54f8 <RTC_ITConfig+0x28>
  {
    RTC->CRH |= RTC_IT;
    54e4:	4b0d      	ldr	r3, [pc, #52]	; (551c <RTC_ITConfig+0x4c>)
    54e6:	4a0d      	ldr	r2, [pc, #52]	; (551c <RTC_ITConfig+0x4c>)
    54e8:	8812      	ldrh	r2, [r2, #0]
    54ea:	b291      	uxth	r1, r2
    54ec:	88fa      	ldrh	r2, [r7, #6]
    54ee:	ea41 0202 	orr.w	r2, r1, r2
    54f2:	b292      	uxth	r2, r2
    54f4:	801a      	strh	r2, [r3, #0]
    54f6:	e00b      	b.n	5510 <RTC_ITConfig+0x40>
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
    54f8:	4b08      	ldr	r3, [pc, #32]	; (551c <RTC_ITConfig+0x4c>)
    54fa:	4a08      	ldr	r2, [pc, #32]	; (551c <RTC_ITConfig+0x4c>)
    54fc:	8812      	ldrh	r2, [r2, #0]
    54fe:	b291      	uxth	r1, r2
    5500:	88fa      	ldrh	r2, [r7, #6]
    5502:	ea6f 0202 	mvn.w	r2, r2
    5506:	b292      	uxth	r2, r2
    5508:	ea01 0202 	and.w	r2, r1, r2
    550c:	b292      	uxth	r2, r2
    550e:	801a      	strh	r2, [r3, #0]
  }
}
    5510:	f107 070c 	add.w	r7, r7, #12
    5514:	46bd      	mov	sp, r7
    5516:	bc80      	pop	{r7}
    5518:	4770      	bx	lr
    551a:	bf00      	nop
    551c:	40002800 	.word	0x40002800

00005520 <RTC_EnterConfigMode>:
  * @brief  Enters the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
    5520:	b480      	push	{r7}
    5522:	af00      	add	r7, sp, #0
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
    5524:	4b05      	ldr	r3, [pc, #20]	; (553c <RTC_EnterConfigMode+0x1c>)
    5526:	4a05      	ldr	r2, [pc, #20]	; (553c <RTC_EnterConfigMode+0x1c>)
    5528:	8892      	ldrh	r2, [r2, #4]
    552a:	b292      	uxth	r2, r2
    552c:	f042 0210 	orr.w	r2, r2, #16
    5530:	b292      	uxth	r2, r2
    5532:	809a      	strh	r2, [r3, #4]
}
    5534:	46bd      	mov	sp, r7
    5536:	bc80      	pop	{r7}
    5538:	4770      	bx	lr
    553a:	bf00      	nop
    553c:	40002800 	.word	0x40002800

00005540 <RTC_ExitConfigMode>:
  * @brief  Exits from the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
    5540:	b480      	push	{r7}
    5542:	af00      	add	r7, sp, #0
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
    5544:	4b05      	ldr	r3, [pc, #20]	; (555c <RTC_ExitConfigMode+0x1c>)
    5546:	4a05      	ldr	r2, [pc, #20]	; (555c <RTC_ExitConfigMode+0x1c>)
    5548:	8892      	ldrh	r2, [r2, #4]
    554a:	b292      	uxth	r2, r2
    554c:	f022 0210 	bic.w	r2, r2, #16
    5550:	b292      	uxth	r2, r2
    5552:	809a      	strh	r2, [r3, #4]
}
    5554:	46bd      	mov	sp, r7
    5556:	bc80      	pop	{r7}
    5558:	4770      	bx	lr
    555a:	bf00      	nop
    555c:	40002800 	.word	0x40002800

00005560 <RTC_GetCounter>:
  * @brief  Gets the RTC counter value.
  * @param  None
  * @retval RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
    5560:	b480      	push	{r7}
    5562:	b083      	sub	sp, #12
    5564:	af00      	add	r7, sp, #0
  uint16_t tmp = 0;
    5566:	f04f 0300 	mov.w	r3, #0
    556a:	80fb      	strh	r3, [r7, #6]
  tmp = RTC->CNTL;
    556c:	4b08      	ldr	r3, [pc, #32]	; (5590 <RTC_GetCounter+0x30>)
    556e:	8b9b      	ldrh	r3, [r3, #28]
    5570:	80fb      	strh	r3, [r7, #6]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
    5572:	4b07      	ldr	r3, [pc, #28]	; (5590 <RTC_GetCounter+0x30>)
    5574:	8b1b      	ldrh	r3, [r3, #24]
    5576:	b29b      	uxth	r3, r3
    5578:	ea4f 4203 	mov.w	r2, r3, lsl #16
    557c:	88fb      	ldrh	r3, [r7, #6]
    557e:	ea42 0303 	orr.w	r3, r2, r3
}
    5582:	4618      	mov	r0, r3
    5584:	f107 070c 	add.w	r7, r7, #12
    5588:	46bd      	mov	sp, r7
    558a:	bc80      	pop	{r7}
    558c:	4770      	bx	lr
    558e:	bf00      	nop
    5590:	40002800 	.word	0x40002800

00005594 <RTC_SetCounter>:
  * @brief  Sets the RTC counter value.
  * @param  CounterValue: RTC counter new value.
  * @retval None
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
    5594:	b580      	push	{r7, lr}
    5596:	b082      	sub	sp, #8
    5598:	af00      	add	r7, sp, #0
    559a:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    559c:	f7ff ffc0 	bl	5520 <RTC_EnterConfigMode>
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
    55a0:	4b07      	ldr	r3, [pc, #28]	; (55c0 <RTC_SetCounter+0x2c>)
    55a2:	687a      	ldr	r2, [r7, #4]
    55a4:	ea4f 4212 	mov.w	r2, r2, lsr #16
    55a8:	b292      	uxth	r2, r2
    55aa:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
    55ac:	4b04      	ldr	r3, [pc, #16]	; (55c0 <RTC_SetCounter+0x2c>)
    55ae:	687a      	ldr	r2, [r7, #4]
    55b0:	b292      	uxth	r2, r2
    55b2:	839a      	strh	r2, [r3, #28]
  RTC_ExitConfigMode();
    55b4:	f7ff ffc4 	bl	5540 <RTC_ExitConfigMode>
}
    55b8:	f107 0708 	add.w	r7, r7, #8
    55bc:	46bd      	mov	sp, r7
    55be:	bd80      	pop	{r7, pc}
    55c0:	40002800 	.word	0x40002800

000055c4 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
    55c4:	b580      	push	{r7, lr}
    55c6:	b082      	sub	sp, #8
    55c8:	af00      	add	r7, sp, #0
    55ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
    55cc:	f7ff ffa8 	bl	5520 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
    55d0:	4b08      	ldr	r3, [pc, #32]	; (55f4 <RTC_SetPrescaler+0x30>)
    55d2:	687a      	ldr	r2, [r7, #4]
    55d4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
    55d8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    55dc:	b292      	uxth	r2, r2
    55de:	811a      	strh	r2, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
    55e0:	4b04      	ldr	r3, [pc, #16]	; (55f4 <RTC_SetPrescaler+0x30>)
    55e2:	687a      	ldr	r2, [r7, #4]
    55e4:	b292      	uxth	r2, r2
    55e6:	819a      	strh	r2, [r3, #12]
  RTC_ExitConfigMode();
    55e8:	f7ff ffaa 	bl	5540 <RTC_ExitConfigMode>
}
    55ec:	f107 0708 	add.w	r7, r7, #8
    55f0:	46bd      	mov	sp, r7
    55f2:	bd80      	pop	{r7, pc}
    55f4:	40002800 	.word	0x40002800

000055f8 <RTC_SetAlarm>:
  * @brief  Sets the RTC alarm value.
  * @param  AlarmValue: RTC alarm new value.
  * @retval None
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
    55f8:	b580      	push	{r7, lr}
    55fa:	b082      	sub	sp, #8
    55fc:	af00      	add	r7, sp, #0
    55fe:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
    5600:	f7ff ff8e 	bl	5520 <RTC_EnterConfigMode>
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
    5604:	4b07      	ldr	r3, [pc, #28]	; (5624 <RTC_SetAlarm+0x2c>)
    5606:	687a      	ldr	r2, [r7, #4]
    5608:	ea4f 4212 	mov.w	r2, r2, lsr #16
    560c:	b292      	uxth	r2, r2
    560e:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_MASK);
    5610:	4b04      	ldr	r3, [pc, #16]	; (5624 <RTC_SetAlarm+0x2c>)
    5612:	687a      	ldr	r2, [r7, #4]
    5614:	b292      	uxth	r2, r2
    5616:	849a      	strh	r2, [r3, #36]	; 0x24
  RTC_ExitConfigMode();
    5618:	f7ff ff92 	bl	5540 <RTC_ExitConfigMode>
}
    561c:	f107 0708 	add.w	r7, r7, #8
    5620:	46bd      	mov	sp, r7
    5622:	bd80      	pop	{r7, pc}
    5624:	40002800 	.word	0x40002800

00005628 <RTC_GetDivider>:
  * @brief  Gets the RTC divider value.
  * @param  None
  * @retval RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
    5628:	b480      	push	{r7}
    562a:	b083      	sub	sp, #12
    562c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0x00;
    562e:	f04f 0300 	mov.w	r3, #0
    5632:	607b      	str	r3, [r7, #4]
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
    5634:	4b0a      	ldr	r3, [pc, #40]	; (5660 <RTC_GetDivider+0x38>)
    5636:	8a1b      	ldrh	r3, [r3, #16]
    5638:	b29b      	uxth	r3, r3
    563a:	f003 030f 	and.w	r3, r3, #15
    563e:	ea4f 4303 	mov.w	r3, r3, lsl #16
    5642:	607b      	str	r3, [r7, #4]
  tmp |= RTC->DIVL;
    5644:	4b06      	ldr	r3, [pc, #24]	; (5660 <RTC_GetDivider+0x38>)
    5646:	8a9b      	ldrh	r3, [r3, #20]
    5648:	b29b      	uxth	r3, r3
    564a:	687a      	ldr	r2, [r7, #4]
    564c:	ea42 0303 	orr.w	r3, r2, r3
    5650:	607b      	str	r3, [r7, #4]
  return tmp;
    5652:	687b      	ldr	r3, [r7, #4]
}
    5654:	4618      	mov	r0, r3
    5656:	f107 070c 	add.w	r7, r7, #12
    565a:	46bd      	mov	sp, r7
    565c:	bc80      	pop	{r7}
    565e:	4770      	bx	lr
    5660:	40002800 	.word	0x40002800

00005664 <RTC_WaitForLastTask>:
  * @note   This function must be called before any write to RTC registers.
  * @param  None
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
    5664:	b480      	push	{r7}
    5666:	af00      	add	r7, sp, #0
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
    5668:	bf00      	nop
    566a:	4b05      	ldr	r3, [pc, #20]	; (5680 <RTC_WaitForLastTask+0x1c>)
    566c:	889b      	ldrh	r3, [r3, #4]
    566e:	b29b      	uxth	r3, r3
    5670:	f003 0320 	and.w	r3, r3, #32
    5674:	2b00      	cmp	r3, #0
    5676:	d0f8      	beq.n	566a <RTC_WaitForLastTask+0x6>
  {
  }
}
    5678:	46bd      	mov	sp, r7
    567a:	bc80      	pop	{r7}
    567c:	4770      	bx	lr
    567e:	bf00      	nop
    5680:	40002800 	.word	0x40002800

00005684 <RTC_WaitForSynchro>:
  *   or an APB clock stop.
  * @param  None
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
    5684:	b480      	push	{r7}
    5686:	af00      	add	r7, sp, #0
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
    5688:	4b09      	ldr	r3, [pc, #36]	; (56b0 <RTC_WaitForSynchro+0x2c>)
    568a:	4a09      	ldr	r2, [pc, #36]	; (56b0 <RTC_WaitForSynchro+0x2c>)
    568c:	8892      	ldrh	r2, [r2, #4]
    568e:	b292      	uxth	r2, r2
    5690:	f022 0208 	bic.w	r2, r2, #8
    5694:	b292      	uxth	r2, r2
    5696:	809a      	strh	r2, [r3, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
    5698:	bf00      	nop
    569a:	4b05      	ldr	r3, [pc, #20]	; (56b0 <RTC_WaitForSynchro+0x2c>)
    569c:	889b      	ldrh	r3, [r3, #4]
    569e:	b29b      	uxth	r3, r3
    56a0:	f003 0308 	and.w	r3, r3, #8
    56a4:	2b00      	cmp	r3, #0
    56a6:	d0f8      	beq.n	569a <RTC_WaitForSynchro+0x16>
  {
  }
}
    56a8:	46bd      	mov	sp, r7
    56aa:	bc80      	pop	{r7}
    56ac:	4770      	bx	lr
    56ae:	bf00      	nop
    56b0:	40002800 	.word	0x40002800

000056b4 <RTC_GetFlagStatus>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval The new state of RTC_FLAG (SET or RESET).
  */
FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG)
{
    56b4:	b480      	push	{r7}
    56b6:	b085      	sub	sp, #20
    56b8:	af00      	add	r7, sp, #0
    56ba:	4603      	mov	r3, r0
    56bc:	80fb      	strh	r3, [r7, #6]
  FlagStatus bitstatus = RESET;
    56be:	f04f 0300 	mov.w	r3, #0
    56c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
    56c4:	4b0b      	ldr	r3, [pc, #44]	; (56f4 <RTC_GetFlagStatus+0x40>)
    56c6:	889b      	ldrh	r3, [r3, #4]
    56c8:	b29a      	uxth	r2, r3
    56ca:	88fb      	ldrh	r3, [r7, #6]
    56cc:	ea02 0303 	and.w	r3, r2, r3
    56d0:	b29b      	uxth	r3, r3
    56d2:	2b00      	cmp	r3, #0
    56d4:	d003      	beq.n	56de <RTC_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
    56d6:	f04f 0301 	mov.w	r3, #1
    56da:	73fb      	strb	r3, [r7, #15]
    56dc:	e002      	b.n	56e4 <RTC_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
    56de:	f04f 0300 	mov.w	r3, #0
    56e2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    56e4:	7bfb      	ldrb	r3, [r7, #15]
}
    56e6:	4618      	mov	r0, r3
    56e8:	f107 0714 	add.w	r7, r7, #20
    56ec:	46bd      	mov	sp, r7
    56ee:	bc80      	pop	{r7}
    56f0:	4770      	bx	lr
    56f2:	bf00      	nop
    56f4:	40002800 	.word	0x40002800

000056f8 <RTC_ClearFlag>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval None
  */
void RTC_ClearFlag(uint16_t RTC_FLAG)
{
    56f8:	b480      	push	{r7}
    56fa:	b083      	sub	sp, #12
    56fc:	af00      	add	r7, sp, #0
    56fe:	4603      	mov	r3, r0
    5700:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the corresponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
    5702:	4b08      	ldr	r3, [pc, #32]	; (5724 <RTC_ClearFlag+0x2c>)
    5704:	4a07      	ldr	r2, [pc, #28]	; (5724 <RTC_ClearFlag+0x2c>)
    5706:	8892      	ldrh	r2, [r2, #4]
    5708:	b291      	uxth	r1, r2
    570a:	88fa      	ldrh	r2, [r7, #6]
    570c:	ea6f 0202 	mvn.w	r2, r2
    5710:	b292      	uxth	r2, r2
    5712:	ea01 0202 	and.w	r2, r1, r2
    5716:	b292      	uxth	r2, r2
    5718:	809a      	strh	r2, [r3, #4]
}
    571a:	f107 070c 	add.w	r7, r7, #12
    571e:	46bd      	mov	sp, r7
    5720:	bc80      	pop	{r7}
    5722:	4770      	bx	lr
    5724:	40002800 	.word	0x40002800

00005728 <RTC_GetITStatus>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval The new state of the RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint16_t RTC_IT)
{
    5728:	b480      	push	{r7}
    572a:	b085      	sub	sp, #20
    572c:	af00      	add	r7, sp, #0
    572e:	4603      	mov	r3, r0
    5730:	80fb      	strh	r3, [r7, #6]
  ITStatus bitstatus = RESET;
    5732:	f04f 0300 	mov.w	r3, #0
    5736:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
    5738:	4b11      	ldr	r3, [pc, #68]	; (5780 <RTC_GetITStatus+0x58>)
    573a:	889b      	ldrh	r3, [r3, #4]
    573c:	b29b      	uxth	r3, r3
    573e:	b2da      	uxtb	r2, r3
    5740:	88fb      	ldrh	r3, [r7, #6]
    5742:	b2db      	uxtb	r3, r3
    5744:	ea02 0303 	and.w	r3, r2, r3
    5748:	73fb      	strb	r3, [r7, #15]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
    574a:	4b0d      	ldr	r3, [pc, #52]	; (5780 <RTC_GetITStatus+0x58>)
    574c:	881b      	ldrh	r3, [r3, #0]
    574e:	b29a      	uxth	r2, r3
    5750:	88fb      	ldrh	r3, [r7, #6]
    5752:	ea02 0303 	and.w	r3, r2, r3
    5756:	b29b      	uxth	r3, r3
    5758:	2b00      	cmp	r3, #0
    575a:	d006      	beq.n	576a <RTC_GetITStatus+0x42>
    575c:	7bfb      	ldrb	r3, [r7, #15]
    575e:	2b00      	cmp	r3, #0
    5760:	d003      	beq.n	576a <RTC_GetITStatus+0x42>
  {
    bitstatus = SET;
    5762:	f04f 0301 	mov.w	r3, #1
    5766:	73fb      	strb	r3, [r7, #15]
    5768:	e002      	b.n	5770 <RTC_GetITStatus+0x48>
  }
  else
  {
    bitstatus = RESET;
    576a:	f04f 0300 	mov.w	r3, #0
    576e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
    5770:	7bfb      	ldrb	r3, [r7, #15]
}
    5772:	4618      	mov	r0, r3
    5774:	f107 0714 	add.w	r7, r7, #20
    5778:	46bd      	mov	sp, r7
    577a:	bc80      	pop	{r7}
    577c:	4770      	bx	lr
    577e:	bf00      	nop
    5780:	40002800 	.word	0x40002800

00005784 <RTC_ClearITPendingBit>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval None
  */
void RTC_ClearITPendingBit(uint16_t RTC_IT)
{
    5784:	b480      	push	{r7}
    5786:	b083      	sub	sp, #12
    5788:	af00      	add	r7, sp, #0
    578a:	4603      	mov	r3, r0
    578c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the corresponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
    578e:	4b08      	ldr	r3, [pc, #32]	; (57b0 <RTC_ClearITPendingBit+0x2c>)
    5790:	4a07      	ldr	r2, [pc, #28]	; (57b0 <RTC_ClearITPendingBit+0x2c>)
    5792:	8892      	ldrh	r2, [r2, #4]
    5794:	b291      	uxth	r1, r2
    5796:	88fa      	ldrh	r2, [r7, #6]
    5798:	ea6f 0202 	mvn.w	r2, r2
    579c:	b292      	uxth	r2, r2
    579e:	ea01 0202 	and.w	r2, r1, r2
    57a2:	b292      	uxth	r2, r2
    57a4:	809a      	strh	r2, [r3, #4]
}
    57a6:	f107 070c 	add.w	r7, r7, #12
    57aa:	46bd      	mov	sp, r7
    57ac:	bc80      	pop	{r7}
    57ae:	4770      	bx	lr
    57b0:	40002800 	.word	0x40002800

000057b4 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
    57b4:	b580      	push	{r7, lr}
    57b6:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
    57b8:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    57bc:	f04f 0101 	mov.w	r1, #1
    57c0:	f7fb fe98 	bl	14f4 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
    57c4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    57c8:	f04f 0100 	mov.w	r1, #0
    57cc:	f7fb fe92 	bl	14f4 <RCC_APB1PeriphResetCmd>
}
    57d0:	bd80      	pop	{r7, pc}
    57d2:	bf00      	nop

000057d4 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *        contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
    57d4:	b480      	push	{r7}
    57d6:	b085      	sub	sp, #20
    57d8:	af00      	add	r7, sp, #0
    57da:	6078      	str	r0, [r7, #4]
    57dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    57de:	f04f 0300 	mov.w	r3, #0
    57e2:	60fb      	str	r3, [r7, #12]
    57e4:	f04f 0300 	mov.w	r3, #0
    57e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
    57ea:	4b15      	ldr	r3, [pc, #84]	; (5840 <DAC_Init+0x6c>)
    57ec:	681b      	ldr	r3, [r3, #0]
    57ee:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
    57f0:	687b      	ldr	r3, [r7, #4]
    57f2:	f640 72fe 	movw	r2, #4094	; 0xffe
    57f6:	fa02 f303 	lsl.w	r3, r2, r3
    57fa:	ea6f 0303 	mvn.w	r3, r3
    57fe:	68fa      	ldr	r2, [r7, #12]
    5800:	ea02 0303 	and.w	r3, r2, r3
    5804:	60fb      	str	r3, [r7, #12]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    5806:	683b      	ldr	r3, [r7, #0]
    5808:	681a      	ldr	r2, [r3, #0]
    580a:	683b      	ldr	r3, [r7, #0]
    580c:	685b      	ldr	r3, [r3, #4]
    580e:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    5810:	683b      	ldr	r3, [r7, #0]
    5812:	689b      	ldr	r3, [r3, #8]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    5814:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    5816:	683b      	ldr	r3, [r7, #0]
    5818:	68db      	ldr	r3, [r3, #12]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    581a:	ea42 0303 	orr.w	r3, r2, r3
    581e:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
    5820:	687b      	ldr	r3, [r7, #4]
    5822:	68ba      	ldr	r2, [r7, #8]
    5824:	fa02 f303 	lsl.w	r3, r2, r3
    5828:	68fa      	ldr	r2, [r7, #12]
    582a:	ea42 0303 	orr.w	r3, r2, r3
    582e:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
    5830:	4b03      	ldr	r3, [pc, #12]	; (5840 <DAC_Init+0x6c>)
    5832:	68fa      	ldr	r2, [r7, #12]
    5834:	601a      	str	r2, [r3, #0]
}
    5836:	f107 0714 	add.w	r7, r7, #20
    583a:	46bd      	mov	sp, r7
    583c:	bc80      	pop	{r7}
    583e:	4770      	bx	lr
    5840:	40007400 	.word	0x40007400

00005844 <DAC_StructInit>:
  * @param  DAC_InitStruct : pointer to a DAC_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
    5844:	b480      	push	{r7}
    5846:	b083      	sub	sp, #12
    5848:	af00      	add	r7, sp, #0
    584a:	6078      	str	r0, [r7, #4]
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
    584c:	687b      	ldr	r3, [r7, #4]
    584e:	f04f 0200 	mov.w	r2, #0
    5852:	601a      	str	r2, [r3, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
    5854:	687b      	ldr	r3, [r7, #4]
    5856:	f04f 0200 	mov.w	r2, #0
    585a:	605a      	str	r2, [r3, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
    585c:	687b      	ldr	r3, [r7, #4]
    585e:	f04f 0200 	mov.w	r2, #0
    5862:	609a      	str	r2, [r3, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
    5864:	687b      	ldr	r3, [r7, #4]
    5866:	f04f 0200 	mov.w	r2, #0
    586a:	60da      	str	r2, [r3, #12]
}
    586c:	f107 070c 	add.w	r7, r7, #12
    5870:	46bd      	mov	sp, r7
    5872:	bc80      	pop	{r7}
    5874:	4770      	bx	lr
    5876:	bf00      	nop

00005878 <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    5878:	b480      	push	{r7}
    587a:	b083      	sub	sp, #12
    587c:	af00      	add	r7, sp, #0
    587e:	6078      	str	r0, [r7, #4]
    5880:	460b      	mov	r3, r1
    5882:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5884:	78fb      	ldrb	r3, [r7, #3]
    5886:	2b00      	cmp	r3, #0
    5888:	d00b      	beq.n	58a2 <DAC_Cmd+0x2a>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
    588a:	4b0f      	ldr	r3, [pc, #60]	; (58c8 <DAC_Cmd+0x50>)
    588c:	4a0e      	ldr	r2, [pc, #56]	; (58c8 <DAC_Cmd+0x50>)
    588e:	6811      	ldr	r1, [r2, #0]
    5890:	687a      	ldr	r2, [r7, #4]
    5892:	f04f 0001 	mov.w	r0, #1
    5896:	fa00 f202 	lsl.w	r2, r0, r2
    589a:	ea41 0202 	orr.w	r2, r1, r2
    589e:	601a      	str	r2, [r3, #0]
    58a0:	e00c      	b.n	58bc <DAC_Cmd+0x44>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
    58a2:	4b09      	ldr	r3, [pc, #36]	; (58c8 <DAC_Cmd+0x50>)
    58a4:	4a08      	ldr	r2, [pc, #32]	; (58c8 <DAC_Cmd+0x50>)
    58a6:	6811      	ldr	r1, [r2, #0]
    58a8:	687a      	ldr	r2, [r7, #4]
    58aa:	f04f 0001 	mov.w	r0, #1
    58ae:	fa00 f202 	lsl.w	r2, r0, r2
    58b2:	ea6f 0202 	mvn.w	r2, r2
    58b6:	ea01 0202 	and.w	r2, r1, r2
    58ba:	601a      	str	r2, [r3, #0]
  }
}
    58bc:	f107 070c 	add.w	r7, r7, #12
    58c0:	46bd      	mov	sp, r7
    58c2:	bc80      	pop	{r7}
    58c4:	4770      	bx	lr
    58c6:	bf00      	nop
    58c8:	40007400 	.word	0x40007400

000058cc <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    58cc:	b480      	push	{r7}
    58ce:	b083      	sub	sp, #12
    58d0:	af00      	add	r7, sp, #0
    58d2:	6078      	str	r0, [r7, #4]
    58d4:	460b      	mov	r3, r1
    58d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    58d8:	78fb      	ldrb	r3, [r7, #3]
    58da:	2b00      	cmp	r3, #0
    58dc:	d00b      	beq.n	58f6 <DAC_DMACmd+0x2a>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
    58de:	4b0f      	ldr	r3, [pc, #60]	; (591c <DAC_DMACmd+0x50>)
    58e0:	4a0e      	ldr	r2, [pc, #56]	; (591c <DAC_DMACmd+0x50>)
    58e2:	6811      	ldr	r1, [r2, #0]
    58e4:	687a      	ldr	r2, [r7, #4]
    58e6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    58ea:	fa00 f202 	lsl.w	r2, r0, r2
    58ee:	ea41 0202 	orr.w	r2, r1, r2
    58f2:	601a      	str	r2, [r3, #0]
    58f4:	e00c      	b.n	5910 <DAC_DMACmd+0x44>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
    58f6:	4b09      	ldr	r3, [pc, #36]	; (591c <DAC_DMACmd+0x50>)
    58f8:	4a08      	ldr	r2, [pc, #32]	; (591c <DAC_DMACmd+0x50>)
    58fa:	6811      	ldr	r1, [r2, #0]
    58fc:	687a      	ldr	r2, [r7, #4]
    58fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5902:	fa00 f202 	lsl.w	r2, r0, r2
    5906:	ea6f 0202 	mvn.w	r2, r2
    590a:	ea01 0202 	and.w	r2, r1, r2
    590e:	601a      	str	r2, [r3, #0]
  }
}
    5910:	f107 070c 	add.w	r7, r7, #12
    5914:	46bd      	mov	sp, r7
    5916:	bc80      	pop	{r7}
    5918:	4770      	bx	lr
    591a:	bf00      	nop
    591c:	40007400 	.word	0x40007400

00005920 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    5920:	b480      	push	{r7}
    5922:	b083      	sub	sp, #12
    5924:	af00      	add	r7, sp, #0
    5926:	6078      	str	r0, [r7, #4]
    5928:	460b      	mov	r3, r1
    592a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    592c:	78fb      	ldrb	r3, [r7, #3]
    592e:	2b00      	cmp	r3, #0
    5930:	d00d      	beq.n	594e <DAC_SoftwareTriggerCmd+0x2e>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
    5932:	4b11      	ldr	r3, [pc, #68]	; (5978 <DAC_SoftwareTriggerCmd+0x58>)
    5934:	4a10      	ldr	r2, [pc, #64]	; (5978 <DAC_SoftwareTriggerCmd+0x58>)
    5936:	6851      	ldr	r1, [r2, #4]
    5938:	687a      	ldr	r2, [r7, #4]
    593a:	ea4f 1212 	mov.w	r2, r2, lsr #4
    593e:	f04f 0001 	mov.w	r0, #1
    5942:	fa00 f202 	lsl.w	r2, r0, r2
    5946:	ea41 0202 	orr.w	r2, r1, r2
    594a:	605a      	str	r2, [r3, #4]
    594c:	e00e      	b.n	596c <DAC_SoftwareTriggerCmd+0x4c>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
    594e:	4b0a      	ldr	r3, [pc, #40]	; (5978 <DAC_SoftwareTriggerCmd+0x58>)
    5950:	4a09      	ldr	r2, [pc, #36]	; (5978 <DAC_SoftwareTriggerCmd+0x58>)
    5952:	6851      	ldr	r1, [r2, #4]
    5954:	687a      	ldr	r2, [r7, #4]
    5956:	ea4f 1212 	mov.w	r2, r2, lsr #4
    595a:	f04f 0001 	mov.w	r0, #1
    595e:	fa00 f202 	lsl.w	r2, r0, r2
    5962:	ea6f 0202 	mvn.w	r2, r2
    5966:	ea01 0202 	and.w	r2, r1, r2
    596a:	605a      	str	r2, [r3, #4]
  }
}
    596c:	f107 070c 	add.w	r7, r7, #12
    5970:	46bd      	mov	sp, r7
    5972:	bc80      	pop	{r7}
    5974:	4770      	bx	lr
    5976:	bf00      	nop
    5978:	40007400 	.word	0x40007400

0000597c <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
    597c:	b480      	push	{r7}
    597e:	b083      	sub	sp, #12
    5980:	af00      	add	r7, sp, #0
    5982:	4603      	mov	r3, r0
    5984:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5986:	79fb      	ldrb	r3, [r7, #7]
    5988:	2b00      	cmp	r3, #0
    598a:	d006      	beq.n	599a <DAC_DualSoftwareTriggerCmd+0x1e>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
    598c:	4b08      	ldr	r3, [pc, #32]	; (59b0 <DAC_DualSoftwareTriggerCmd+0x34>)
    598e:	4a08      	ldr	r2, [pc, #32]	; (59b0 <DAC_DualSoftwareTriggerCmd+0x34>)
    5990:	6852      	ldr	r2, [r2, #4]
    5992:	f042 0203 	orr.w	r2, r2, #3
    5996:	605a      	str	r2, [r3, #4]
    5998:	e005      	b.n	59a6 <DAC_DualSoftwareTriggerCmd+0x2a>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
    599a:	4b05      	ldr	r3, [pc, #20]	; (59b0 <DAC_DualSoftwareTriggerCmd+0x34>)
    599c:	4a04      	ldr	r2, [pc, #16]	; (59b0 <DAC_DualSoftwareTriggerCmd+0x34>)
    599e:	6852      	ldr	r2, [r2, #4]
    59a0:	f022 0203 	bic.w	r2, r2, #3
    59a4:	605a      	str	r2, [r3, #4]
  }
}
    59a6:	f107 070c 	add.w	r7, r7, #12
    59aa:	46bd      	mov	sp, r7
    59ac:	bc80      	pop	{r7}
    59ae:	4770      	bx	lr
    59b0:	40007400 	.word	0x40007400

000059b4 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
    59b4:	b480      	push	{r7}
    59b6:	b085      	sub	sp, #20
    59b8:	af00      	add	r7, sp, #0
    59ba:	60f8      	str	r0, [r7, #12]
    59bc:	60b9      	str	r1, [r7, #8]
    59be:	4613      	mov	r3, r2
    59c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    59c2:	79fb      	ldrb	r3, [r7, #7]
    59c4:	2b00      	cmp	r3, #0
    59c6:	d00a      	beq.n	59de <DAC_WaveGenerationCmd+0x2a>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
    59c8:	4b0d      	ldr	r3, [pc, #52]	; (5a00 <DAC_WaveGenerationCmd+0x4c>)
    59ca:	4a0d      	ldr	r2, [pc, #52]	; (5a00 <DAC_WaveGenerationCmd+0x4c>)
    59cc:	6811      	ldr	r1, [r2, #0]
    59ce:	68fa      	ldr	r2, [r7, #12]
    59d0:	68b8      	ldr	r0, [r7, #8]
    59d2:	fa00 f202 	lsl.w	r2, r0, r2
    59d6:	ea41 0202 	orr.w	r2, r1, r2
    59da:	601a      	str	r2, [r3, #0]
    59dc:	e00b      	b.n	59f6 <DAC_WaveGenerationCmd+0x42>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
    59de:	4b08      	ldr	r3, [pc, #32]	; (5a00 <DAC_WaveGenerationCmd+0x4c>)
    59e0:	4a07      	ldr	r2, [pc, #28]	; (5a00 <DAC_WaveGenerationCmd+0x4c>)
    59e2:	6811      	ldr	r1, [r2, #0]
    59e4:	68fa      	ldr	r2, [r7, #12]
    59e6:	68b8      	ldr	r0, [r7, #8]
    59e8:	fa00 f202 	lsl.w	r2, r0, r2
    59ec:	ea6f 0202 	mvn.w	r2, r2
    59f0:	ea01 0202 	and.w	r2, r1, r2
    59f4:	601a      	str	r2, [r3, #0]
  }
}
    59f6:	f107 0714 	add.w	r7, r7, #20
    59fa:	46bd      	mov	sp, r7
    59fc:	bc80      	pop	{r7}
    59fe:	4770      	bx	lr
    5a00:	40007400 	.word	0x40007400

00005a04 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
    5a04:	b480      	push	{r7}
    5a06:	b085      	sub	sp, #20
    5a08:	af00      	add	r7, sp, #0
    5a0a:	6078      	str	r0, [r7, #4]
    5a0c:	460b      	mov	r3, r1
    5a0e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    5a10:	f04f 0300 	mov.w	r3, #0
    5a14:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
    5a16:	4b08      	ldr	r3, [pc, #32]	; (5a38 <DAC_SetChannel1Data+0x34>)
    5a18:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
    5a1a:	68fa      	ldr	r2, [r7, #12]
    5a1c:	687b      	ldr	r3, [r7, #4]
    5a1e:	18d3      	adds	r3, r2, r3
    5a20:	f103 0308 	add.w	r3, r3, #8
    5a24:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
    5a26:	68fb      	ldr	r3, [r7, #12]
    5a28:	887a      	ldrh	r2, [r7, #2]
    5a2a:	601a      	str	r2, [r3, #0]
}
    5a2c:	f107 0714 	add.w	r7, r7, #20
    5a30:	46bd      	mov	sp, r7
    5a32:	bc80      	pop	{r7}
    5a34:	4770      	bx	lr
    5a36:	bf00      	nop
    5a38:	40007400 	.word	0x40007400

00005a3c <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
    5a3c:	b480      	push	{r7}
    5a3e:	b085      	sub	sp, #20
    5a40:	af00      	add	r7, sp, #0
    5a42:	6078      	str	r0, [r7, #4]
    5a44:	460b      	mov	r3, r1
    5a46:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
    5a48:	f04f 0300 	mov.w	r3, #0
    5a4c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
    5a4e:	4b08      	ldr	r3, [pc, #32]	; (5a70 <DAC_SetChannel2Data+0x34>)
    5a50:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R2_OFFSET + DAC_Align;
    5a52:	68fa      	ldr	r2, [r7, #12]
    5a54:	687b      	ldr	r3, [r7, #4]
    5a56:	18d3      	adds	r3, r2, r3
    5a58:	f103 0314 	add.w	r3, r3, #20
    5a5c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
    5a5e:	68fb      	ldr	r3, [r7, #12]
    5a60:	887a      	ldrh	r2, [r7, #2]
    5a62:	601a      	str	r2, [r3, #0]
}
    5a64:	f107 0714 	add.w	r7, r7, #20
    5a68:	46bd      	mov	sp, r7
    5a6a:	bc80      	pop	{r7}
    5a6c:	4770      	bx	lr
    5a6e:	bf00      	nop
    5a70:	40007400 	.word	0x40007400

00005a74 <DAC_SetDualChannelData>:
  * @param  Data1: Data for DAC Channel1 to be loaded in the selected data 
  *   holding register.
  * @retval None
  */
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
{
    5a74:	b480      	push	{r7}
    5a76:	b085      	sub	sp, #20
    5a78:	af00      	add	r7, sp, #0
    5a7a:	6078      	str	r0, [r7, #4]
    5a7c:	4613      	mov	r3, r2
    5a7e:	460a      	mov	r2, r1
    5a80:	807a      	strh	r2, [r7, #2]
    5a82:	803b      	strh	r3, [r7, #0]
  uint32_t data = 0, tmp = 0;
    5a84:	f04f 0300 	mov.w	r3, #0
    5a88:	60fb      	str	r3, [r7, #12]
    5a8a:	f04f 0300 	mov.w	r3, #0
    5a8e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
    5a90:	687b      	ldr	r3, [r7, #4]
    5a92:	2b08      	cmp	r3, #8
    5a94:	d107      	bne.n	5aa6 <DAC_SetDualChannelData+0x32>
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
    5a96:	887b      	ldrh	r3, [r7, #2]
    5a98:	ea4f 2203 	mov.w	r2, r3, lsl #8
    5a9c:	883b      	ldrh	r3, [r7, #0]
    5a9e:	ea42 0303 	orr.w	r3, r2, r3
    5aa2:	60fb      	str	r3, [r7, #12]
    5aa4:	e006      	b.n	5ab4 <DAC_SetDualChannelData+0x40>
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
    5aa6:	887b      	ldrh	r3, [r7, #2]
    5aa8:	ea4f 4203 	mov.w	r2, r3, lsl #16
    5aac:	883b      	ldrh	r3, [r7, #0]
    5aae:	ea42 0303 	orr.w	r3, r2, r3
    5ab2:	60fb      	str	r3, [r7, #12]
  }
  
  tmp = (uint32_t)DAC_BASE;
    5ab4:	4b07      	ldr	r3, [pc, #28]	; (5ad4 <DAC_SetDualChannelData+0x60>)
    5ab6:	60bb      	str	r3, [r7, #8]
  tmp += DHR12RD_OFFSET + DAC_Align;
    5ab8:	687a      	ldr	r2, [r7, #4]
    5aba:	68bb      	ldr	r3, [r7, #8]
    5abc:	18d3      	adds	r3, r2, r3
    5abe:	f103 0320 	add.w	r3, r3, #32
    5ac2:	60bb      	str	r3, [r7, #8]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
    5ac4:	68bb      	ldr	r3, [r7, #8]
    5ac6:	68fa      	ldr	r2, [r7, #12]
    5ac8:	601a      	str	r2, [r3, #0]
}
    5aca:	f107 0714 	add.w	r7, r7, #20
    5ace:	46bd      	mov	sp, r7
    5ad0:	bc80      	pop	{r7}
    5ad2:	4770      	bx	lr
    5ad4:	40007400 	.word	0x40007400

00005ad8 <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
    5ad8:	b480      	push	{r7}
    5ada:	b085      	sub	sp, #20
    5adc:	af00      	add	r7, sp, #0
    5ade:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
    5ae0:	f04f 0300 	mov.w	r3, #0
    5ae4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
    5ae6:	4b09      	ldr	r3, [pc, #36]	; (5b0c <DAC_GetDataOutputValue+0x34>)
    5ae8:	60fb      	str	r3, [r7, #12]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
    5aea:	687b      	ldr	r3, [r7, #4]
    5aec:	ea4f 0293 	mov.w	r2, r3, lsr #2
    5af0:	68fb      	ldr	r3, [r7, #12]
    5af2:	18d3      	adds	r3, r2, r3
    5af4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
    5af8:	60fb      	str	r3, [r7, #12]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
    5afa:	68fb      	ldr	r3, [r7, #12]
    5afc:	681b      	ldr	r3, [r3, #0]
    5afe:	b29b      	uxth	r3, r3
}
    5b00:	4618      	mov	r0, r3
    5b02:	f107 0714 	add.w	r7, r7, #20
    5b06:	46bd      	mov	sp, r7
    5b08:	bc80      	pop	{r7}
    5b0a:	4770      	bx	lr
    5b0c:	40007400 	.word	0x40007400

00005b10 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
    5b10:	b480      	push	{r7}
    5b12:	b083      	sub	sp, #12
    5b14:	af00      	add	r7, sp, #0
    5b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
    5b18:	4a05      	ldr	r2, [pc, #20]	; (5b30 <NVIC_PriorityGroupConfig+0x20>)
    5b1a:	687b      	ldr	r3, [r7, #4]
    5b1c:	f043 63be 	orr.w	r3, r3, #99614720	; 0x5f00000
    5b20:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
    5b24:	60d3      	str	r3, [r2, #12]
}
    5b26:	f107 070c 	add.w	r7, r7, #12
    5b2a:	46bd      	mov	sp, r7
    5b2c:	bc80      	pop	{r7}
    5b2e:	4770      	bx	lr
    5b30:	e000ed00 	.word	0xe000ed00

00005b34 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
    5b34:	b480      	push	{r7}
    5b36:	b087      	sub	sp, #28
    5b38:	af00      	add	r7, sp, #0
    5b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
    5b3c:	f04f 0300 	mov.w	r3, #0
    5b40:	617b      	str	r3, [r7, #20]
    5b42:	f04f 0300 	mov.w	r3, #0
    5b46:	613b      	str	r3, [r7, #16]
    5b48:	f04f 030f 	mov.w	r3, #15
    5b4c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
    5b4e:	687b      	ldr	r3, [r7, #4]
    5b50:	78db      	ldrb	r3, [r3, #3]
    5b52:	2b00      	cmp	r3, #0
    5b54:	d03f      	beq.n	5bd6 <NVIC_Init+0xa2>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    5b56:	4b2b      	ldr	r3, [pc, #172]	; (5c04 <NVIC_Init+0xd0>)
    5b58:	68db      	ldr	r3, [r3, #12]
    5b5a:	ea6f 0303 	mvn.w	r3, r3
    5b5e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    5b62:	ea4f 2313 	mov.w	r3, r3, lsr #8
    5b66:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
    5b68:	697b      	ldr	r3, [r7, #20]
    5b6a:	f1c3 0304 	rsb	r3, r3, #4
    5b6e:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
    5b70:	697b      	ldr	r3, [r7, #20]
    5b72:	68fa      	ldr	r2, [r7, #12]
    5b74:	fa22 f303 	lsr.w	r3, r2, r3
    5b78:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    5b7a:	687b      	ldr	r3, [r7, #4]
    5b7c:	785b      	ldrb	r3, [r3, #1]
    5b7e:	461a      	mov	r2, r3
    5b80:	693b      	ldr	r3, [r7, #16]
    5b82:	fa02 f303 	lsl.w	r3, r2, r3
    5b86:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    5b88:	687b      	ldr	r3, [r7, #4]
    5b8a:	789b      	ldrb	r3, [r3, #2]
    5b8c:	461a      	mov	r2, r3
    5b8e:	68fb      	ldr	r3, [r7, #12]
    5b90:	ea02 0303 	and.w	r3, r2, r3
    5b94:	697a      	ldr	r2, [r7, #20]
    5b96:	ea42 0303 	orr.w	r3, r2, r3
    5b9a:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
    5b9c:	697b      	ldr	r3, [r7, #20]
    5b9e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5ba2:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    5ba4:	4918      	ldr	r1, [pc, #96]	; (5c08 <NVIC_Init+0xd4>)
    5ba6:	687b      	ldr	r3, [r7, #4]
    5ba8:	781b      	ldrb	r3, [r3, #0]
    5baa:	697a      	ldr	r2, [r7, #20]
    5bac:	b2d2      	uxtb	r2, r2
    5bae:	18cb      	adds	r3, r1, r3
    5bb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5bb4:	4b14      	ldr	r3, [pc, #80]	; (5c08 <NVIC_Init+0xd4>)
    5bb6:	687a      	ldr	r2, [r7, #4]
    5bb8:	7812      	ldrb	r2, [r2, #0]
    5bba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    5bbe:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5bc0:	6879      	ldr	r1, [r7, #4]
    5bc2:	7809      	ldrb	r1, [r1, #0]
    5bc4:	f001 011f 	and.w	r1, r1, #31
    5bc8:	f04f 0001 	mov.w	r0, #1
    5bcc:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    5bd4:	e011      	b.n	5bfa <NVIC_Init+0xc6>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5bd6:	4b0c      	ldr	r3, [pc, #48]	; (5c08 <NVIC_Init+0xd4>)
    5bd8:	687a      	ldr	r2, [r7, #4]
    5bda:	7812      	ldrb	r2, [r2, #0]
    5bdc:	ea4f 1252 	mov.w	r2, r2, lsr #5
    5be0:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
    5be2:	6879      	ldr	r1, [r7, #4]
    5be4:	7809      	ldrb	r1, [r1, #0]
    5be6:	f001 011f 	and.w	r1, r1, #31
    5bea:	f04f 0001 	mov.w	r0, #1
    5bee:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
    5bf2:	f102 0220 	add.w	r2, r2, #32
    5bf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
    5bfa:	f107 071c 	add.w	r7, r7, #28
    5bfe:	46bd      	mov	sp, r7
    5c00:	bc80      	pop	{r7}
    5c02:	4770      	bx	lr
    5c04:	e000ed00 	.word	0xe000ed00
    5c08:	e000e100 	.word	0xe000e100

00005c0c <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
    5c0c:	b480      	push	{r7}
    5c0e:	b083      	sub	sp, #12
    5c10:	af00      	add	r7, sp, #0
    5c12:	6078      	str	r0, [r7, #4]
    5c14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
    5c16:	4a07      	ldr	r2, [pc, #28]	; (5c34 <NVIC_SetVectorTable+0x28>)
    5c18:	683b      	ldr	r3, [r7, #0]
    5c1a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    5c1e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    5c22:	6879      	ldr	r1, [r7, #4]
    5c24:	430b      	orrs	r3, r1
    5c26:	6093      	str	r3, [r2, #8]
}
    5c28:	f107 070c 	add.w	r7, r7, #12
    5c2c:	46bd      	mov	sp, r7
    5c2e:	bc80      	pop	{r7}
    5c30:	4770      	bx	lr
    5c32:	bf00      	nop
    5c34:	e000ed00 	.word	0xe000ed00

00005c38 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
    5c38:	b480      	push	{r7}
    5c3a:	b083      	sub	sp, #12
    5c3c:	af00      	add	r7, sp, #0
    5c3e:	4602      	mov	r2, r0
    5c40:	460b      	mov	r3, r1
    5c42:	71fa      	strb	r2, [r7, #7]
    5c44:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
    5c46:	79bb      	ldrb	r3, [r7, #6]
    5c48:	2b00      	cmp	r3, #0
    5c4a:	d007      	beq.n	5c5c <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
    5c4c:	4b0a      	ldr	r3, [pc, #40]	; (5c78 <NVIC_SystemLPConfig+0x40>)
    5c4e:	4a0a      	ldr	r2, [pc, #40]	; (5c78 <NVIC_SystemLPConfig+0x40>)
    5c50:	6911      	ldr	r1, [r2, #16]
    5c52:	79fa      	ldrb	r2, [r7, #7]
    5c54:	ea41 0202 	orr.w	r2, r1, r2
    5c58:	611a      	str	r2, [r3, #16]
    5c5a:	e008      	b.n	5c6e <NVIC_SystemLPConfig+0x36>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
    5c5c:	4b06      	ldr	r3, [pc, #24]	; (5c78 <NVIC_SystemLPConfig+0x40>)
    5c5e:	4a06      	ldr	r2, [pc, #24]	; (5c78 <NVIC_SystemLPConfig+0x40>)
    5c60:	6911      	ldr	r1, [r2, #16]
    5c62:	79fa      	ldrb	r2, [r7, #7]
    5c64:	ea6f 0202 	mvn.w	r2, r2
    5c68:	ea01 0202 	and.w	r2, r1, r2
    5c6c:	611a      	str	r2, [r3, #16]
  }
}
    5c6e:	f107 070c 	add.w	r7, r7, #12
    5c72:	46bd      	mov	sp, r7
    5c74:	bc80      	pop	{r7}
    5c76:	4770      	bx	lr
    5c78:	e000ed00 	.word	0xe000ed00

00005c7c <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
    5c7c:	b480      	push	{r7}
    5c7e:	b083      	sub	sp, #12
    5c80:	af00      	add	r7, sp, #0
    5c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
    5c84:	687b      	ldr	r3, [r7, #4]
    5c86:	2b04      	cmp	r3, #4
    5c88:	d106      	bne.n	5c98 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
    5c8a:	4b09      	ldr	r3, [pc, #36]	; (5cb0 <SysTick_CLKSourceConfig+0x34>)
    5c8c:	4a08      	ldr	r2, [pc, #32]	; (5cb0 <SysTick_CLKSourceConfig+0x34>)
    5c8e:	6812      	ldr	r2, [r2, #0]
    5c90:	f042 0204 	orr.w	r2, r2, #4
    5c94:	601a      	str	r2, [r3, #0]
    5c96:	e005      	b.n	5ca4 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
    5c98:	4b05      	ldr	r3, [pc, #20]	; (5cb0 <SysTick_CLKSourceConfig+0x34>)
    5c9a:	4a05      	ldr	r2, [pc, #20]	; (5cb0 <SysTick_CLKSourceConfig+0x34>)
    5c9c:	6812      	ldr	r2, [r2, #0]
    5c9e:	f022 0204 	bic.w	r2, r2, #4
    5ca2:	601a      	str	r2, [r3, #0]
  }
}
    5ca4:	f107 070c 	add.w	r7, r7, #12
    5ca8:	46bd      	mov	sp, r7
    5caa:	bc80      	pop	{r7}
    5cac:	4770      	bx	lr
    5cae:	bf00      	nop
    5cb0:	e000e010 	.word	0xe000e010

00005cb4 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

signed portBASE_TYPE xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, unsigned portBASE_TYPE uxPriority, unsigned portBASE_TYPE uxIndex )
{
    5cb4:	b580      	push	{r7, lr}
    5cb6:	b086      	sub	sp, #24
    5cb8:	af00      	add	r7, sp, #0
    5cba:	60f8      	str	r0, [r7, #12]
    5cbc:	60b9      	str	r1, [r7, #8]
    5cbe:	607a      	str	r2, [r7, #4]
signed portBASE_TYPE xReturn;
corCRCB *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( corCRCB * ) pvPortMalloc( sizeof( corCRCB ) );
    5cc0:	f04f 0038 	mov.w	r0, #56	; 0x38
    5cc4:	f7fa fa22 	bl	10c <pvPortMalloc>
    5cc8:	4603      	mov	r3, r0
    5cca:	613b      	str	r3, [r7, #16]
	if( pxCoRoutine )
    5ccc:	693b      	ldr	r3, [r7, #16]
    5cce:	2b00      	cmp	r3, #0
    5cd0:	d052      	beq.n	5d78 <xCoRoutineCreate+0xc4>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
    5cd2:	4b2e      	ldr	r3, [pc, #184]	; (5d8c <xCoRoutineCreate+0xd8>)
    5cd4:	681b      	ldr	r3, [r3, #0]
    5cd6:	2b00      	cmp	r3, #0
    5cd8:	d104      	bne.n	5ce4 <xCoRoutineCreate+0x30>
		{
			pxCurrentCoRoutine = pxCoRoutine;
    5cda:	4b2c      	ldr	r3, [pc, #176]	; (5d8c <xCoRoutineCreate+0xd8>)
    5cdc:	693a      	ldr	r2, [r7, #16]
    5cde:	601a      	str	r2, [r3, #0]
			prvInitialiseCoRoutineLists();
    5ce0:	f000 f9cc 	bl	607c <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
    5ce4:	68bb      	ldr	r3, [r7, #8]
    5ce6:	2b01      	cmp	r3, #1
    5ce8:	d902      	bls.n	5cf0 <xCoRoutineCreate+0x3c>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
    5cea:	f04f 0301 	mov.w	r3, #1
    5cee:	60bb      	str	r3, [r7, #8]
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
    5cf0:	693b      	ldr	r3, [r7, #16]
    5cf2:	f04f 0200 	mov.w	r2, #0
    5cf6:	869a      	strh	r2, [r3, #52]	; 0x34
		pxCoRoutine->uxPriority = uxPriority;
    5cf8:	693b      	ldr	r3, [r7, #16]
    5cfa:	68ba      	ldr	r2, [r7, #8]
    5cfc:	62da      	str	r2, [r3, #44]	; 0x2c
		pxCoRoutine->uxIndex = uxIndex;
    5cfe:	693b      	ldr	r3, [r7, #16]
    5d00:	687a      	ldr	r2, [r7, #4]
    5d02:	631a      	str	r2, [r3, #48]	; 0x30
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
    5d04:	693b      	ldr	r3, [r7, #16]
    5d06:	68fa      	ldr	r2, [r7, #12]
    5d08:	601a      	str	r2, [r3, #0]

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
    5d0a:	693b      	ldr	r3, [r7, #16]
    5d0c:	f103 0304 	add.w	r3, r3, #4
    5d10:	4618      	mov	r0, r3
    5d12:	f000 fa3f 	bl	6194 <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
    5d16:	693b      	ldr	r3, [r7, #16]
    5d18:	f103 0318 	add.w	r3, r3, #24
    5d1c:	4618      	mov	r0, r3
    5d1e:	f000 fa39 	bl	6194 <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the xListItem.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
    5d22:	693b      	ldr	r3, [r7, #16]
    5d24:	693a      	ldr	r2, [r7, #16]
    5d26:	611a      	str	r2, [r3, #16]
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
    5d28:	693b      	ldr	r3, [r7, #16]
    5d2a:	693a      	ldr	r2, [r7, #16]
    5d2c:	625a      	str	r2, [r3, #36]	; 0x24
	
		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    5d2e:	68bb      	ldr	r3, [r7, #8]
    5d30:	f1c3 0205 	rsb	r2, r3, #5
    5d34:	693b      	ldr	r3, [r7, #16]
    5d36:	619a      	str	r2, [r3, #24]
		
		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
    5d38:	693b      	ldr	r3, [r7, #16]
    5d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5d3c:	4b14      	ldr	r3, [pc, #80]	; (5d90 <xCoRoutineCreate+0xdc>)
    5d3e:	681b      	ldr	r3, [r3, #0]
    5d40:	429a      	cmp	r2, r3
    5d42:	d903      	bls.n	5d4c <xCoRoutineCreate+0x98>
    5d44:	693b      	ldr	r3, [r7, #16]
    5d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5d48:	4b11      	ldr	r3, [pc, #68]	; (5d90 <xCoRoutineCreate+0xdc>)
    5d4a:	601a      	str	r2, [r3, #0]
    5d4c:	693b      	ldr	r3, [r7, #16]
    5d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5d50:	4613      	mov	r3, r2
    5d52:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5d56:	189b      	adds	r3, r3, r2
    5d58:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5d5c:	461a      	mov	r2, r3
    5d5e:	4b0d      	ldr	r3, [pc, #52]	; (5d94 <xCoRoutineCreate+0xe0>)
    5d60:	18d2      	adds	r2, r2, r3
    5d62:	693b      	ldr	r3, [r7, #16]
    5d64:	f103 0304 	add.w	r3, r3, #4
    5d68:	4610      	mov	r0, r2
    5d6a:	4619      	mov	r1, r3
    5d6c:	f000 fa20 	bl	61b0 <vListInsertEnd>

		xReturn = pdPASS;
    5d70:	f04f 0301 	mov.w	r3, #1
    5d74:	617b      	str	r3, [r7, #20]
    5d76:	e002      	b.n	5d7e <xCoRoutineCreate+0xca>
	}
	else
	{		
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    5d78:	f04f 33ff 	mov.w	r3, #4294967295
    5d7c:	617b      	str	r3, [r7, #20]
	}
	
	return xReturn;	
    5d7e:	697b      	ldr	r3, [r7, #20]
}
    5d80:	4618      	mov	r0, r3
    5d82:	f107 0718 	add.w	r7, r7, #24
    5d86:	46bd      	mov	sp, r7
    5d88:	bd80      	pop	{r7, pc}
    5d8a:	bf00      	nop
    5d8c:	200044b4 	.word	0x200044b4
    5d90:	200044b8 	.word	0x200044b8
    5d94:	20004448 	.word	0x20004448

00005d98 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( portTickType xTicksToDelay, xList *pxEventList )
{
    5d98:	b580      	push	{r7, lr}
    5d9a:	b084      	sub	sp, #16
    5d9c:	af00      	add	r7, sp, #0
    5d9e:	6078      	str	r0, [r7, #4]
    5da0:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
    5da2:	4b1c      	ldr	r3, [pc, #112]	; (5e14 <vCoRoutineAddToDelayedList+0x7c>)
    5da4:	681a      	ldr	r2, [r3, #0]
    5da6:	687b      	ldr	r3, [r7, #4]
    5da8:	18d3      	adds	r3, r2, r3
    5daa:	60fb      	str	r3, [r7, #12]

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	vListRemove( ( xListItem * ) &( pxCurrentCoRoutine->xGenericListItem ) );
    5dac:	4b1a      	ldr	r3, [pc, #104]	; (5e18 <vCoRoutineAddToDelayedList+0x80>)
    5dae:	681b      	ldr	r3, [r3, #0]
    5db0:	f103 0304 	add.w	r3, r3, #4
    5db4:	4618      	mov	r0, r3
    5db6:	f000 fa5d 	bl	6274 <vListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
    5dba:	4b17      	ldr	r3, [pc, #92]	; (5e18 <vCoRoutineAddToDelayedList+0x80>)
    5dbc:	681b      	ldr	r3, [r3, #0]
    5dbe:	68fa      	ldr	r2, [r7, #12]
    5dc0:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xCoRoutineTickCount )
    5dc2:	4b14      	ldr	r3, [pc, #80]	; (5e14 <vCoRoutineAddToDelayedList+0x7c>)
    5dc4:	681b      	ldr	r3, [r3, #0]
    5dc6:	68fa      	ldr	r2, [r7, #12]
    5dc8:	429a      	cmp	r2, r3
    5dca:	d20a      	bcs.n	5de2 <vCoRoutineAddToDelayedList+0x4a>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedCoRoutineList, ( xListItem * ) &( pxCurrentCoRoutine->xGenericListItem ) );
    5dcc:	4b13      	ldr	r3, [pc, #76]	; (5e1c <vCoRoutineAddToDelayedList+0x84>)
    5dce:	681a      	ldr	r2, [r3, #0]
    5dd0:	4b11      	ldr	r3, [pc, #68]	; (5e18 <vCoRoutineAddToDelayedList+0x80>)
    5dd2:	681b      	ldr	r3, [r3, #0]
    5dd4:	f103 0304 	add.w	r3, r3, #4
    5dd8:	4610      	mov	r0, r2
    5dda:	4619      	mov	r1, r3
    5ddc:	f000 fa10 	bl	6200 <vListInsert>
    5de0:	e009      	b.n	5df6 <vCoRoutineAddToDelayedList+0x5e>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( xList * ) pxDelayedCoRoutineList, ( xListItem * ) &( pxCurrentCoRoutine->xGenericListItem ) );
    5de2:	4b0f      	ldr	r3, [pc, #60]	; (5e20 <vCoRoutineAddToDelayedList+0x88>)
    5de4:	681a      	ldr	r2, [r3, #0]
    5de6:	4b0c      	ldr	r3, [pc, #48]	; (5e18 <vCoRoutineAddToDelayedList+0x80>)
    5de8:	681b      	ldr	r3, [r3, #0]
    5dea:	f103 0304 	add.w	r3, r3, #4
    5dee:	4610      	mov	r0, r2
    5df0:	4619      	mov	r1, r3
    5df2:	f000 fa05 	bl	6200 <vListInsert>
	}

	if( pxEventList )
    5df6:	683b      	ldr	r3, [r7, #0]
    5df8:	2b00      	cmp	r3, #0
    5dfa:	d007      	beq.n	5e0c <vCoRoutineAddToDelayedList+0x74>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
    5dfc:	4b06      	ldr	r3, [pc, #24]	; (5e18 <vCoRoutineAddToDelayedList+0x80>)
    5dfe:	681b      	ldr	r3, [r3, #0]
    5e00:	f103 0318 	add.w	r3, r3, #24
    5e04:	6838      	ldr	r0, [r7, #0]
    5e06:	4619      	mov	r1, r3
    5e08:	f000 f9fa 	bl	6200 <vListInsert>
	}
}
    5e0c:	f107 0710 	add.w	r7, r7, #16
    5e10:	46bd      	mov	sp, r7
    5e12:	bd80      	pop	{r7, pc}
    5e14:	200044bc 	.word	0x200044bc
    5e18:	200044b4 	.word	0x200044b4
    5e1c:	2000449c 	.word	0x2000449c
    5e20:	20004498 	.word	0x20004498

00005e24 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
    5e24:	b580      	push	{r7, lr}
    5e26:	b082      	sub	sp, #8
    5e28:	af00      	add	r7, sp, #0
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
    5e2a:	e033      	b.n	5e94 <prvCheckPendingReadyList+0x70>
	{
		corCRCB *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
    5e2c:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    5e30:	f380 8811 	msr	BASEPRI, r0
		{	
			pxUnblockedCRCB = ( corCRCB * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );			
    5e34:	4b1b      	ldr	r3, [pc, #108]	; (5ea4 <prvCheckPendingReadyList+0x80>)
    5e36:	68db      	ldr	r3, [r3, #12]
    5e38:	68db      	ldr	r3, [r3, #12]
    5e3a:	607b      	str	r3, [r7, #4]
			vListRemove( &( pxUnblockedCRCB->xEventListItem ) );
    5e3c:	687b      	ldr	r3, [r7, #4]
    5e3e:	f103 0318 	add.w	r3, r3, #24
    5e42:	4618      	mov	r0, r3
    5e44:	f000 fa16 	bl	6274 <vListRemove>
		}
		portENABLE_INTERRUPTS();
    5e48:	f04f 0000 	mov.w	r0, #0
    5e4c:	f380 8811 	msr	BASEPRI, r0

		vListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
    5e50:	687b      	ldr	r3, [r7, #4]
    5e52:	f103 0304 	add.w	r3, r3, #4
    5e56:	4618      	mov	r0, r3
    5e58:	f000 fa0c 	bl	6274 <vListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );	
    5e5c:	687b      	ldr	r3, [r7, #4]
    5e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5e60:	4b11      	ldr	r3, [pc, #68]	; (5ea8 <prvCheckPendingReadyList+0x84>)
    5e62:	681b      	ldr	r3, [r3, #0]
    5e64:	429a      	cmp	r2, r3
    5e66:	d903      	bls.n	5e70 <prvCheckPendingReadyList+0x4c>
    5e68:	687b      	ldr	r3, [r7, #4]
    5e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5e6c:	4b0e      	ldr	r3, [pc, #56]	; (5ea8 <prvCheckPendingReadyList+0x84>)
    5e6e:	601a      	str	r2, [r3, #0]
    5e70:	687b      	ldr	r3, [r7, #4]
    5e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5e74:	4613      	mov	r3, r2
    5e76:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5e7a:	189b      	adds	r3, r3, r2
    5e7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5e80:	461a      	mov	r2, r3
    5e82:	4b0a      	ldr	r3, [pc, #40]	; (5eac <prvCheckPendingReadyList+0x88>)
    5e84:	18d2      	adds	r2, r2, r3
    5e86:	687b      	ldr	r3, [r7, #4]
    5e88:	f103 0304 	add.w	r3, r3, #4
    5e8c:	4610      	mov	r0, r2
    5e8e:	4619      	mov	r1, r3
    5e90:	f000 f98e 	bl	61b0 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
    5e94:	4b03      	ldr	r3, [pc, #12]	; (5ea4 <prvCheckPendingReadyList+0x80>)
    5e96:	681b      	ldr	r3, [r3, #0]
    5e98:	2b00      	cmp	r3, #0
    5e9a:	d1c7      	bne.n	5e2c <prvCheckPendingReadyList+0x8>
		portENABLE_INTERRUPTS();

		vListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );	
	}
}
    5e9c:	f107 0708 	add.w	r7, r7, #8
    5ea0:	46bd      	mov	sp, r7
    5ea2:	bd80      	pop	{r7, pc}
    5ea4:	200044a0 	.word	0x200044a0
    5ea8:	200044b8 	.word	0x200044b8
    5eac:	20004448 	.word	0x20004448

00005eb0 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
    5eb0:	b580      	push	{r7, lr}
    5eb2:	b082      	sub	sp, #8
    5eb4:	af00      	add	r7, sp, #0
corCRCB *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
    5eb6:	f001 fa73 	bl	73a0 <xTaskGetTickCount>
    5eba:	4602      	mov	r2, r0
    5ebc:	4b3a      	ldr	r3, [pc, #232]	; (5fa8 <prvCheckDelayedList+0xf8>)
    5ebe:	681b      	ldr	r3, [r3, #0]
    5ec0:	1ad2      	subs	r2, r2, r3
    5ec2:	4b3a      	ldr	r3, [pc, #232]	; (5fac <prvCheckDelayedList+0xfc>)
    5ec4:	601a      	str	r2, [r3, #0]
	while( xPassedTicks )
    5ec6:	e062      	b.n	5f8e <prvCheckDelayedList+0xde>
	{
		xCoRoutineTickCount++;
    5ec8:	4b39      	ldr	r3, [pc, #228]	; (5fb0 <prvCheckDelayedList+0x100>)
    5eca:	681b      	ldr	r3, [r3, #0]
    5ecc:	f103 0201 	add.w	r2, r3, #1
    5ed0:	4b37      	ldr	r3, [pc, #220]	; (5fb0 <prvCheckDelayedList+0x100>)
    5ed2:	601a      	str	r2, [r3, #0]
		xPassedTicks--;
    5ed4:	4b35      	ldr	r3, [pc, #212]	; (5fac <prvCheckDelayedList+0xfc>)
    5ed6:	681b      	ldr	r3, [r3, #0]
    5ed8:	f103 32ff 	add.w	r2, r3, #4294967295
    5edc:	4b33      	ldr	r3, [pc, #204]	; (5fac <prvCheckDelayedList+0xfc>)
    5ede:	601a      	str	r2, [r3, #0]

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
    5ee0:	4b33      	ldr	r3, [pc, #204]	; (5fb0 <prvCheckDelayedList+0x100>)
    5ee2:	681b      	ldr	r3, [r3, #0]
    5ee4:	2b00      	cmp	r3, #0
    5ee6:	d14a      	bne.n	5f7e <prvCheckDelayedList+0xce>
		{
			xList * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
    5ee8:	4b32      	ldr	r3, [pc, #200]	; (5fb4 <prvCheckDelayedList+0x104>)
    5eea:	681b      	ldr	r3, [r3, #0]
    5eec:	607b      	str	r3, [r7, #4]
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
    5eee:	4b32      	ldr	r3, [pc, #200]	; (5fb8 <prvCheckDelayedList+0x108>)
    5ef0:	681a      	ldr	r2, [r3, #0]
    5ef2:	4b30      	ldr	r3, [pc, #192]	; (5fb4 <prvCheckDelayedList+0x104>)
    5ef4:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedCoRoutineList = pxTemp;
    5ef6:	4b30      	ldr	r3, [pc, #192]	; (5fb8 <prvCheckDelayedList+0x108>)
    5ef8:	687a      	ldr	r2, [r7, #4]
    5efa:	601a      	str	r2, [r3, #0]
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
    5efc:	e040      	b.n	5f80 <prvCheckDelayedList+0xd0>
		{
			pxCRCB = ( corCRCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
    5efe:	4b2d      	ldr	r3, [pc, #180]	; (5fb4 <prvCheckDelayedList+0x104>)
    5f00:	681b      	ldr	r3, [r3, #0]
    5f02:	68db      	ldr	r3, [r3, #12]
    5f04:	68db      	ldr	r3, [r3, #12]
    5f06:	603b      	str	r3, [r7, #0]

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )				
    5f08:	683b      	ldr	r3, [r7, #0]
    5f0a:	685a      	ldr	r2, [r3, #4]
    5f0c:	4b28      	ldr	r3, [pc, #160]	; (5fb0 <prvCheckDelayedList+0x100>)
    5f0e:	681b      	ldr	r3, [r3, #0]
    5f10:	429a      	cmp	r2, r3
    5f12:	d83b      	bhi.n	5f8c <prvCheckDelayedList+0xdc>
			{			
				/* Timeout not yet expired. */																			
				break;																				
			}																						

			portDISABLE_INTERRUPTS();
    5f14:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    5f18:	f380 8811 	msr	BASEPRI, r0
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				vListRemove( &( pxCRCB->xGenericListItem ) );											
    5f1c:	683b      	ldr	r3, [r7, #0]
    5f1e:	f103 0304 	add.w	r3, r3, #4
    5f22:	4618      	mov	r0, r3
    5f24:	f000 f9a6 	bl	6274 <vListRemove>

				/* Is the co-routine waiting on an event also? */												
				if( pxCRCB->xEventListItem.pvContainer )													
    5f28:	683b      	ldr	r3, [r7, #0]
    5f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f2c:	2b00      	cmp	r3, #0
    5f2e:	d005      	beq.n	5f3c <prvCheckDelayedList+0x8c>
				{															
					vListRemove( &( pxCRCB->xEventListItem ) );											
    5f30:	683b      	ldr	r3, [r7, #0]
    5f32:	f103 0318 	add.w	r3, r3, #24
    5f36:	4618      	mov	r0, r3
    5f38:	f000 f99c 	bl	6274 <vListRemove>
				}
			}
			portENABLE_INTERRUPTS();
    5f3c:	f04f 0000 	mov.w	r0, #0
    5f40:	f380 8811 	msr	BASEPRI, r0

			prvAddCoRoutineToReadyQueue( pxCRCB );													
    5f44:	683b      	ldr	r3, [r7, #0]
    5f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5f48:	4b1c      	ldr	r3, [pc, #112]	; (5fbc <prvCheckDelayedList+0x10c>)
    5f4a:	681b      	ldr	r3, [r3, #0]
    5f4c:	429a      	cmp	r2, r3
    5f4e:	d903      	bls.n	5f58 <prvCheckDelayedList+0xa8>
    5f50:	683b      	ldr	r3, [r7, #0]
    5f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5f54:	4b19      	ldr	r3, [pc, #100]	; (5fbc <prvCheckDelayedList+0x10c>)
    5f56:	601a      	str	r2, [r3, #0]
    5f58:	683b      	ldr	r3, [r7, #0]
    5f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    5f5c:	4613      	mov	r3, r2
    5f5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5f62:	189b      	adds	r3, r3, r2
    5f64:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5f68:	461a      	mov	r2, r3
    5f6a:	4b15      	ldr	r3, [pc, #84]	; (5fc0 <prvCheckDelayedList+0x110>)
    5f6c:	18d2      	adds	r2, r2, r3
    5f6e:	683b      	ldr	r3, [r7, #0]
    5f70:	f103 0304 	add.w	r3, r3, #4
    5f74:	4610      	mov	r0, r2
    5f76:	4619      	mov	r1, r3
    5f78:	f000 f91a 	bl	61b0 <vListInsertEnd>
    5f7c:	e000      	b.n	5f80 <prvCheckDelayedList+0xd0>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
    5f7e:	bf00      	nop
    5f80:	4b0c      	ldr	r3, [pc, #48]	; (5fb4 <prvCheckDelayedList+0x104>)
    5f82:	681b      	ldr	r3, [r3, #0]
    5f84:	681b      	ldr	r3, [r3, #0]
    5f86:	2b00      	cmp	r3, #0
    5f88:	d1b9      	bne.n	5efe <prvCheckDelayedList+0x4e>
    5f8a:	e000      	b.n	5f8e <prvCheckDelayedList+0xde>
			pxCRCB = ( corCRCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )				
			{			
				/* Timeout not yet expired. */																			
				break;																				
    5f8c:	bf00      	nop
static void prvCheckDelayedList( void )
{
corCRCB *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
    5f8e:	4b07      	ldr	r3, [pc, #28]	; (5fac <prvCheckDelayedList+0xfc>)
    5f90:	681b      	ldr	r3, [r3, #0]
    5f92:	2b00      	cmp	r3, #0
    5f94:	d198      	bne.n	5ec8 <prvCheckDelayedList+0x18>

			prvAddCoRoutineToReadyQueue( pxCRCB );													
		}																									
	}

	xLastTickCount = xCoRoutineTickCount;
    5f96:	4b06      	ldr	r3, [pc, #24]	; (5fb0 <prvCheckDelayedList+0x100>)
    5f98:	681a      	ldr	r2, [r3, #0]
    5f9a:	4b03      	ldr	r3, [pc, #12]	; (5fa8 <prvCheckDelayedList+0xf8>)
    5f9c:	601a      	str	r2, [r3, #0]
}
    5f9e:	f107 0708 	add.w	r7, r7, #8
    5fa2:	46bd      	mov	sp, r7
    5fa4:	bd80      	pop	{r7, pc}
    5fa6:	bf00      	nop
    5fa8:	200044c0 	.word	0x200044c0
    5fac:	200044c4 	.word	0x200044c4
    5fb0:	200044bc 	.word	0x200044bc
    5fb4:	20004498 	.word	0x20004498
    5fb8:	2000449c 	.word	0x2000449c
    5fbc:	200044b8 	.word	0x200044b8
    5fc0:	20004448 	.word	0x20004448

00005fc4 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
    5fc4:	b580      	push	{r7, lr}
    5fc6:	b082      	sub	sp, #8
    5fc8:	af00      	add	r7, sp, #0
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
    5fca:	f7ff ff2b 	bl	5e24 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
    5fce:	f7ff ff6f 	bl	5eb0 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
    5fd2:	e009      	b.n	5fe8 <vCoRoutineSchedule+0x24>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
    5fd4:	4b26      	ldr	r3, [pc, #152]	; (6070 <vCoRoutineSchedule+0xac>)
    5fd6:	681b      	ldr	r3, [r3, #0]
    5fd8:	2b00      	cmp	r3, #0
    5fda:	d043      	beq.n	6064 <vCoRoutineSchedule+0xa0>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
    5fdc:	4b24      	ldr	r3, [pc, #144]	; (6070 <vCoRoutineSchedule+0xac>)
    5fde:	681b      	ldr	r3, [r3, #0]
    5fe0:	f103 32ff 	add.w	r2, r3, #4294967295
    5fe4:	4b22      	ldr	r3, [pc, #136]	; (6070 <vCoRoutineSchedule+0xac>)
    5fe6:	601a      	str	r2, [r3, #0]

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
    5fe8:	4b21      	ldr	r3, [pc, #132]	; (6070 <vCoRoutineSchedule+0xac>)
    5fea:	681a      	ldr	r2, [r3, #0]
    5fec:	4613      	mov	r3, r2
    5fee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5ff2:	189b      	adds	r3, r3, r2
    5ff4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5ff8:	461a      	mov	r2, r3
    5ffa:	4b1e      	ldr	r3, [pc, #120]	; (6074 <vCoRoutineSchedule+0xb0>)
    5ffc:	18d3      	adds	r3, r2, r3
    5ffe:	681b      	ldr	r3, [r3, #0]
    6000:	2b00      	cmp	r3, #0
    6002:	d0e7      	beq.n	5fd4 <vCoRoutineSchedule+0x10>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
    6004:	4b1a      	ldr	r3, [pc, #104]	; (6070 <vCoRoutineSchedule+0xac>)
    6006:	681a      	ldr	r2, [r3, #0]
    6008:	4613      	mov	r3, r2
    600a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    600e:	189b      	adds	r3, r3, r2
    6010:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6014:	461a      	mov	r2, r3
    6016:	4b17      	ldr	r3, [pc, #92]	; (6074 <vCoRoutineSchedule+0xb0>)
    6018:	18d3      	adds	r3, r2, r3
    601a:	607b      	str	r3, [r7, #4]
    601c:	687b      	ldr	r3, [r7, #4]
    601e:	685b      	ldr	r3, [r3, #4]
    6020:	685a      	ldr	r2, [r3, #4]
    6022:	687b      	ldr	r3, [r7, #4]
    6024:	605a      	str	r2, [r3, #4]
    6026:	687b      	ldr	r3, [r7, #4]
    6028:	685a      	ldr	r2, [r3, #4]
    602a:	687b      	ldr	r3, [r7, #4]
    602c:	f103 0308 	add.w	r3, r3, #8
    6030:	429a      	cmp	r2, r3
    6032:	d104      	bne.n	603e <vCoRoutineSchedule+0x7a>
    6034:	687b      	ldr	r3, [r7, #4]
    6036:	685b      	ldr	r3, [r3, #4]
    6038:	685a      	ldr	r2, [r3, #4]
    603a:	687b      	ldr	r3, [r7, #4]
    603c:	605a      	str	r2, [r3, #4]
    603e:	687b      	ldr	r3, [r7, #4]
    6040:	685b      	ldr	r3, [r3, #4]
    6042:	68db      	ldr	r3, [r3, #12]
    6044:	461a      	mov	r2, r3
    6046:	4b0c      	ldr	r3, [pc, #48]	; (6078 <vCoRoutineSchedule+0xb4>)
    6048:	601a      	str	r2, [r3, #0]

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
    604a:	4b0b      	ldr	r3, [pc, #44]	; (6078 <vCoRoutineSchedule+0xb4>)
    604c:	681b      	ldr	r3, [r3, #0]
    604e:	681b      	ldr	r3, [r3, #0]
    6050:	4a09      	ldr	r2, [pc, #36]	; (6078 <vCoRoutineSchedule+0xb4>)
    6052:	6811      	ldr	r1, [r2, #0]
    6054:	4a08      	ldr	r2, [pc, #32]	; (6078 <vCoRoutineSchedule+0xb4>)
    6056:	6812      	ldr	r2, [r2, #0]
    6058:	6b12      	ldr	r2, [r2, #48]	; 0x30
    605a:	4608      	mov	r0, r1
    605c:	4611      	mov	r1, r2
    605e:	4798      	blx	r3

	return;
    6060:	bf00      	nop
    6062:	e000      	b.n	6066 <vCoRoutineSchedule+0xa2>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
    6064:	bf00      	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
    6066:	f107 0708 	add.w	r7, r7, #8
    606a:	46bd      	mov	sp, r7
    606c:	bd80      	pop	{r7, pc}
    606e:	bf00      	nop
    6070:	200044b8 	.word	0x200044b8
    6074:	20004448 	.word	0x20004448
    6078:	200044b4 	.word	0x200044b4

0000607c <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
    607c:	b580      	push	{r7, lr}
    607e:	b082      	sub	sp, #8
    6080:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
    6082:	f04f 0300 	mov.w	r3, #0
    6086:	607b      	str	r3, [r7, #4]
    6088:	e010      	b.n	60ac <prvInitialiseCoRoutineLists+0x30>
	{
		vListInitialise( ( xList * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
    608a:	687a      	ldr	r2, [r7, #4]
    608c:	4613      	mov	r3, r2
    608e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6092:	189b      	adds	r3, r3, r2
    6094:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6098:	461a      	mov	r2, r3
    609a:	4b0f      	ldr	r3, [pc, #60]	; (60d8 <prvInitialiseCoRoutineLists+0x5c>)
    609c:	18d3      	adds	r3, r2, r3
    609e:	4618      	mov	r0, r3
    60a0:	f000 f854 	bl	614c <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
    60a4:	687b      	ldr	r3, [r7, #4]
    60a6:	f103 0301 	add.w	r3, r3, #1
    60aa:	607b      	str	r3, [r7, #4]
    60ac:	687b      	ldr	r3, [r7, #4]
    60ae:	2b01      	cmp	r3, #1
    60b0:	d9eb      	bls.n	608a <prvInitialiseCoRoutineLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedCoRoutineList1 );
    60b2:	480a      	ldr	r0, [pc, #40]	; (60dc <prvInitialiseCoRoutineLists+0x60>)
    60b4:	f000 f84a 	bl	614c <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedCoRoutineList2 );
    60b8:	4809      	ldr	r0, [pc, #36]	; (60e0 <prvInitialiseCoRoutineLists+0x64>)
    60ba:	f000 f847 	bl	614c <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyCoRoutineList );
    60be:	4809      	ldr	r0, [pc, #36]	; (60e4 <prvInitialiseCoRoutineLists+0x68>)
    60c0:	f000 f844 	bl	614c <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
    60c4:	4b08      	ldr	r3, [pc, #32]	; (60e8 <prvInitialiseCoRoutineLists+0x6c>)
    60c6:	4a05      	ldr	r2, [pc, #20]	; (60dc <prvInitialiseCoRoutineLists+0x60>)
    60c8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
    60ca:	4b08      	ldr	r3, [pc, #32]	; (60ec <prvInitialiseCoRoutineLists+0x70>)
    60cc:	4a04      	ldr	r2, [pc, #16]	; (60e0 <prvInitialiseCoRoutineLists+0x64>)
    60ce:	601a      	str	r2, [r3, #0]
}
    60d0:	f107 0708 	add.w	r7, r7, #8
    60d4:	46bd      	mov	sp, r7
    60d6:	bd80      	pop	{r7, pc}
    60d8:	20004448 	.word	0x20004448
    60dc:	20004470 	.word	0x20004470
    60e0:	20004484 	.word	0x20004484
    60e4:	200044a0 	.word	0x200044a0
    60e8:	20004498 	.word	0x20004498
    60ec:	2000449c 	.word	0x2000449c

000060f0 <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xCoRoutineRemoveFromEventList( const xList *pxEventList )
{
    60f0:	b580      	push	{r7, lr}
    60f2:	b084      	sub	sp, #16
    60f4:	af00      	add	r7, sp, #0
    60f6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( corCRCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    60f8:	687b      	ldr	r3, [r7, #4]
    60fa:	68db      	ldr	r3, [r3, #12]
    60fc:	68db      	ldr	r3, [r3, #12]
    60fe:	60bb      	str	r3, [r7, #8]
	vListRemove( &( pxUnblockedCRCB->xEventListItem ) );
    6100:	68bb      	ldr	r3, [r7, #8]
    6102:	f103 0318 	add.w	r3, r3, #24
    6106:	4618      	mov	r0, r3
    6108:	f000 f8b4 	bl	6274 <vListRemove>
	vListInsertEnd( ( xList * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
    610c:	68bb      	ldr	r3, [r7, #8]
    610e:	f103 0318 	add.w	r3, r3, #24
    6112:	480c      	ldr	r0, [pc, #48]	; (6144 <xCoRoutineRemoveFromEventList+0x54>)
    6114:	4619      	mov	r1, r3
    6116:	f000 f84b 	bl	61b0 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
    611a:	68bb      	ldr	r3, [r7, #8]
    611c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    611e:	4b0a      	ldr	r3, [pc, #40]	; (6148 <xCoRoutineRemoveFromEventList+0x58>)
    6120:	681b      	ldr	r3, [r3, #0]
    6122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6124:	429a      	cmp	r2, r3
    6126:	d303      	bcc.n	6130 <xCoRoutineRemoveFromEventList+0x40>
	{
		xReturn = pdTRUE;
    6128:	f04f 0301 	mov.w	r3, #1
    612c:	60fb      	str	r3, [r7, #12]
    612e:	e002      	b.n	6136 <xCoRoutineRemoveFromEventList+0x46>
	}
	else
	{
		xReturn = pdFALSE;
    6130:	f04f 0300 	mov.w	r3, #0
    6134:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    6136:	68fb      	ldr	r3, [r7, #12]
}
    6138:	4618      	mov	r0, r3
    613a:	f107 0710 	add.w	r7, r7, #16
    613e:	46bd      	mov	sp, r7
    6140:	bd80      	pop	{r7, pc}
    6142:	bf00      	nop
    6144:	200044a0 	.word	0x200044a0
    6148:	200044b4 	.word	0x200044b4

0000614c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
    614c:	b480      	push	{r7}
    614e:	b083      	sub	sp, #12
    6150:	af00      	add	r7, sp, #0
    6152:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    6154:	687b      	ldr	r3, [r7, #4]
    6156:	f103 0308 	add.w	r3, r3, #8
    615a:	461a      	mov	r2, r3
    615c:	687b      	ldr	r3, [r7, #4]
    615e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    6160:	687b      	ldr	r3, [r7, #4]
    6162:	f04f 32ff 	mov.w	r2, #4294967295
    6166:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
    6168:	687b      	ldr	r3, [r7, #4]
    616a:	f103 0308 	add.w	r3, r3, #8
    616e:	461a      	mov	r2, r3
    6170:	687b      	ldr	r3, [r7, #4]
    6172:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
    6174:	687b      	ldr	r3, [r7, #4]
    6176:	f103 0308 	add.w	r3, r3, #8
    617a:	461a      	mov	r2, r3
    617c:	687b      	ldr	r3, [r7, #4]
    617e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
    6180:	687b      	ldr	r3, [r7, #4]
    6182:	f04f 0200 	mov.w	r2, #0
    6186:	601a      	str	r2, [r3, #0]
}
    6188:	f107 070c 	add.w	r7, r7, #12
    618c:	46bd      	mov	sp, r7
    618e:	bc80      	pop	{r7}
    6190:	4770      	bx	lr
    6192:	bf00      	nop

00006194 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
    6194:	b480      	push	{r7}
    6196:	b083      	sub	sp, #12
    6198:	af00      	add	r7, sp, #0
    619a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    619c:	687b      	ldr	r3, [r7, #4]
    619e:	f04f 0200 	mov.w	r2, #0
    61a2:	611a      	str	r2, [r3, #16]
}
    61a4:	f107 070c 	add.w	r7, r7, #12
    61a8:	46bd      	mov	sp, r7
    61aa:	bc80      	pop	{r7}
    61ac:	4770      	bx	lr
    61ae:	bf00      	nop

000061b0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
    61b0:	b480      	push	{r7}
    61b2:	b085      	sub	sp, #20
    61b4:	af00      	add	r7, sp, #0
    61b6:	6078      	str	r0, [r7, #4]
    61b8:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
    61ba:	687b      	ldr	r3, [r7, #4]
    61bc:	685b      	ldr	r3, [r3, #4]
    61be:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
    61c0:	68fb      	ldr	r3, [r7, #12]
    61c2:	685a      	ldr	r2, [r3, #4]
    61c4:	683b      	ldr	r3, [r7, #0]
    61c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
    61c8:	687b      	ldr	r3, [r7, #4]
    61ca:	685a      	ldr	r2, [r3, #4]
    61cc:	683b      	ldr	r3, [r7, #0]
    61ce:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    61d0:	68fb      	ldr	r3, [r7, #12]
    61d2:	685b      	ldr	r3, [r3, #4]
    61d4:	683a      	ldr	r2, [r7, #0]
    61d6:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
    61d8:	683a      	ldr	r2, [r7, #0]
    61da:	68fb      	ldr	r3, [r7, #12]
    61dc:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
    61de:	683a      	ldr	r2, [r7, #0]
    61e0:	687b      	ldr	r3, [r7, #4]
    61e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    61e4:	683b      	ldr	r3, [r7, #0]
    61e6:	687a      	ldr	r2, [r7, #4]
    61e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    61ea:	687b      	ldr	r3, [r7, #4]
    61ec:	681b      	ldr	r3, [r3, #0]
    61ee:	f103 0201 	add.w	r2, r3, #1
    61f2:	687b      	ldr	r3, [r7, #4]
    61f4:	601a      	str	r2, [r3, #0]
}
    61f6:	f107 0714 	add.w	r7, r7, #20
    61fa:	46bd      	mov	sp, r7
    61fc:	bc80      	pop	{r7}
    61fe:	4770      	bx	lr

00006200 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
    6200:	b480      	push	{r7}
    6202:	b085      	sub	sp, #20
    6204:	af00      	add	r7, sp, #0
    6206:	6078      	str	r0, [r7, #4]
    6208:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
    620a:	683b      	ldr	r3, [r7, #0]
    620c:	681b      	ldr	r3, [r3, #0]
    620e:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    6210:	68bb      	ldr	r3, [r7, #8]
    6212:	f1b3 3fff 	cmp.w	r3, #4294967295
    6216:	d103      	bne.n	6220 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    6218:	687b      	ldr	r3, [r7, #4]
    621a:	691b      	ldr	r3, [r3, #16]
    621c:	60fb      	str	r3, [r7, #12]
    621e:	e00d      	b.n	623c <vListInsert+0x3c>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
    6220:	687b      	ldr	r3, [r7, #4]
    6222:	f103 0308 	add.w	r3, r3, #8
    6226:	60fb      	str	r3, [r7, #12]
    6228:	e002      	b.n	6230 <vListInsert+0x30>
    622a:	68fb      	ldr	r3, [r7, #12]
    622c:	685b      	ldr	r3, [r3, #4]
    622e:	60fb      	str	r3, [r7, #12]
    6230:	68fb      	ldr	r3, [r7, #12]
    6232:	685b      	ldr	r3, [r3, #4]
    6234:	681a      	ldr	r2, [r3, #0]
    6236:	68bb      	ldr	r3, [r7, #8]
    6238:	429a      	cmp	r2, r3
    623a:	d9f6      	bls.n	622a <vListInsert+0x2a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    623c:	68fb      	ldr	r3, [r7, #12]
    623e:	685a      	ldr	r2, [r3, #4]
    6240:	683b      	ldr	r3, [r7, #0]
    6242:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    6244:	683b      	ldr	r3, [r7, #0]
    6246:	685b      	ldr	r3, [r3, #4]
    6248:	683a      	ldr	r2, [r7, #0]
    624a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    624c:	683b      	ldr	r3, [r7, #0]
    624e:	68fa      	ldr	r2, [r7, #12]
    6250:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
    6252:	683a      	ldr	r2, [r7, #0]
    6254:	68fb      	ldr	r3, [r7, #12]
    6256:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    6258:	683b      	ldr	r3, [r7, #0]
    625a:	687a      	ldr	r2, [r7, #4]
    625c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    625e:	687b      	ldr	r3, [r7, #4]
    6260:	681b      	ldr	r3, [r3, #0]
    6262:	f103 0201 	add.w	r2, r3, #1
    6266:	687b      	ldr	r3, [r7, #4]
    6268:	601a      	str	r2, [r3, #0]
}
    626a:	f107 0714 	add.w	r7, r7, #20
    626e:	46bd      	mov	sp, r7
    6270:	bc80      	pop	{r7}
    6272:	4770      	bx	lr

00006274 <vListRemove>:
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
    6274:	b480      	push	{r7}
    6276:	b085      	sub	sp, #20
    6278:	af00      	add	r7, sp, #0
    627a:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    627c:	687b      	ldr	r3, [r7, #4]
    627e:	685b      	ldr	r3, [r3, #4]
    6280:	687a      	ldr	r2, [r7, #4]
    6282:	6892      	ldr	r2, [r2, #8]
    6284:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    6286:	687b      	ldr	r3, [r7, #4]
    6288:	689b      	ldr	r3, [r3, #8]
    628a:	687a      	ldr	r2, [r7, #4]
    628c:	6852      	ldr	r2, [r2, #4]
    628e:	605a      	str	r2, [r3, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
    6290:	687b      	ldr	r3, [r7, #4]
    6292:	691b      	ldr	r3, [r3, #16]
    6294:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    6296:	68fb      	ldr	r3, [r7, #12]
    6298:	685a      	ldr	r2, [r3, #4]
    629a:	687b      	ldr	r3, [r7, #4]
    629c:	429a      	cmp	r2, r3
    629e:	d103      	bne.n	62a8 <vListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    62a0:	687b      	ldr	r3, [r7, #4]
    62a2:	689a      	ldr	r2, [r3, #8]
    62a4:	68fb      	ldr	r3, [r7, #12]
    62a6:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
    62a8:	687b      	ldr	r3, [r7, #4]
    62aa:	f04f 0200 	mov.w	r2, #0
    62ae:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    62b0:	68fb      	ldr	r3, [r7, #12]
    62b2:	681b      	ldr	r3, [r3, #0]
    62b4:	f103 32ff 	add.w	r2, r3, #4294967295
    62b8:	68fb      	ldr	r3, [r7, #12]
    62ba:	601a      	str	r2, [r3, #0]
}
    62bc:	f107 0714 	add.w	r7, r7, #20
    62c0:	46bd      	mov	sp, r7
    62c2:	bc80      	pop	{r7}
    62c4:	4770      	bx	lr
    62c6:	bf00      	nop

000062c8 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
    62c8:	b580      	push	{r7, lr}
    62ca:	b084      	sub	sp, #16
    62cc:	af00      	add	r7, sp, #0
    62ce:	6078      	str	r0, [r7, #4]
    62d0:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn = pdPASS;
    62d2:	f04f 0301 	mov.w	r3, #1
    62d6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	/* If the queue being reset has already been used (has not just been
	created), then only reset the queue if its event lists are empty. */
	if( xNewQueue != pdTRUE )
    62d8:	683b      	ldr	r3, [r7, #0]
    62da:	2b01      	cmp	r3, #1
    62dc:	d00d      	beq.n	62fa <xQueueGenericReset+0x32>
	{
		if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    62de:	687b      	ldr	r3, [r7, #4]
    62e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    62e2:	2b00      	cmp	r3, #0
    62e4:	d002      	beq.n	62ec <xQueueGenericReset+0x24>
		{
			xReturn = pdFAIL;
    62e6:	f04f 0300 	mov.w	r3, #0
    62ea:	60fb      	str	r3, [r7, #12]
		}

		if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    62ec:	687b      	ldr	r3, [r7, #4]
    62ee:	691b      	ldr	r3, [r3, #16]
    62f0:	2b00      	cmp	r3, #0
    62f2:	d002      	beq.n	62fa <xQueueGenericReset+0x32>
		{
			xReturn = pdFAIL;
    62f4:	f04f 0300 	mov.w	r3, #0
    62f8:	60fb      	str	r3, [r7, #12]
		}
	}

	if( xReturn == pdPASS )
    62fa:	68fb      	ldr	r3, [r7, #12]
    62fc:	2b01      	cmp	r3, #1
    62fe:	d133      	bne.n	6368 <xQueueGenericReset+0xa0>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    6300:	687b      	ldr	r3, [r7, #4]
    6302:	681a      	ldr	r2, [r3, #0]
    6304:	687b      	ldr	r3, [r7, #4]
    6306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6308:	6879      	ldr	r1, [r7, #4]
    630a:	6c09      	ldr	r1, [r1, #64]	; 0x40
    630c:	fb01 f303 	mul.w	r3, r1, r3
    6310:	18d2      	adds	r2, r2, r3
    6312:	687b      	ldr	r3, [r7, #4]
    6314:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
    6316:	687b      	ldr	r3, [r7, #4]
    6318:	f04f 0200 	mov.w	r2, #0
    631c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    631e:	687b      	ldr	r3, [r7, #4]
    6320:	681a      	ldr	r2, [r3, #0]
    6322:	687b      	ldr	r3, [r7, #4]
    6324:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
    6326:	687b      	ldr	r3, [r7, #4]
    6328:	681a      	ldr	r2, [r3, #0]
    632a:	687b      	ldr	r3, [r7, #4]
    632c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    632e:	f103 33ff 	add.w	r3, r3, #4294967295
    6332:	6879      	ldr	r1, [r7, #4]
    6334:	6c09      	ldr	r1, [r1, #64]	; 0x40
    6336:	fb01 f303 	mul.w	r3, r1, r3
    633a:	18d2      	adds	r2, r2, r3
    633c:	687b      	ldr	r3, [r7, #4]
    633e:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
    6340:	687b      	ldr	r3, [r7, #4]
    6342:	f04f 32ff 	mov.w	r2, #4294967295
    6346:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
    6348:	687b      	ldr	r3, [r7, #4]
    634a:	f04f 32ff 	mov.w	r2, #4294967295
    634e:	649a      	str	r2, [r3, #72]	; 0x48

		/* Ensure the event queues start with the correct state. */
		vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    6350:	687b      	ldr	r3, [r7, #4]
    6352:	f103 0310 	add.w	r3, r3, #16
    6356:	4618      	mov	r0, r3
    6358:	f7ff fef8 	bl	614c <vListInitialise>
		vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    635c:	687b      	ldr	r3, [r7, #4]
    635e:	f103 0324 	add.w	r3, r3, #36	; 0x24
    6362:	4618      	mov	r0, r3
    6364:	f7ff fef2 	bl	614c <vListInitialise>
	}

	return xReturn;
    6368:	68fb      	ldr	r3, [r7, #12]
}
    636a:	4618      	mov	r0, r3
    636c:	f107 0710 	add.w	r7, r7, #16
    6370:	46bd      	mov	sp, r7
    6372:	bd80      	pop	{r7, pc}

00006374 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
    6374:	b580      	push	{r7, lr}
    6376:	b088      	sub	sp, #32
    6378:	af00      	add	r7, sp, #0
    637a:	60f8      	str	r0, [r7, #12]
    637c:	60b9      	str	r1, [r7, #8]
    637e:	4613      	mov	r3, r2
    6380:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
    6382:	f04f 0300 	mov.w	r3, #0
    6386:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
    6388:	68fb      	ldr	r3, [r7, #12]
    638a:	2b00      	cmp	r3, #0
    638c:	d02b      	beq.n	63e6 <xQueueGenericCreate+0x72>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    638e:	f04f 004c 	mov.w	r0, #76	; 0x4c
    6392:	f7f9 febb 	bl	10c <pvPortMalloc>
    6396:	4603      	mov	r3, r0
    6398:	61bb      	str	r3, [r7, #24]
		if( pxNewQueue != NULL )
    639a:	69bb      	ldr	r3, [r7, #24]
    639c:	2b00      	cmp	r3, #0
    639e:	d022      	beq.n	63e6 <xQueueGenericCreate+0x72>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
    63a0:	68fb      	ldr	r3, [r7, #12]
    63a2:	68ba      	ldr	r2, [r7, #8]
    63a4:	fb02 f303 	mul.w	r3, r2, r3
    63a8:	f103 0301 	add.w	r3, r3, #1
    63ac:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
    63ae:	6978      	ldr	r0, [r7, #20]
    63b0:	f7f9 feac 	bl	10c <pvPortMalloc>
    63b4:	4603      	mov	r3, r0
    63b6:	461a      	mov	r2, r3
    63b8:	69bb      	ldr	r3, [r7, #24]
    63ba:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
    63bc:	69bb      	ldr	r3, [r7, #24]
    63be:	681b      	ldr	r3, [r3, #0]
    63c0:	2b00      	cmp	r3, #0
    63c2:	d00d      	beq.n	63e0 <xQueueGenericCreate+0x6c>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
    63c4:	69bb      	ldr	r3, [r7, #24]
    63c6:	68fa      	ldr	r2, [r7, #12]
    63c8:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
    63ca:	69bb      	ldr	r3, [r7, #24]
    63cc:	68ba      	ldr	r2, [r7, #8]
    63ce:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
    63d0:	69b8      	ldr	r0, [r7, #24]
    63d2:	f04f 0101 	mov.w	r1, #1
    63d6:	f7ff ff77 	bl	62c8 <xQueueGenericReset>
					pxNewQueue->ucQueueType = ucQueueType;
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
    63da:	69bb      	ldr	r3, [r7, #24]
    63dc:	61fb      	str	r3, [r7, #28]
    63de:	e002      	b.n	63e6 <xQueueGenericCreate+0x72>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
    63e0:	69b8      	ldr	r0, [r7, #24]
    63e2:	f7f9 fecf 	bl	184 <vPortFree>
		}
	}

	configASSERT( xReturn );

	return xReturn;
    63e6:	69fb      	ldr	r3, [r7, #28]
}
    63e8:	4618      	mov	r0, r3
    63ea:	f107 0720 	add.w	r7, r7, #32
    63ee:	46bd      	mov	sp, r7
    63f0:	bd80      	pop	{r7, pc}
    63f2:	bf00      	nop

000063f4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
    63f4:	b580      	push	{r7, lr}
    63f6:	b084      	sub	sp, #16
    63f8:	af00      	add	r7, sp, #0
    63fa:	4603      	mov	r3, r0
    63fc:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    63fe:	f04f 004c 	mov.w	r0, #76	; 0x4c
    6402:	f7f9 fe83 	bl	10c <pvPortMalloc>
    6406:	4603      	mov	r3, r0
    6408:	60fb      	str	r3, [r7, #12]
		if( pxNewQueue != NULL )
    640a:	68fb      	ldr	r3, [r7, #12]
    640c:	2b00      	cmp	r3, #0
    640e:	d038      	beq.n	6482 <xQueueCreateMutex+0x8e>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    6410:	68fb      	ldr	r3, [r7, #12]
    6412:	f04f 0200 	mov.w	r2, #0
    6416:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    6418:	68fb      	ldr	r3, [r7, #12]
    641a:	f04f 0200 	mov.w	r2, #0
    641e:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    6420:	68fb      	ldr	r3, [r7, #12]
    6422:	f04f 0200 	mov.w	r2, #0
    6426:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
    6428:	68fb      	ldr	r3, [r7, #12]
    642a:	f04f 0200 	mov.w	r2, #0
    642e:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
    6430:	68fb      	ldr	r3, [r7, #12]
    6432:	f04f 0200 	mov.w	r2, #0
    6436:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
    6438:	68fb      	ldr	r3, [r7, #12]
    643a:	f04f 0201 	mov.w	r2, #1
    643e:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
    6440:	68fb      	ldr	r3, [r7, #12]
    6442:	f04f 0200 	mov.w	r2, #0
    6446:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
    6448:	68fb      	ldr	r3, [r7, #12]
    644a:	f04f 32ff 	mov.w	r2, #4294967295
    644e:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
    6450:	68fb      	ldr	r3, [r7, #12]
    6452:	f04f 32ff 	mov.w	r2, #4294967295
    6456:	649a      	str	r2, [r3, #72]	; 0x48
				pxNewQueue->ucQueueType = ucQueueType;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    6458:	68fb      	ldr	r3, [r7, #12]
    645a:	f103 0310 	add.w	r3, r3, #16
    645e:	4618      	mov	r0, r3
    6460:	f7ff fe74 	bl	614c <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    6464:	68fb      	ldr	r3, [r7, #12]
    6466:	f103 0324 	add.w	r3, r3, #36	; 0x24
    646a:	4618      	mov	r0, r3
    646c:	f7ff fe6e 	bl	614c <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
    6470:	68f8      	ldr	r0, [r7, #12]
    6472:	f04f 0100 	mov.w	r1, #0
    6476:	f04f 0200 	mov.w	r2, #0
    647a:	f04f 0300 	mov.w	r3, #0
    647e:	f000 f821 	bl	64c4 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    6482:	68fb      	ldr	r3, [r7, #12]
	}
    6484:	4618      	mov	r0, r3
    6486:	f107 0710 	add.w	r7, r7, #16
    648a:	46bd      	mov	sp, r7
    648c:	bd80      	pop	{r7, pc}
    648e:	bf00      	nop

00006490 <xQueueGetMutexHolder>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void* xQueueGetMutexHolder( xQueueHandle xSemaphore )
	{
    6490:	b580      	push	{r7, lr}
    6492:	b084      	sub	sp, #16
    6494:	af00      	add	r7, sp, #0
    6496:	6078      	str	r0, [r7, #4]
		/* This function is called by xSemaphoreGetMutexHolder(), and should not
		be called directly.  Note:  This is is a good way of determining if the
		calling task is the mutex holder, but not a good way of determining the
		identity of the mutex holder, as the holder may change between the 
		following critical section exiting and the function returning. */
		taskENTER_CRITICAL();
    6498:	f001 fc24 	bl	7ce4 <vPortEnterCritical>
		{
			if( xSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
    649c:	687b      	ldr	r3, [r7, #4]
    649e:	681b      	ldr	r3, [r3, #0]
    64a0:	2b00      	cmp	r3, #0
    64a2:	d103      	bne.n	64ac <xQueueGetMutexHolder+0x1c>
			{
				pxReturn = ( void * ) xSemaphore->pxMutexHolder;
    64a4:	687b      	ldr	r3, [r7, #4]
    64a6:	685b      	ldr	r3, [r3, #4]
    64a8:	60fb      	str	r3, [r7, #12]
    64aa:	e002      	b.n	64b2 <xQueueGetMutexHolder+0x22>
			}
			else
			{
				pxReturn = NULL;
    64ac:	f04f 0300 	mov.w	r3, #0
    64b0:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
    64b2:	f001 fc29 	bl	7d08 <vPortExitCritical>
		
		return pxReturn;
    64b6:	68fb      	ldr	r3, [r7, #12]
	}
    64b8:	4618      	mov	r0, r3
    64ba:	f107 0710 	add.w	r7, r7, #16
    64be:	46bd      	mov	sp, r7
    64c0:	bd80      	pop	{r7, pc}
    64c2:	bf00      	nop

000064c4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    64c4:	b580      	push	{r7, lr}
    64c6:	b088      	sub	sp, #32
    64c8:	af00      	add	r7, sp, #0
    64ca:	60f8      	str	r0, [r7, #12]
    64cc:	60b9      	str	r1, [r7, #8]
    64ce:	607a      	str	r2, [r7, #4]
    64d0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    64d2:	f04f 0300 	mov.w	r3, #0
    64d6:	61fb      	str	r3, [r7, #28]
    64d8:	e000      	b.n	64dc <xQueueGenericSend+0x18>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    64da:	bf00      	nop
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    64dc:	f001 fc02 	bl	7ce4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    64e0:	68fb      	ldr	r3, [r7, #12]
    64e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    64e4:	68fb      	ldr	r3, [r7, #12]
    64e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    64e8:	429a      	cmp	r2, r3
    64ea:	d218      	bcs.n	651e <xQueueGenericSend+0x5a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    64ec:	68f8      	ldr	r0, [r7, #12]
    64ee:	68b9      	ldr	r1, [r7, #8]
    64f0:	683a      	ldr	r2, [r7, #0]
    64f2:	f000 f9fd 	bl	68f0 <prvCopyDataToQueue>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    64f6:	68fb      	ldr	r3, [r7, #12]
    64f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    64fa:	2b00      	cmp	r3, #0
    64fc:	d00a      	beq.n	6514 <xQueueGenericSend+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    64fe:	68fb      	ldr	r3, [r7, #12]
    6500:	f103 0324 	add.w	r3, r3, #36	; 0x24
    6504:	4618      	mov	r0, r3
    6506:	f001 f8af 	bl	7668 <xTaskRemoveFromEventList>
    650a:	4603      	mov	r3, r0
    650c:	2b01      	cmp	r3, #1
    650e:	d101      	bne.n	6514 <xQueueGenericSend+0x50>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
    6510:	f001 fbdc 	bl	7ccc <vPortYieldFromISR>
					}
				}

				taskEXIT_CRITICAL();
    6514:	f001 fbf8 	bl	7d08 <vPortExitCritical>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
    6518:	f04f 0301 	mov.w	r3, #1
    651c:	e05d      	b.n	65da <xQueueGenericSend+0x116>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    651e:	687b      	ldr	r3, [r7, #4]
    6520:	2b00      	cmp	r3, #0
    6522:	d104      	bne.n	652e <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    6524:	f001 fbf0 	bl	7d08 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    6528:	f04f 0300 	mov.w	r3, #0
    652c:	e055      	b.n	65da <xQueueGenericSend+0x116>
				}
				else if( xEntryTimeSet == pdFALSE )
    652e:	69fb      	ldr	r3, [r7, #28]
    6530:	2b00      	cmp	r3, #0
    6532:	d107      	bne.n	6544 <xQueueGenericSend+0x80>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    6534:	f107 0314 	add.w	r3, r7, #20
    6538:	4618      	mov	r0, r3
    653a:	f001 f8ef 	bl	771c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    653e:	f04f 0301 	mov.w	r3, #1
    6542:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
    6544:	f001 fbe0 	bl	7d08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    6548:	f000 fe92 	bl	7270 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    654c:	f001 fbca 	bl	7ce4 <vPortEnterCritical>
    6550:	68fb      	ldr	r3, [r7, #12]
    6552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6554:	f1b3 3fff 	cmp.w	r3, #4294967295
    6558:	d103      	bne.n	6562 <xQueueGenericSend+0x9e>
    655a:	68fb      	ldr	r3, [r7, #12]
    655c:	f04f 0200 	mov.w	r2, #0
    6560:	645a      	str	r2, [r3, #68]	; 0x44
    6562:	68fb      	ldr	r3, [r7, #12]
    6564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6566:	f1b3 3fff 	cmp.w	r3, #4294967295
    656a:	d103      	bne.n	6574 <xQueueGenericSend+0xb0>
    656c:	68fb      	ldr	r3, [r7, #12]
    656e:	f04f 0200 	mov.w	r2, #0
    6572:	649a      	str	r2, [r3, #72]	; 0x48
    6574:	f001 fbc8 	bl	7d08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    6578:	f107 0214 	add.w	r2, r7, #20
    657c:	f107 0304 	add.w	r3, r7, #4
    6580:	4610      	mov	r0, r2
    6582:	4619      	mov	r1, r3
    6584:	f001 f8e0 	bl	7748 <xTaskCheckForTimeOut>
    6588:	4603      	mov	r3, r0
    658a:	2b00      	cmp	r3, #0
    658c:	d11e      	bne.n	65cc <xQueueGenericSend+0x108>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    658e:	68f8      	ldr	r0, [r7, #12]
    6590:	f000 fab0 	bl	6af4 <prvIsQueueFull>
    6594:	4603      	mov	r3, r0
    6596:	2b00      	cmp	r3, #0
    6598:	d012      	beq.n	65c0 <xQueueGenericSend+0xfc>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    659a:	68fb      	ldr	r3, [r7, #12]
    659c:	f103 0210 	add.w	r2, r3, #16
    65a0:	687b      	ldr	r3, [r7, #4]
    65a2:	4610      	mov	r0, r2
    65a4:	4619      	mov	r1, r3
    65a6:	f001 f82b 	bl	7600 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    65aa:	68f8      	ldr	r0, [r7, #12]
    65ac:	f000 fa2a 	bl	6a04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    65b0:	f000 fe6c 	bl	728c <xTaskResumeAll>
    65b4:	4603      	mov	r3, r0
    65b6:	2b00      	cmp	r3, #0
    65b8:	d18f      	bne.n	64da <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
    65ba:	f001 fb87 	bl	7ccc <vPortYieldFromISR>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    65be:	e78d      	b.n	64dc <xQueueGenericSend+0x18>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    65c0:	68f8      	ldr	r0, [r7, #12]
    65c2:	f000 fa1f 	bl	6a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    65c6:	f000 fe61 	bl	728c <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    65ca:	e787      	b.n	64dc <xQueueGenericSend+0x18>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    65cc:	68f8      	ldr	r0, [r7, #12]
    65ce:	f000 fa19 	bl	6a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    65d2:	f000 fe5b 	bl	728c <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    65d6:	f04f 0300 	mov.w	r3, #0
		}
	}
}
    65da:	4618      	mov	r0, r3
    65dc:	f107 0720 	add.w	r7, r7, #32
    65e0:	46bd      	mov	sp, r7
    65e2:	bd80      	pop	{r7, pc}

000065e4 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
    65e4:	b580      	push	{r7, lr}
    65e6:	b086      	sub	sp, #24
    65e8:	af00      	add	r7, sp, #0
    65ea:	60f8      	str	r0, [r7, #12]
    65ec:	60b9      	str	r1, [r7, #8]
    65ee:	607a      	str	r2, [r7, #4]
    65f0:	603b      	str	r3, [r7, #0]
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    65f2:	f04f 0300 	mov.w	r3, #0
    65f6:	613b      	str	r3, [r7, #16]
    65f8:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    65fc:	f380 8811 	msr	BASEPRI, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    6600:	68fb      	ldr	r3, [r7, #12]
    6602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6604:	68fb      	ldr	r3, [r7, #12]
    6606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6608:	429a      	cmp	r2, r3
    660a:	d225      	bcs.n	6658 <xQueueGenericSendFromISR+0x74>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    660c:	68f8      	ldr	r0, [r7, #12]
    660e:	68b9      	ldr	r1, [r7, #8]
    6610:	683a      	ldr	r2, [r7, #0]
    6612:	f000 f96d 	bl	68f0 <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    6616:	68fb      	ldr	r3, [r7, #12]
    6618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    661a:	f1b3 3fff 	cmp.w	r3, #4294967295
    661e:	d111      	bne.n	6644 <xQueueGenericSendFromISR+0x60>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6620:	68fb      	ldr	r3, [r7, #12]
    6622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6624:	2b00      	cmp	r3, #0
    6626:	d013      	beq.n	6650 <xQueueGenericSendFromISR+0x6c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    6628:	68fb      	ldr	r3, [r7, #12]
    662a:	f103 0324 	add.w	r3, r3, #36	; 0x24
    662e:	4618      	mov	r0, r3
    6630:	f001 f81a 	bl	7668 <xTaskRemoveFromEventList>
    6634:	4603      	mov	r3, r0
    6636:	2b00      	cmp	r3, #0
    6638:	d00a      	beq.n	6650 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						*pxHigherPriorityTaskWoken = pdTRUE;
    663a:	687b      	ldr	r3, [r7, #4]
    663c:	f04f 0201 	mov.w	r2, #1
    6640:	601a      	str	r2, [r3, #0]
    6642:	e005      	b.n	6650 <xQueueGenericSendFromISR+0x6c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    6644:	68fb      	ldr	r3, [r7, #12]
    6646:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6648:	f103 0201 	add.w	r2, r3, #1
    664c:	68fb      	ldr	r3, [r7, #12]
    664e:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
    6650:	f04f 0301 	mov.w	r3, #1
    6654:	617b      	str	r3, [r7, #20]
    6656:	e002      	b.n	665e <xQueueGenericSendFromISR+0x7a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    6658:	f04f 0300 	mov.w	r3, #0
    665c:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    665e:	f04f 0000 	mov.w	r0, #0
    6662:	f380 8811 	msr	BASEPRI, r0

	return xReturn;
    6666:	697b      	ldr	r3, [r7, #20]
}
    6668:	4618      	mov	r0, r3
    666a:	f107 0718 	add.w	r7, r7, #24
    666e:	46bd      	mov	sp, r7
    6670:	bd80      	pop	{r7, pc}
    6672:	bf00      	nop

00006674 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
    6674:	b580      	push	{r7, lr}
    6676:	b088      	sub	sp, #32
    6678:	af00      	add	r7, sp, #0
    667a:	60f8      	str	r0, [r7, #12]
    667c:	60b9      	str	r1, [r7, #8]
    667e:	607a      	str	r2, [r7, #4]
    6680:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    6682:	f04f 0300 	mov.w	r3, #0
    6686:	61fb      	str	r3, [r7, #28]
    6688:	e000      	b.n	668c <xQueueGenericReceive+0x18>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    668a:	bf00      	nop
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    668c:	f001 fb2a 	bl	7ce4 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    6690:	68fb      	ldr	r3, [r7, #12]
    6692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6694:	2b00      	cmp	r3, #0
    6696:	d040      	beq.n	671a <xQueueGenericReceive+0xa6>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
    6698:	68fb      	ldr	r3, [r7, #12]
    669a:	68db      	ldr	r3, [r3, #12]
    669c:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    669e:	68f8      	ldr	r0, [r7, #12]
    66a0:	68b9      	ldr	r1, [r7, #8]
    66a2:	f000 f987 	bl	69b4 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    66a6:	683b      	ldr	r3, [r7, #0]
    66a8:	2b00      	cmp	r3, #0
    66aa:	d11f      	bne.n	66ec <xQueueGenericReceive+0x78>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
    66ac:	68fb      	ldr	r3, [r7, #12]
    66ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    66b0:	f103 32ff 	add.w	r2, r3, #4294967295
    66b4:	68fb      	ldr	r3, [r7, #12]
    66b6:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    66b8:	68fb      	ldr	r3, [r7, #12]
    66ba:	681b      	ldr	r3, [r3, #0]
    66bc:	2b00      	cmp	r3, #0
    66be:	d105      	bne.n	66cc <xQueueGenericReceive+0x58>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
    66c0:	f001 f9ea 	bl	7a98 <xTaskGetCurrentTaskHandle>
    66c4:	4603      	mov	r3, r0
    66c6:	461a      	mov	r2, r3
    66c8:	68fb      	ldr	r3, [r7, #12]
    66ca:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    66cc:	68fb      	ldr	r3, [r7, #12]
    66ce:	691b      	ldr	r3, [r3, #16]
    66d0:	2b00      	cmp	r3, #0
    66d2:	d01d      	beq.n	6710 <xQueueGenericReceive+0x9c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    66d4:	68fb      	ldr	r3, [r7, #12]
    66d6:	f103 0310 	add.w	r3, r3, #16
    66da:	4618      	mov	r0, r3
    66dc:	f000 ffc4 	bl	7668 <xTaskRemoveFromEventList>
    66e0:	4603      	mov	r3, r0
    66e2:	2b01      	cmp	r3, #1
    66e4:	d114      	bne.n	6710 <xQueueGenericReceive+0x9c>
						{
							portYIELD_WITHIN_API();
    66e6:	f001 faf1 	bl	7ccc <vPortYieldFromISR>
    66ea:	e011      	b.n	6710 <xQueueGenericReceive+0x9c>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
    66ec:	68fb      	ldr	r3, [r7, #12]
    66ee:	69ba      	ldr	r2, [r7, #24]
    66f0:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    66f2:	68fb      	ldr	r3, [r7, #12]
    66f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    66f6:	2b00      	cmp	r3, #0
    66f8:	d00a      	beq.n	6710 <xQueueGenericReceive+0x9c>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    66fa:	68fb      	ldr	r3, [r7, #12]
    66fc:	f103 0324 	add.w	r3, r3, #36	; 0x24
    6700:	4618      	mov	r0, r3
    6702:	f000 ffb1 	bl	7668 <xTaskRemoveFromEventList>
    6706:	4603      	mov	r3, r0
    6708:	2b00      	cmp	r3, #0
    670a:	d001      	beq.n	6710 <xQueueGenericReceive+0x9c>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
    670c:	f001 fade 	bl	7ccc <vPortYieldFromISR>
						}
					}

				}

				taskEXIT_CRITICAL();
    6710:	f001 fafa 	bl	7d08 <vPortExitCritical>
				return pdPASS;
    6714:	f04f 0301 	mov.w	r3, #1
    6718:	e06b      	b.n	67f2 <xQueueGenericReceive+0x17e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    671a:	687b      	ldr	r3, [r7, #4]
    671c:	2b00      	cmp	r3, #0
    671e:	d104      	bne.n	672a <xQueueGenericReceive+0xb6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    6720:	f001 faf2 	bl	7d08 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    6724:	f04f 0300 	mov.w	r3, #0
    6728:	e063      	b.n	67f2 <xQueueGenericReceive+0x17e>
				}
				else if( xEntryTimeSet == pdFALSE )
    672a:	69fb      	ldr	r3, [r7, #28]
    672c:	2b00      	cmp	r3, #0
    672e:	d107      	bne.n	6740 <xQueueGenericReceive+0xcc>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    6730:	f107 0310 	add.w	r3, r7, #16
    6734:	4618      	mov	r0, r3
    6736:	f000 fff1 	bl	771c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    673a:	f04f 0301 	mov.w	r3, #1
    673e:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
    6740:	f001 fae2 	bl	7d08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    6744:	f000 fd94 	bl	7270 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    6748:	f001 facc 	bl	7ce4 <vPortEnterCritical>
    674c:	68fb      	ldr	r3, [r7, #12]
    674e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6750:	f1b3 3fff 	cmp.w	r3, #4294967295
    6754:	d103      	bne.n	675e <xQueueGenericReceive+0xea>
    6756:	68fb      	ldr	r3, [r7, #12]
    6758:	f04f 0200 	mov.w	r2, #0
    675c:	645a      	str	r2, [r3, #68]	; 0x44
    675e:	68fb      	ldr	r3, [r7, #12]
    6760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6762:	f1b3 3fff 	cmp.w	r3, #4294967295
    6766:	d103      	bne.n	6770 <xQueueGenericReceive+0xfc>
    6768:	68fb      	ldr	r3, [r7, #12]
    676a:	f04f 0200 	mov.w	r2, #0
    676e:	649a      	str	r2, [r3, #72]	; 0x48
    6770:	f001 faca 	bl	7d08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    6774:	f107 0210 	add.w	r2, r7, #16
    6778:	f107 0304 	add.w	r3, r7, #4
    677c:	4610      	mov	r0, r2
    677e:	4619      	mov	r1, r3
    6780:	f000 ffe2 	bl	7748 <xTaskCheckForTimeOut>
    6784:	4603      	mov	r3, r0
    6786:	2b00      	cmp	r3, #0
    6788:	d12c      	bne.n	67e4 <xQueueGenericReceive+0x170>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    678a:	68f8      	ldr	r0, [r7, #12]
    678c:	f000 f98a 	bl	6aa4 <prvIsQueueEmpty>
    6790:	4603      	mov	r3, r0
    6792:	2b00      	cmp	r3, #0
    6794:	d020      	beq.n	67d8 <xQueueGenericReceive+0x164>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    6796:	68fb      	ldr	r3, [r7, #12]
    6798:	681b      	ldr	r3, [r3, #0]
    679a:	2b00      	cmp	r3, #0
    679c:	d108      	bne.n	67b0 <xQueueGenericReceive+0x13c>
					{
						portENTER_CRITICAL();
    679e:	f001 faa1 	bl	7ce4 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    67a2:	68fb      	ldr	r3, [r7, #12]
    67a4:	685b      	ldr	r3, [r3, #4]
    67a6:	4618      	mov	r0, r3
    67a8:	f001 f986 	bl	7ab8 <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
    67ac:	f001 faac 	bl	7d08 <vPortExitCritical>
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    67b0:	68fb      	ldr	r3, [r7, #12]
    67b2:	f103 0224 	add.w	r2, r3, #36	; 0x24
    67b6:	687b      	ldr	r3, [r7, #4]
    67b8:	4610      	mov	r0, r2
    67ba:	4619      	mov	r1, r3
    67bc:	f000 ff20 	bl	7600 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    67c0:	68f8      	ldr	r0, [r7, #12]
    67c2:	f000 f91f 	bl	6a04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    67c6:	f000 fd61 	bl	728c <xTaskResumeAll>
    67ca:	4603      	mov	r3, r0
    67cc:	2b00      	cmp	r3, #0
    67ce:	f47f af5c 	bne.w	668a <xQueueGenericReceive+0x16>
				{
					portYIELD_WITHIN_API();
    67d2:	f001 fa7b 	bl	7ccc <vPortYieldFromISR>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    67d6:	e759      	b.n	668c <xQueueGenericReceive+0x18>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    67d8:	68f8      	ldr	r0, [r7, #12]
    67da:	f000 f913 	bl	6a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    67de:	f000 fd55 	bl	728c <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    67e2:	e753      	b.n	668c <xQueueGenericReceive+0x18>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    67e4:	68f8      	ldr	r0, [r7, #12]
    67e6:	f000 f90d 	bl	6a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    67ea:	f000 fd4f 	bl	728c <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    67ee:	f04f 0300 	mov.w	r3, #0
		}
	}
}
    67f2:	4618      	mov	r0, r3
    67f4:	f107 0720 	add.w	r7, r7, #32
    67f8:	46bd      	mov	sp, r7
    67fa:	bd80      	pop	{r7, pc}

000067fc <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed portBASE_TYPE *pxTaskWoken )
{
    67fc:	b580      	push	{r7, lr}
    67fe:	b086      	sub	sp, #24
    6800:	af00      	add	r7, sp, #0
    6802:	60f8      	str	r0, [r7, #12]
    6804:	60b9      	str	r1, [r7, #8]
    6806:	607a      	str	r2, [r7, #4]

	configASSERT( pxQueue );
	configASSERT( pxTaskWoken );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    6808:	f04f 0300 	mov.w	r3, #0
    680c:	613b      	str	r3, [r7, #16]
    680e:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    6812:	f380 8811 	msr	BASEPRI, r0
	{
		/* We cannot block from an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    6816:	68fb      	ldr	r3, [r7, #12]
    6818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    681a:	2b00      	cmp	r3, #0
    681c:	d02a      	beq.n	6874 <xQueueReceiveFromISR+0x78>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    681e:	68f8      	ldr	r0, [r7, #12]
    6820:	68b9      	ldr	r1, [r7, #8]
    6822:	f000 f8c7 	bl	69b4 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    6826:	68fb      	ldr	r3, [r7, #12]
    6828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    682a:	f103 32ff 	add.w	r2, r3, #4294967295
    682e:	68fb      	ldr	r3, [r7, #12]
    6830:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    6832:	68fb      	ldr	r3, [r7, #12]
    6834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6836:	f1b3 3fff 	cmp.w	r3, #4294967295
    683a:	d111      	bne.n	6860 <xQueueReceiveFromISR+0x64>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    683c:	68fb      	ldr	r3, [r7, #12]
    683e:	691b      	ldr	r3, [r3, #16]
    6840:	2b00      	cmp	r3, #0
    6842:	d013      	beq.n	686c <xQueueReceiveFromISR+0x70>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6844:	68fb      	ldr	r3, [r7, #12]
    6846:	f103 0310 	add.w	r3, r3, #16
    684a:	4618      	mov	r0, r3
    684c:	f000 ff0c 	bl	7668 <xTaskRemoveFromEventList>
    6850:	4603      	mov	r3, r0
    6852:	2b00      	cmp	r3, #0
    6854:	d00a      	beq.n	686c <xQueueReceiveFromISR+0x70>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						*pxTaskWoken = pdTRUE;
    6856:	687b      	ldr	r3, [r7, #4]
    6858:	f04f 0201 	mov.w	r2, #1
    685c:	601a      	str	r2, [r3, #0]
    685e:	e005      	b.n	686c <xQueueReceiveFromISR+0x70>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    6860:	68fb      	ldr	r3, [r7, #12]
    6862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6864:	f103 0201 	add.w	r2, r3, #1
    6868:	68fb      	ldr	r3, [r7, #12]
    686a:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
    686c:	f04f 0301 	mov.w	r3, #1
    6870:	617b      	str	r3, [r7, #20]
    6872:	e002      	b.n	687a <xQueueReceiveFromISR+0x7e>
		}
		else
		{
			xReturn = pdFAIL;
    6874:	f04f 0300 	mov.w	r3, #0
    6878:	617b      	str	r3, [r7, #20]
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    687a:	f04f 0000 	mov.w	r0, #0
    687e:	f380 8811 	msr	BASEPRI, r0

	return xReturn;
    6882:	697b      	ldr	r3, [r7, #20]
}
    6884:	4618      	mov	r0, r3
    6886:	f107 0718 	add.w	r7, r7, #24
    688a:	46bd      	mov	sp, r7
    688c:	bd80      	pop	{r7, pc}
    688e:	bf00      	nop

00006890 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxQueueMessagesWaiting( const xQueueHandle pxQueue )
{
    6890:	b580      	push	{r7, lr}
    6892:	b084      	sub	sp, #16
    6894:	af00      	add	r7, sp, #0
    6896:	6078      	str	r0, [r7, #4]
unsigned portBASE_TYPE uxReturn;

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    6898:	f001 fa24 	bl	7ce4 <vPortEnterCritical>
		uxReturn = pxQueue->uxMessagesWaiting;
    689c:	687b      	ldr	r3, [r7, #4]
    689e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    68a0:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
    68a2:	f001 fa31 	bl	7d08 <vPortExitCritical>

	return uxReturn;
    68a6:	68fb      	ldr	r3, [r7, #12]
}
    68a8:	4618      	mov	r0, r3
    68aa:	f107 0710 	add.w	r7, r7, #16
    68ae:	46bd      	mov	sp, r7
    68b0:	bd80      	pop	{r7, pc}
    68b2:	bf00      	nop

000068b4 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxQueueMessagesWaitingFromISR( const xQueueHandle pxQueue )
{
    68b4:	b480      	push	{r7}
    68b6:	b085      	sub	sp, #20
    68b8:	af00      	add	r7, sp, #0
    68ba:	6078      	str	r0, [r7, #4]
unsigned portBASE_TYPE uxReturn;

	configASSERT( pxQueue );

	uxReturn = pxQueue->uxMessagesWaiting;
    68bc:	687b      	ldr	r3, [r7, #4]
    68be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    68c0:	60fb      	str	r3, [r7, #12]

	return uxReturn;
    68c2:	68fb      	ldr	r3, [r7, #12]
}
    68c4:	4618      	mov	r0, r3
    68c6:	f107 0714 	add.w	r7, r7, #20
    68ca:	46bd      	mov	sp, r7
    68cc:	bc80      	pop	{r7}
    68ce:	4770      	bx	lr

000068d0 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( xQueueHandle pxQueue )
{
    68d0:	b580      	push	{r7, lr}
    68d2:	b082      	sub	sp, #8
    68d4:	af00      	add	r7, sp, #0
    68d6:	6078      	str	r0, [r7, #4]
	configASSERT( pxQueue );

	traceQUEUE_DELETE( pxQueue );
	vQueueUnregisterQueue( pxQueue );
	vPortFree( pxQueue->pcHead );
    68d8:	687b      	ldr	r3, [r7, #4]
    68da:	681b      	ldr	r3, [r3, #0]
    68dc:	4618      	mov	r0, r3
    68de:	f7f9 fc51 	bl	184 <vPortFree>
	vPortFree( pxQueue );
    68e2:	6878      	ldr	r0, [r7, #4]
    68e4:	f7f9 fc4e 	bl	184 <vPortFree>
}
    68e8:	f107 0708 	add.w	r7, r7, #8
    68ec:	46bd      	mov	sp, r7
    68ee:	bd80      	pop	{r7, pc}

000068f0 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
    68f0:	b580      	push	{r7, lr}
    68f2:	b084      	sub	sp, #16
    68f4:	af00      	add	r7, sp, #0
    68f6:	60f8      	str	r0, [r7, #12]
    68f8:	60b9      	str	r1, [r7, #8]
    68fa:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
    68fc:	68fb      	ldr	r3, [r7, #12]
    68fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6900:	2b00      	cmp	r3, #0
    6902:	d10d      	bne.n	6920 <prvCopyDataToQueue+0x30>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    6904:	68fb      	ldr	r3, [r7, #12]
    6906:	681b      	ldr	r3, [r3, #0]
    6908:	2b00      	cmp	r3, #0
    690a:	d148      	bne.n	699e <prvCopyDataToQueue+0xae>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    690c:	68fb      	ldr	r3, [r7, #12]
    690e:	685b      	ldr	r3, [r3, #4]
    6910:	4618      	mov	r0, r3
    6912:	f001 f92b 	bl	7b6c <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
    6916:	68fb      	ldr	r3, [r7, #12]
    6918:	f04f 0200 	mov.w	r2, #0
    691c:	605a      	str	r2, [r3, #4]
    691e:	e03e      	b.n	699e <prvCopyDataToQueue+0xae>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
    6920:	687b      	ldr	r3, [r7, #4]
    6922:	2b00      	cmp	r3, #0
    6924:	d11a      	bne.n	695c <prvCopyDataToQueue+0x6c>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    6926:	68fb      	ldr	r3, [r7, #12]
    6928:	689a      	ldr	r2, [r3, #8]
    692a:	68fb      	ldr	r3, [r7, #12]
    692c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    692e:	4610      	mov	r0, r2
    6930:	68b9      	ldr	r1, [r7, #8]
    6932:	461a      	mov	r2, r3
    6934:	f001 fa4a 	bl	7dcc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    6938:	68fb      	ldr	r3, [r7, #12]
    693a:	689a      	ldr	r2, [r3, #8]
    693c:	68fb      	ldr	r3, [r7, #12]
    693e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6940:	18d2      	adds	r2, r2, r3
    6942:	68fb      	ldr	r3, [r7, #12]
    6944:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
    6946:	68fb      	ldr	r3, [r7, #12]
    6948:	689a      	ldr	r2, [r3, #8]
    694a:	68fb      	ldr	r3, [r7, #12]
    694c:	685b      	ldr	r3, [r3, #4]
    694e:	429a      	cmp	r2, r3
    6950:	d325      	bcc.n	699e <prvCopyDataToQueue+0xae>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    6952:	68fb      	ldr	r3, [r7, #12]
    6954:	681a      	ldr	r2, [r3, #0]
    6956:	68fb      	ldr	r3, [r7, #12]
    6958:	609a      	str	r2, [r3, #8]
    695a:	e020      	b.n	699e <prvCopyDataToQueue+0xae>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    695c:	68fb      	ldr	r3, [r7, #12]
    695e:	68da      	ldr	r2, [r3, #12]
    6960:	68fb      	ldr	r3, [r7, #12]
    6962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6964:	4610      	mov	r0, r2
    6966:	68b9      	ldr	r1, [r7, #8]
    6968:	461a      	mov	r2, r3
    696a:	f001 fa2f 	bl	7dcc <memcpy>
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
    696e:	68fb      	ldr	r3, [r7, #12]
    6970:	68da      	ldr	r2, [r3, #12]
    6972:	68fb      	ldr	r3, [r7, #12]
    6974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6976:	f1c3 0300 	rsb	r3, r3, #0
    697a:	18d2      	adds	r2, r2, r3
    697c:	68fb      	ldr	r3, [r7, #12]
    697e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
    6980:	68fb      	ldr	r3, [r7, #12]
    6982:	68da      	ldr	r2, [r3, #12]
    6984:	68fb      	ldr	r3, [r7, #12]
    6986:	681b      	ldr	r3, [r3, #0]
    6988:	429a      	cmp	r2, r3
    698a:	d208      	bcs.n	699e <prvCopyDataToQueue+0xae>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    698c:	68fb      	ldr	r3, [r7, #12]
    698e:	685a      	ldr	r2, [r3, #4]
    6990:	68fb      	ldr	r3, [r7, #12]
    6992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6994:	f1c3 0300 	rsb	r3, r3, #0
    6998:	18d2      	adds	r2, r2, r3
    699a:	68fb      	ldr	r3, [r7, #12]
    699c:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
    699e:	68fb      	ldr	r3, [r7, #12]
    69a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    69a2:	f103 0201 	add.w	r2, r3, #1
    69a6:	68fb      	ldr	r3, [r7, #12]
    69a8:	639a      	str	r2, [r3, #56]	; 0x38
}
    69aa:	f107 0710 	add.w	r7, r7, #16
    69ae:	46bd      	mov	sp, r7
    69b0:	bd80      	pop	{r7, pc}
    69b2:	bf00      	nop

000069b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
    69b4:	b580      	push	{r7, lr}
    69b6:	b082      	sub	sp, #8
    69b8:	af00      	add	r7, sp, #0
    69ba:	6078      	str	r0, [r7, #4]
    69bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    69be:	687b      	ldr	r3, [r7, #4]
    69c0:	681b      	ldr	r3, [r3, #0]
    69c2:	2b00      	cmp	r3, #0
    69c4:	d019      	beq.n	69fa <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    69c6:	687b      	ldr	r3, [r7, #4]
    69c8:	68da      	ldr	r2, [r3, #12]
    69ca:	687b      	ldr	r3, [r7, #4]
    69cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    69ce:	18d2      	adds	r2, r2, r3
    69d0:	687b      	ldr	r3, [r7, #4]
    69d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    69d4:	687b      	ldr	r3, [r7, #4]
    69d6:	68da      	ldr	r2, [r3, #12]
    69d8:	687b      	ldr	r3, [r7, #4]
    69da:	685b      	ldr	r3, [r3, #4]
    69dc:	429a      	cmp	r2, r3
    69de:	d303      	bcc.n	69e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
    69e0:	687b      	ldr	r3, [r7, #4]
    69e2:	681a      	ldr	r2, [r3, #0]
    69e4:	687b      	ldr	r3, [r7, #4]
    69e6:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
    69e8:	687b      	ldr	r3, [r7, #4]
    69ea:	68da      	ldr	r2, [r3, #12]
    69ec:	687b      	ldr	r3, [r7, #4]
    69ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    69f0:	6838      	ldr	r0, [r7, #0]
    69f2:	4611      	mov	r1, r2
    69f4:	461a      	mov	r2, r3
    69f6:	f001 f9e9 	bl	7dcc <memcpy>
	}
}
    69fa:	f107 0708 	add.w	r7, r7, #8
    69fe:	46bd      	mov	sp, r7
    6a00:	bd80      	pop	{r7, pc}
    6a02:	bf00      	nop

00006a04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
    6a04:	b580      	push	{r7, lr}
    6a06:	b082      	sub	sp, #8
    6a08:	af00      	add	r7, sp, #0
    6a0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    6a0c:	f001 f96a 	bl	7ce4 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    6a10:	e014      	b.n	6a3c <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    6a12:	687b      	ldr	r3, [r7, #4]
    6a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6a16:	2b00      	cmp	r3, #0
    6a18:	d015      	beq.n	6a46 <prvUnlockQueue+0x42>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    6a1a:	687b      	ldr	r3, [r7, #4]
    6a1c:	f103 0324 	add.w	r3, r3, #36	; 0x24
    6a20:	4618      	mov	r0, r3
    6a22:	f000 fe21 	bl	7668 <xTaskRemoveFromEventList>
    6a26:	4603      	mov	r3, r0
    6a28:	2b00      	cmp	r3, #0
    6a2a:	d001      	beq.n	6a30 <prvUnlockQueue+0x2c>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
    6a2c:	f000 fed6 	bl	77dc <vTaskMissedYield>
				}

				--( pxQueue->xTxLock );
    6a30:	687b      	ldr	r3, [r7, #4]
    6a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6a34:	f103 32ff 	add.w	r2, r3, #4294967295
    6a38:	687b      	ldr	r3, [r7, #4]
    6a3a:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    6a3c:	687b      	ldr	r3, [r7, #4]
    6a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6a40:	2b00      	cmp	r3, #0
    6a42:	dce6      	bgt.n	6a12 <prvUnlockQueue+0xe>
    6a44:	e000      	b.n	6a48 <prvUnlockQueue+0x44>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
    6a46:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
    6a48:	687b      	ldr	r3, [r7, #4]
    6a4a:	f04f 32ff 	mov.w	r2, #4294967295
    6a4e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
    6a50:	f001 f95a 	bl	7d08 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    6a54:	f001 f946 	bl	7ce4 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    6a58:	e014      	b.n	6a84 <prvUnlockQueue+0x80>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    6a5a:	687b      	ldr	r3, [r7, #4]
    6a5c:	691b      	ldr	r3, [r3, #16]
    6a5e:	2b00      	cmp	r3, #0
    6a60:	d015      	beq.n	6a8e <prvUnlockQueue+0x8a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    6a62:	687b      	ldr	r3, [r7, #4]
    6a64:	f103 0310 	add.w	r3, r3, #16
    6a68:	4618      	mov	r0, r3
    6a6a:	f000 fdfd 	bl	7668 <xTaskRemoveFromEventList>
    6a6e:	4603      	mov	r3, r0
    6a70:	2b00      	cmp	r3, #0
    6a72:	d001      	beq.n	6a78 <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
    6a74:	f000 feb2 	bl	77dc <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
    6a78:	687b      	ldr	r3, [r7, #4]
    6a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6a7c:	f103 32ff 	add.w	r2, r3, #4294967295
    6a80:	687b      	ldr	r3, [r7, #4]
    6a82:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    6a84:	687b      	ldr	r3, [r7, #4]
    6a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6a88:	2b00      	cmp	r3, #0
    6a8a:	dce6      	bgt.n	6a5a <prvUnlockQueue+0x56>
    6a8c:	e000      	b.n	6a90 <prvUnlockQueue+0x8c>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    6a8e:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    6a90:	687b      	ldr	r3, [r7, #4]
    6a92:	f04f 32ff 	mov.w	r2, #4294967295
    6a96:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    6a98:	f001 f936 	bl	7d08 <vPortExitCritical>
}
    6a9c:	f107 0708 	add.w	r7, r7, #8
    6aa0:	46bd      	mov	sp, r7
    6aa2:	bd80      	pop	{r7, pc}

00006aa4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
    6aa4:	b580      	push	{r7, lr}
    6aa6:	b084      	sub	sp, #16
    6aa8:	af00      	add	r7, sp, #0
    6aaa:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    6aac:	f001 f91a 	bl	7ce4 <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    6ab0:	687b      	ldr	r3, [r7, #4]
    6ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6ab4:	2b00      	cmp	r3, #0
    6ab6:	bf14      	ite	ne
    6ab8:	2300      	movne	r3, #0
    6aba:	2301      	moveq	r3, #1
    6abc:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
    6abe:	f001 f923 	bl	7d08 <vPortExitCritical>

	return xReturn;
    6ac2:	68fb      	ldr	r3, [r7, #12]
}
    6ac4:	4618      	mov	r0, r3
    6ac6:	f107 0710 	add.w	r7, r7, #16
    6aca:	46bd      	mov	sp, r7
    6acc:	bd80      	pop	{r7, pc}
    6ace:	bf00      	nop

00006ad0 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueIsQueueEmptyFromISR( const xQueueHandle pxQueue )
{
    6ad0:	b480      	push	{r7}
    6ad2:	b085      	sub	sp, #20
    6ad4:	af00      	add	r7, sp, #0
    6ad6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	configASSERT( pxQueue );
	xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    6ad8:	687b      	ldr	r3, [r7, #4]
    6ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    6adc:	2b00      	cmp	r3, #0
    6ade:	bf14      	ite	ne
    6ae0:	2300      	movne	r3, #0
    6ae2:	2301      	moveq	r3, #1
    6ae4:	60fb      	str	r3, [r7, #12]

	return xReturn;
    6ae6:	68fb      	ldr	r3, [r7, #12]
}
    6ae8:	4618      	mov	r0, r3
    6aea:	f107 0714 	add.w	r7, r7, #20
    6aee:	46bd      	mov	sp, r7
    6af0:	bc80      	pop	{r7}
    6af2:	4770      	bx	lr

00006af4 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
    6af4:	b580      	push	{r7, lr}
    6af6:	b084      	sub	sp, #16
    6af8:	af00      	add	r7, sp, #0
    6afa:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    6afc:	f001 f8f2 	bl	7ce4 <vPortEnterCritical>
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    6b00:	687b      	ldr	r3, [r7, #4]
    6b02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6b04:	687b      	ldr	r3, [r7, #4]
    6b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6b08:	429a      	cmp	r2, r3
    6b0a:	bf14      	ite	ne
    6b0c:	2300      	movne	r3, #0
    6b0e:	2301      	moveq	r3, #1
    6b10:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
    6b12:	f001 f8f9 	bl	7d08 <vPortExitCritical>

	return xReturn;
    6b16:	68fb      	ldr	r3, [r7, #12]
}
    6b18:	4618      	mov	r0, r3
    6b1a:	f107 0710 	add.w	r7, r7, #16
    6b1e:	46bd      	mov	sp, r7
    6b20:	bd80      	pop	{r7, pc}
    6b22:	bf00      	nop

00006b24 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueIsQueueFullFromISR( const xQueueHandle pxQueue )
{
    6b24:	b480      	push	{r7}
    6b26:	b085      	sub	sp, #20
    6b28:	af00      	add	r7, sp, #0
    6b2a:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	configASSERT( pxQueue );
	xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    6b2c:	687b      	ldr	r3, [r7, #4]
    6b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    6b30:	687b      	ldr	r3, [r7, #4]
    6b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    6b34:	429a      	cmp	r2, r3
    6b36:	bf14      	ite	ne
    6b38:	2300      	movne	r3, #0
    6b3a:	2301      	moveq	r3, #1
    6b3c:	60fb      	str	r3, [r7, #12]

	return xReturn;
    6b3e:	68fb      	ldr	r3, [r7, #12]
}
    6b40:	4618      	mov	r0, r3
    6b42:	f107 0714 	add.w	r7, r7, #20
    6b46:	46bd      	mov	sp, r7
    6b48:	bc80      	pop	{r7}
    6b4a:	4770      	bx	lr

00006b4c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
    6b4c:	b580      	push	{r7, lr}
    6b4e:	b08a      	sub	sp, #40	; 0x28
    6b50:	af02      	add	r7, sp, #8
    6b52:	60f8      	str	r0, [r7, #12]
    6b54:	60b9      	str	r1, [r7, #8]
    6b56:	603b      	str	r3, [r7, #0]
    6b58:	4613      	mov	r3, r2
    6b5a:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( uxPriority < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    6b5c:	88fb      	ldrh	r3, [r7, #6]
    6b5e:	4618      	mov	r0, r3
    6b60:	6b39      	ldr	r1, [r7, #48]	; 0x30
    6b62:	f000 ff4f 	bl	7a04 <prvAllocateTCBAndStack>
    6b66:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
    6b68:	69bb      	ldr	r3, [r7, #24]
    6b6a:	2b00      	cmp	r3, #0
    6b6c:	d078      	beq.n	6c60 <xTaskGenericCreate+0x114>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
    6b6e:	69bb      	ldr	r3, [r7, #24]
    6b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    6b72:	88fb      	ldrh	r3, [r7, #6]
    6b74:	f103 33ff 	add.w	r3, r3, #4294967295
    6b78:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6b7c:	18d3      	adds	r3, r2, r3
    6b7e:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
    6b80:	697b      	ldr	r3, [r7, #20]
    6b82:	f023 0307 	bic.w	r3, r3, #7
    6b86:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    6b88:	88fb      	ldrh	r3, [r7, #6]
    6b8a:	9300      	str	r3, [sp, #0]
    6b8c:	69b8      	ldr	r0, [r7, #24]
    6b8e:	68b9      	ldr	r1, [r7, #8]
    6b90:	6aba      	ldr	r2, [r7, #40]	; 0x28
    6b92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    6b94:	f000 fe40 	bl	7818 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    6b98:	6978      	ldr	r0, [r7, #20]
    6b9a:	68f9      	ldr	r1, [r7, #12]
    6b9c:	683a      	ldr	r2, [r7, #0]
    6b9e:	f001 f829 	bl	7bf4 <pxPortInitialiseStack>
    6ba2:	4603      	mov	r3, r0
    6ba4:	461a      	mov	r2, r3
    6ba6:	69bb      	ldr	r3, [r7, #24]
    6ba8:	601a      	str	r2, [r3, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
    6baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6bac:	2b00      	cmp	r3, #0
    6bae:	d002      	beq.n	6bb6 <xTaskGenericCreate+0x6a>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
    6bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6bb2:	69ba      	ldr	r2, [r7, #24]
    6bb4:	601a      	str	r2, [r3, #0]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
    6bb6:	f001 f895 	bl	7ce4 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    6bba:	4b35      	ldr	r3, [pc, #212]	; (6c90 <xTaskGenericCreate+0x144>)
    6bbc:	681b      	ldr	r3, [r3, #0]
    6bbe:	f103 0201 	add.w	r2, r3, #1
    6bc2:	4b33      	ldr	r3, [pc, #204]	; (6c90 <xTaskGenericCreate+0x144>)
    6bc4:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
    6bc6:	4b33      	ldr	r3, [pc, #204]	; (6c94 <xTaskGenericCreate+0x148>)
    6bc8:	681b      	ldr	r3, [r3, #0]
    6bca:	2b00      	cmp	r3, #0
    6bcc:	d109      	bne.n	6be2 <xTaskGenericCreate+0x96>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    6bce:	4b31      	ldr	r3, [pc, #196]	; (6c94 <xTaskGenericCreate+0x148>)
    6bd0:	69ba      	ldr	r2, [r7, #24]
    6bd2:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
    6bd4:	4b2e      	ldr	r3, [pc, #184]	; (6c90 <xTaskGenericCreate+0x144>)
    6bd6:	681b      	ldr	r3, [r3, #0]
    6bd8:	2b01      	cmp	r3, #1
    6bda:	d10f      	bne.n	6bfc <xTaskGenericCreate+0xb0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    6bdc:	f000 fe5a 	bl	7894 <prvInitialiseTaskLists>
    6be0:	e00c      	b.n	6bfc <xTaskGenericCreate+0xb0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    6be2:	4b2d      	ldr	r3, [pc, #180]	; (6c98 <xTaskGenericCreate+0x14c>)
    6be4:	681b      	ldr	r3, [r3, #0]
    6be6:	2b00      	cmp	r3, #0
    6be8:	d108      	bne.n	6bfc <xTaskGenericCreate+0xb0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    6bea:	4b2a      	ldr	r3, [pc, #168]	; (6c94 <xTaskGenericCreate+0x148>)
    6bec:	681b      	ldr	r3, [r3, #0]
    6bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6bf2:	429a      	cmp	r2, r3
    6bf4:	d802      	bhi.n	6bfc <xTaskGenericCreate+0xb0>
					{
						pxCurrentTCB = pxNewTCB;
    6bf6:	4b27      	ldr	r3, [pc, #156]	; (6c94 <xTaskGenericCreate+0x148>)
    6bf8:	69ba      	ldr	r2, [r7, #24]
    6bfa:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
    6bfc:	69bb      	ldr	r3, [r7, #24]
    6bfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6c00:	4b26      	ldr	r3, [pc, #152]	; (6c9c <xTaskGenericCreate+0x150>)
    6c02:	681b      	ldr	r3, [r3, #0]
    6c04:	429a      	cmp	r2, r3
    6c06:	d903      	bls.n	6c10 <xTaskGenericCreate+0xc4>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
    6c08:	69bb      	ldr	r3, [r7, #24]
    6c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6c0c:	4b23      	ldr	r3, [pc, #140]	; (6c9c <xTaskGenericCreate+0x150>)
    6c0e:	601a      	str	r2, [r3, #0]
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
    6c10:	4b23      	ldr	r3, [pc, #140]	; (6ca0 <xTaskGenericCreate+0x154>)
    6c12:	681b      	ldr	r3, [r3, #0]
    6c14:	f103 0201 	add.w	r2, r3, #1
    6c18:	4b21      	ldr	r3, [pc, #132]	; (6ca0 <xTaskGenericCreate+0x154>)
    6c1a:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
    6c1c:	69bb      	ldr	r3, [r7, #24]
    6c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6c20:	4b20      	ldr	r3, [pc, #128]	; (6ca4 <xTaskGenericCreate+0x158>)
    6c22:	681b      	ldr	r3, [r3, #0]
    6c24:	429a      	cmp	r2, r3
    6c26:	d903      	bls.n	6c30 <xTaskGenericCreate+0xe4>
    6c28:	69bb      	ldr	r3, [r7, #24]
    6c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6c2c:	4b1d      	ldr	r3, [pc, #116]	; (6ca4 <xTaskGenericCreate+0x158>)
    6c2e:	601a      	str	r2, [r3, #0]
    6c30:	69bb      	ldr	r3, [r7, #24]
    6c32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6c34:	4613      	mov	r3, r2
    6c36:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c3a:	189b      	adds	r3, r3, r2
    6c3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c40:	461a      	mov	r2, r3
    6c42:	4b19      	ldr	r3, [pc, #100]	; (6ca8 <xTaskGenericCreate+0x15c>)
    6c44:	18d2      	adds	r2, r2, r3
    6c46:	69bb      	ldr	r3, [r7, #24]
    6c48:	f103 0304 	add.w	r3, r3, #4
    6c4c:	4610      	mov	r0, r2
    6c4e:	4619      	mov	r1, r3
    6c50:	f7ff faae 	bl	61b0 <vListInsertEnd>

			xReturn = pdPASS;
    6c54:	f04f 0301 	mov.w	r3, #1
    6c58:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    6c5a:	f001 f855 	bl	7d08 <vPortExitCritical>
    6c5e:	e002      	b.n	6c66 <xTaskGenericCreate+0x11a>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    6c60:	f04f 33ff 	mov.w	r3, #4294967295
    6c64:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    6c66:	69fb      	ldr	r3, [r7, #28]
    6c68:	2b01      	cmp	r3, #1
    6c6a:	d10b      	bne.n	6c84 <xTaskGenericCreate+0x138>
	{
		if( xSchedulerRunning != pdFALSE )
    6c6c:	4b0a      	ldr	r3, [pc, #40]	; (6c98 <xTaskGenericCreate+0x14c>)
    6c6e:	681b      	ldr	r3, [r3, #0]
    6c70:	2b00      	cmp	r3, #0
    6c72:	d007      	beq.n	6c84 <xTaskGenericCreate+0x138>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    6c74:	4b07      	ldr	r3, [pc, #28]	; (6c94 <xTaskGenericCreate+0x148>)
    6c76:	681b      	ldr	r3, [r3, #0]
    6c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6c7c:	429a      	cmp	r2, r3
    6c7e:	d201      	bcs.n	6c84 <xTaskGenericCreate+0x138>
			{
				portYIELD_WITHIN_API();
    6c80:	f001 f824 	bl	7ccc <vPortYieldFromISR>
			}
		}
	}

	return xReturn;
    6c84:	69fb      	ldr	r3, [r7, #28]
}
    6c86:	4618      	mov	r0, r3
    6c88:	f107 0720 	add.w	r7, r7, #32
    6c8c:	46bd      	mov	sp, r7
    6c8e:	bd80      	pop	{r7, pc}
    6c90:	200045a0 	.word	0x200045a0
    6c94:	200044c8 	.word	0x200044c8
    6c98:	200045b0 	.word	0x200045b0
    6c9c:	200045a8 	.word	0x200045a8
    6ca0:	200045c4 	.word	0x200045c4
    6ca4:	200045ac 	.word	0x200045ac
    6ca8:	200044cc 	.word	0x200044cc

00006cac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
    6cac:	b580      	push	{r7, lr}
    6cae:	b084      	sub	sp, #16
    6cb0:	af00      	add	r7, sp, #0
    6cb2:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
    6cb4:	f001 f816 	bl	7ce4 <vPortEnterCritical>
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
    6cb8:	4b20      	ldr	r3, [pc, #128]	; (6d3c <vTaskDelete+0x90>)
    6cba:	681b      	ldr	r3, [r3, #0]
    6cbc:	687a      	ldr	r2, [r7, #4]
    6cbe:	429a      	cmp	r2, r3
    6cc0:	d102      	bne.n	6cc8 <vTaskDelete+0x1c>
			{
				pxTaskToDelete = NULL;
    6cc2:	f04f 0300 	mov.w	r3, #0
    6cc6:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
    6cc8:	687b      	ldr	r3, [r7, #4]
    6cca:	2b00      	cmp	r3, #0
    6ccc:	d102      	bne.n	6cd4 <vTaskDelete+0x28>
    6cce:	4b1b      	ldr	r3, [pc, #108]	; (6d3c <vTaskDelete+0x90>)
    6cd0:	681b      	ldr	r3, [r3, #0]
    6cd2:	e000      	b.n	6cd6 <vTaskDelete+0x2a>
    6cd4:	687b      	ldr	r3, [r7, #4]
    6cd6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			vListRemove( &( pxTCB->xGenericListItem ) );
    6cd8:	68fb      	ldr	r3, [r7, #12]
    6cda:	f103 0304 	add.w	r3, r3, #4
    6cde:	4618      	mov	r0, r3
    6ce0:	f7ff fac8 	bl	6274 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
    6ce4:	68fb      	ldr	r3, [r7, #12]
    6ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6ce8:	2b00      	cmp	r3, #0
    6cea:	d005      	beq.n	6cf8 <vTaskDelete+0x4c>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
    6cec:	68fb      	ldr	r3, [r7, #12]
    6cee:	f103 0318 	add.w	r3, r3, #24
    6cf2:	4618      	mov	r0, r3
    6cf4:	f7ff fabe 	bl	6274 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    6cf8:	68fb      	ldr	r3, [r7, #12]
    6cfa:	f103 0304 	add.w	r3, r3, #4
    6cfe:	4810      	ldr	r0, [pc, #64]	; (6d40 <vTaskDelete+0x94>)
    6d00:	4619      	mov	r1, r3
    6d02:	f7ff fa55 	bl	61b0 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    6d06:	4b0f      	ldr	r3, [pc, #60]	; (6d44 <vTaskDelete+0x98>)
    6d08:	681b      	ldr	r3, [r3, #0]
    6d0a:	f103 0201 	add.w	r2, r3, #1
    6d0e:	4b0d      	ldr	r3, [pc, #52]	; (6d44 <vTaskDelete+0x98>)
    6d10:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    6d12:	4b0d      	ldr	r3, [pc, #52]	; (6d48 <vTaskDelete+0x9c>)
    6d14:	681b      	ldr	r3, [r3, #0]
    6d16:	f103 0201 	add.w	r2, r3, #1
    6d1a:	4b0b      	ldr	r3, [pc, #44]	; (6d48 <vTaskDelete+0x9c>)
    6d1c:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    6d1e:	f000 fff3 	bl	7d08 <vPortExitCritical>

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
    6d22:	4b0a      	ldr	r3, [pc, #40]	; (6d4c <vTaskDelete+0xa0>)
    6d24:	681b      	ldr	r3, [r3, #0]
    6d26:	2b00      	cmp	r3, #0
    6d28:	d004      	beq.n	6d34 <vTaskDelete+0x88>
		{
			if( ( void * ) pxTaskToDelete == NULL )
    6d2a:	687b      	ldr	r3, [r7, #4]
    6d2c:	2b00      	cmp	r3, #0
    6d2e:	d101      	bne.n	6d34 <vTaskDelete+0x88>
			{
				portYIELD_WITHIN_API();
    6d30:	f000 ffcc 	bl	7ccc <vPortYieldFromISR>
			}
		}
	}
    6d34:	f107 0710 	add.w	r7, r7, #16
    6d38:	46bd      	mov	sp, r7
    6d3a:	bd80      	pop	{r7, pc}
    6d3c:	200044c8 	.word	0x200044c8
    6d40:	20004574 	.word	0x20004574
    6d44:	20004588 	.word	0x20004588
    6d48:	200045c4 	.word	0x200045c4
    6d4c:	200045b0 	.word	0x200045b0

00006d50 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
    6d50:	b580      	push	{r7, lr}
    6d52:	b086      	sub	sp, #24
    6d54:	af00      	add	r7, sp, #0
    6d56:	6078      	str	r0, [r7, #4]
    6d58:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;
    6d5a:	f04f 0300 	mov.w	r3, #0
    6d5e:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
    6d60:	f000 fa86 	bl	7270 <vTaskSuspendAll>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    6d64:	687b      	ldr	r3, [r7, #4]
    6d66:	681a      	ldr	r2, [r3, #0]
    6d68:	683b      	ldr	r3, [r7, #0]
    6d6a:	18d3      	adds	r3, r2, r3
    6d6c:	613b      	str	r3, [r7, #16]

			if( xTickCount < *pxPreviousWakeTime )
    6d6e:	687b      	ldr	r3, [r7, #4]
    6d70:	681a      	ldr	r2, [r3, #0]
    6d72:	4b1d      	ldr	r3, [pc, #116]	; (6de8 <vTaskDelayUntil+0x98>)
    6d74:	681b      	ldr	r3, [r3, #0]
    6d76:	429a      	cmp	r2, r3
    6d78:	d90d      	bls.n	6d96 <vTaskDelayUntil+0x46>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
    6d7a:	687b      	ldr	r3, [r7, #4]
    6d7c:	681a      	ldr	r2, [r3, #0]
    6d7e:	693b      	ldr	r3, [r7, #16]
    6d80:	429a      	cmp	r2, r3
    6d82:	d915      	bls.n	6db0 <vTaskDelayUntil+0x60>
    6d84:	4b18      	ldr	r3, [pc, #96]	; (6de8 <vTaskDelayUntil+0x98>)
    6d86:	681b      	ldr	r3, [r3, #0]
    6d88:	693a      	ldr	r2, [r7, #16]
    6d8a:	429a      	cmp	r2, r3
    6d8c:	d910      	bls.n	6db0 <vTaskDelayUntil+0x60>
				{
					xShouldDelay = pdTRUE;
    6d8e:	f04f 0301 	mov.w	r3, #1
    6d92:	617b      	str	r3, [r7, #20]
    6d94:	e00c      	b.n	6db0 <vTaskDelayUntil+0x60>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
    6d96:	687b      	ldr	r3, [r7, #4]
    6d98:	681a      	ldr	r2, [r3, #0]
    6d9a:	693b      	ldr	r3, [r7, #16]
    6d9c:	429a      	cmp	r2, r3
    6d9e:	d804      	bhi.n	6daa <vTaskDelayUntil+0x5a>
    6da0:	4b11      	ldr	r3, [pc, #68]	; (6de8 <vTaskDelayUntil+0x98>)
    6da2:	681b      	ldr	r3, [r3, #0]
    6da4:	693a      	ldr	r2, [r7, #16]
    6da6:	429a      	cmp	r2, r3
    6da8:	d902      	bls.n	6db0 <vTaskDelayUntil+0x60>
				{
					xShouldDelay = pdTRUE;
    6daa:	f04f 0301 	mov.w	r3, #1
    6dae:	617b      	str	r3, [r7, #20]
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    6db0:	687b      	ldr	r3, [r7, #4]
    6db2:	693a      	ldr	r2, [r7, #16]
    6db4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
    6db6:	697b      	ldr	r3, [r7, #20]
    6db8:	2b00      	cmp	r3, #0
    6dba:	d009      	beq.n	6dd0 <vTaskDelayUntil+0x80>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    6dbc:	4b0b      	ldr	r3, [pc, #44]	; (6dec <vTaskDelayUntil+0x9c>)
    6dbe:	681b      	ldr	r3, [r3, #0]
    6dc0:	f103 0304 	add.w	r3, r3, #4
    6dc4:	4618      	mov	r0, r3
    6dc6:	f7ff fa55 	bl	6274 <vListRemove>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    6dca:	6938      	ldr	r0, [r7, #16]
    6dcc:	f000 fde2 	bl	7994 <prvAddCurrentTaskToDelayedList>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    6dd0:	f000 fa5c 	bl	728c <xTaskResumeAll>
    6dd4:	60f8      	str	r0, [r7, #12]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6dd6:	68fb      	ldr	r3, [r7, #12]
    6dd8:	2b00      	cmp	r3, #0
    6dda:	d101      	bne.n	6de0 <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
    6ddc:	f000 ff76 	bl	7ccc <vPortYieldFromISR>
		}
	}
    6de0:	f107 0718 	add.w	r7, r7, #24
    6de4:	46bd      	mov	sp, r7
    6de6:	bd80      	pop	{r7, pc}
    6de8:	200045a4 	.word	0x200045a4
    6dec:	200044c8 	.word	0x200044c8

00006df0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
    6df0:	b580      	push	{r7, lr}
    6df2:	b084      	sub	sp, #16
    6df4:	af00      	add	r7, sp, #0
    6df6:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    6df8:	f04f 0300 	mov.w	r3, #0
    6dfc:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
    6dfe:	687b      	ldr	r3, [r7, #4]
    6e00:	2b00      	cmp	r3, #0
    6e02:	d013      	beq.n	6e2c <vTaskDelay+0x3c>
		{
			vTaskSuspendAll();
    6e04:	f000 fa34 	bl	7270 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    6e08:	4b0d      	ldr	r3, [pc, #52]	; (6e40 <vTaskDelay+0x50>)
    6e0a:	681a      	ldr	r2, [r3, #0]
    6e0c:	687b      	ldr	r3, [r7, #4]
    6e0e:	18d3      	adds	r3, r2, r3
    6e10:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    6e12:	4b0c      	ldr	r3, [pc, #48]	; (6e44 <vTaskDelay+0x54>)
    6e14:	681b      	ldr	r3, [r3, #0]
    6e16:	f103 0304 	add.w	r3, r3, #4
    6e1a:	4618      	mov	r0, r3
    6e1c:	f7ff fa2a 	bl	6274 <vListRemove>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    6e20:	68b8      	ldr	r0, [r7, #8]
    6e22:	f000 fdb7 	bl	7994 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    6e26:	f000 fa31 	bl	728c <xTaskResumeAll>
    6e2a:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    6e2c:	68fb      	ldr	r3, [r7, #12]
    6e2e:	2b00      	cmp	r3, #0
    6e30:	d101      	bne.n	6e36 <vTaskDelay+0x46>
		{
			portYIELD_WITHIN_API();
    6e32:	f000 ff4b 	bl	7ccc <vPortYieldFromISR>
		}
	}
    6e36:	f107 0710 	add.w	r7, r7, #16
    6e3a:	46bd      	mov	sp, r7
    6e3c:	bd80      	pop	{r7, pc}
    6e3e:	bf00      	nop
    6e40:	200045a4 	.word	0x200045a4
    6e44:	200044c8 	.word	0x200044c8

00006e48 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	unsigned portBASE_TYPE uxTaskPriorityGet( xTaskHandle pxTask )
	{
    6e48:	b580      	push	{r7, lr}
    6e4a:	b084      	sub	sp, #16
    6e4c:	af00      	add	r7, sp, #0
    6e4e:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;
	unsigned portBASE_TYPE uxReturn;

		taskENTER_CRITICAL();
    6e50:	f000 ff48 	bl	7ce4 <vPortEnterCritical>
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    6e54:	687b      	ldr	r3, [r7, #4]
    6e56:	2b00      	cmp	r3, #0
    6e58:	d102      	bne.n	6e60 <uxTaskPriorityGet+0x18>
    6e5a:	4b08      	ldr	r3, [pc, #32]	; (6e7c <uxTaskPriorityGet+0x34>)
    6e5c:	681b      	ldr	r3, [r3, #0]
    6e5e:	e000      	b.n	6e62 <uxTaskPriorityGet+0x1a>
    6e60:	687b      	ldr	r3, [r7, #4]
    6e62:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
    6e64:	68fb      	ldr	r3, [r7, #12]
    6e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6e68:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
    6e6a:	f000 ff4d 	bl	7d08 <vPortExitCritical>

		return uxReturn;
    6e6e:	68bb      	ldr	r3, [r7, #8]
	}
    6e70:	4618      	mov	r0, r3
    6e72:	f107 0710 	add.w	r7, r7, #16
    6e76:	46bd      	mov	sp, r7
    6e78:	bd80      	pop	{r7, pc}
    6e7a:	bf00      	nop
    6e7c:	200044c8 	.word	0x200044c8

00006e80 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( xTaskHandle pxTask, unsigned portBASE_TYPE uxNewPriority )
	{
    6e80:	b580      	push	{r7, lr}
    6e82:	b086      	sub	sp, #24
    6e84:	af00      	add	r7, sp, #0
    6e86:	6078      	str	r0, [r7, #4]
    6e88:	6039      	str	r1, [r7, #0]
	tskTCB *pxTCB;
	unsigned portBASE_TYPE uxCurrentPriority;
	portBASE_TYPE xYieldRequired = pdFALSE;
    6e8a:	f04f 0300 	mov.w	r3, #0
    6e8e:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= configMAX_PRIORITIES )
    6e90:	683b      	ldr	r3, [r7, #0]
    6e92:	2b04      	cmp	r3, #4
    6e94:	d902      	bls.n	6e9c <vTaskPrioritySet+0x1c>
		{
			uxNewPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
    6e96:	f04f 0304 	mov.w	r3, #4
    6e9a:	603b      	str	r3, [r7, #0]
		}

		taskENTER_CRITICAL();
    6e9c:	f000 ff22 	bl	7ce4 <vPortEnterCritical>
		{
			if( pxTask == pxCurrentTCB )
    6ea0:	4b39      	ldr	r3, [pc, #228]	; (6f88 <vTaskPrioritySet+0x108>)
    6ea2:	681b      	ldr	r3, [r3, #0]
    6ea4:	687a      	ldr	r2, [r7, #4]
    6ea6:	429a      	cmp	r2, r3
    6ea8:	d102      	bne.n	6eb0 <vTaskPrioritySet+0x30>
			{
				pxTask = NULL;
    6eaa:	f04f 0300 	mov.w	r3, #0
    6eae:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    6eb0:	687b      	ldr	r3, [r7, #4]
    6eb2:	2b00      	cmp	r3, #0
    6eb4:	d102      	bne.n	6ebc <vTaskPrioritySet+0x3c>
    6eb6:	4b34      	ldr	r3, [pc, #208]	; (6f88 <vTaskPrioritySet+0x108>)
    6eb8:	681b      	ldr	r3, [r3, #0]
    6eba:	e000      	b.n	6ebe <vTaskPrioritySet+0x3e>
    6ebc:	687b      	ldr	r3, [r7, #4]
    6ebe:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentPriority = pxTCB->uxBasePriority;
    6ec0:	693b      	ldr	r3, [r7, #16]
    6ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    6ec4:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentPriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentPriority != uxNewPriority )
    6ec6:	68fa      	ldr	r2, [r7, #12]
    6ec8:	683b      	ldr	r3, [r7, #0]
    6eca:	429a      	cmp	r2, r3
    6ecc:	d056      	beq.n	6f7c <vTaskPrioritySet+0xfc>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentPriority )
    6ece:	683a      	ldr	r2, [r7, #0]
    6ed0:	68fb      	ldr	r3, [r7, #12]
    6ed2:	429a      	cmp	r2, r3
    6ed4:	d906      	bls.n	6ee4 <vTaskPrioritySet+0x64>
				{
					if( pxTask != NULL )
    6ed6:	687b      	ldr	r3, [r7, #4]
    6ed8:	2b00      	cmp	r3, #0
    6eda:	d009      	beq.n	6ef0 <vTaskPrioritySet+0x70>
					{
						/* The priority of another task is being raised.  If we
						were raising the priority of the currently running task
						there would be no need to switch as it must have already
						been the highest priority task. */
						xYieldRequired = pdTRUE;
    6edc:	f04f 0301 	mov.w	r3, #1
    6ee0:	617b      	str	r3, [r7, #20]
    6ee2:	e005      	b.n	6ef0 <vTaskPrioritySet+0x70>
					}
				}
				else if( pxTask == NULL )
    6ee4:	687b      	ldr	r3, [r7, #4]
    6ee6:	2b00      	cmp	r3, #0
    6ee8:	d102      	bne.n	6ef0 <vTaskPrioritySet+0x70>
				{
					/* Setting our own priority down means there may now be another
					task of higher priority that is ready to execute. */
					xYieldRequired = pdTRUE;
    6eea:	f04f 0301 	mov.w	r3, #1
    6eee:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    6ef0:	693b      	ldr	r3, [r7, #16]
    6ef2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    6ef4:	693b      	ldr	r3, [r7, #16]
    6ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    6ef8:	429a      	cmp	r2, r3
    6efa:	d102      	bne.n	6f02 <vTaskPrioritySet+0x82>
					{
						pxTCB->uxPriority = uxNewPriority;
    6efc:	693b      	ldr	r3, [r7, #16]
    6efe:	683a      	ldr	r2, [r7, #0]
    6f00:	62da      	str	r2, [r3, #44]	; 0x2c
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
    6f02:	693b      	ldr	r3, [r7, #16]
    6f04:	683a      	ldr	r2, [r7, #0]
    6f06:	645a      	str	r2, [r3, #68]	; 0x44
				{
					pxTCB->uxPriority = uxNewPriority;
				}
				#endif

				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( configMAX_PRIORITIES - ( portTickType ) uxNewPriority ) );
    6f08:	683b      	ldr	r3, [r7, #0]
    6f0a:	f1c3 0205 	rsb	r2, r3, #5
    6f0e:	693b      	ldr	r3, [r7, #16]
    6f10:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the queue appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
    6f12:	693b      	ldr	r3, [r7, #16]
    6f14:	6959      	ldr	r1, [r3, #20]
    6f16:	68fa      	ldr	r2, [r7, #12]
    6f18:	4613      	mov	r3, r2
    6f1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6f1e:	189b      	adds	r3, r3, r2
    6f20:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6f24:	461a      	mov	r2, r3
    6f26:	4b19      	ldr	r3, [pc, #100]	; (6f8c <vTaskPrioritySet+0x10c>)
    6f28:	18d3      	adds	r3, r2, r3
    6f2a:	4299      	cmp	r1, r3
    6f2c:	d121      	bne.n	6f72 <vTaskPrioritySet+0xf2>
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					vListRemove( &( pxTCB->xGenericListItem ) );
    6f2e:	693b      	ldr	r3, [r7, #16]
    6f30:	f103 0304 	add.w	r3, r3, #4
    6f34:	4618      	mov	r0, r3
    6f36:	f7ff f99d 	bl	6274 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    6f3a:	693b      	ldr	r3, [r7, #16]
    6f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f3e:	4b14      	ldr	r3, [pc, #80]	; (6f90 <vTaskPrioritySet+0x110>)
    6f40:	681b      	ldr	r3, [r3, #0]
    6f42:	429a      	cmp	r2, r3
    6f44:	d903      	bls.n	6f4e <vTaskPrioritySet+0xce>
    6f46:	693b      	ldr	r3, [r7, #16]
    6f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f4a:	4b11      	ldr	r3, [pc, #68]	; (6f90 <vTaskPrioritySet+0x110>)
    6f4c:	601a      	str	r2, [r3, #0]
    6f4e:	693b      	ldr	r3, [r7, #16]
    6f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    6f52:	4613      	mov	r3, r2
    6f54:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6f58:	189b      	adds	r3, r3, r2
    6f5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6f5e:	461a      	mov	r2, r3
    6f60:	4b0a      	ldr	r3, [pc, #40]	; (6f8c <vTaskPrioritySet+0x10c>)
    6f62:	18d2      	adds	r2, r2, r3
    6f64:	693b      	ldr	r3, [r7, #16]
    6f66:	f103 0304 	add.w	r3, r3, #4
    6f6a:	4610      	mov	r0, r2
    6f6c:	4619      	mov	r1, r3
    6f6e:	f7ff f91f 	bl	61b0 <vListInsertEnd>
				}

				if( xYieldRequired == pdTRUE )
    6f72:	697b      	ldr	r3, [r7, #20]
    6f74:	2b01      	cmp	r3, #1
    6f76:	d101      	bne.n	6f7c <vTaskPrioritySet+0xfc>
				{
					portYIELD_WITHIN_API();
    6f78:	f000 fea8 	bl	7ccc <vPortYieldFromISR>
				}
			}
		}
		taskEXIT_CRITICAL();
    6f7c:	f000 fec4 	bl	7d08 <vPortExitCritical>
	}
    6f80:	f107 0718 	add.w	r7, r7, #24
    6f84:	46bd      	mov	sp, r7
    6f86:	bd80      	pop	{r7, pc}
    6f88:	200044c8 	.word	0x200044c8
    6f8c:	200044cc 	.word	0x200044cc
    6f90:	200045ac 	.word	0x200045ac

00006f94 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
    6f94:	b580      	push	{r7, lr}
    6f96:	b084      	sub	sp, #16
    6f98:	af00      	add	r7, sp, #0
    6f9a:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
    6f9c:	f000 fea2 	bl	7ce4 <vPortEnterCritical>
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
    6fa0:	4b21      	ldr	r3, [pc, #132]	; (7028 <vTaskSuspend+0x94>)
    6fa2:	681b      	ldr	r3, [r3, #0]
    6fa4:	687a      	ldr	r2, [r7, #4]
    6fa6:	429a      	cmp	r2, r3
    6fa8:	d102      	bne.n	6fb0 <vTaskSuspend+0x1c>
			{
				pxTaskToSuspend = NULL;
    6faa:	f04f 0300 	mov.w	r3, #0
    6fae:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
    6fb0:	687b      	ldr	r3, [r7, #4]
    6fb2:	2b00      	cmp	r3, #0
    6fb4:	d102      	bne.n	6fbc <vTaskSuspend+0x28>
    6fb6:	4b1c      	ldr	r3, [pc, #112]	; (7028 <vTaskSuspend+0x94>)
    6fb8:	681b      	ldr	r3, [r3, #0]
    6fba:	e000      	b.n	6fbe <vTaskSuspend+0x2a>
    6fbc:	687b      	ldr	r3, [r7, #4]
    6fbe:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			vListRemove( &( pxTCB->xGenericListItem ) );
    6fc0:	68fb      	ldr	r3, [r7, #12]
    6fc2:	f103 0304 	add.w	r3, r3, #4
    6fc6:	4618      	mov	r0, r3
    6fc8:	f7ff f954 	bl	6274 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
    6fcc:	68fb      	ldr	r3, [r7, #12]
    6fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6fd0:	2b00      	cmp	r3, #0
    6fd2:	d005      	beq.n	6fe0 <vTaskSuspend+0x4c>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
    6fd4:	68fb      	ldr	r3, [r7, #12]
    6fd6:	f103 0318 	add.w	r3, r3, #24
    6fda:	4618      	mov	r0, r3
    6fdc:	f7ff f94a 	bl	6274 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
    6fe0:	68fb      	ldr	r3, [r7, #12]
    6fe2:	f103 0304 	add.w	r3, r3, #4
    6fe6:	4811      	ldr	r0, [pc, #68]	; (702c <vTaskSuspend+0x98>)
    6fe8:	4619      	mov	r1, r3
    6fea:	f7ff f8e1 	bl	61b0 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
    6fee:	f000 fe8b 	bl	7d08 <vPortExitCritical>

		if( ( void * ) pxTaskToSuspend == NULL )
    6ff2:	687b      	ldr	r3, [r7, #4]
    6ff4:	2b00      	cmp	r3, #0
    6ff6:	d113      	bne.n	7020 <vTaskSuspend+0x8c>
		{
			if( xSchedulerRunning != pdFALSE )
    6ff8:	4b0d      	ldr	r3, [pc, #52]	; (7030 <vTaskSuspend+0x9c>)
    6ffa:	681b      	ldr	r3, [r3, #0]
    6ffc:	2b00      	cmp	r3, #0
    6ffe:	d002      	beq.n	7006 <vTaskSuspend+0x72>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
    7000:	f000 fe64 	bl	7ccc <vPortYieldFromISR>
    7004:	e00c      	b.n	7020 <vTaskSuspend+0x8c>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
    7006:	4b09      	ldr	r3, [pc, #36]	; (702c <vTaskSuspend+0x98>)
    7008:	681a      	ldr	r2, [r3, #0]
    700a:	4b0a      	ldr	r3, [pc, #40]	; (7034 <vTaskSuspend+0xa0>)
    700c:	681b      	ldr	r3, [r3, #0]
    700e:	429a      	cmp	r2, r3
    7010:	d104      	bne.n	701c <vTaskSuspend+0x88>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
    7012:	4b05      	ldr	r3, [pc, #20]	; (7028 <vTaskSuspend+0x94>)
    7014:	f04f 0200 	mov.w	r2, #0
    7018:	601a      	str	r2, [r3, #0]
    701a:	e001      	b.n	7020 <vTaskSuspend+0x8c>
				}
				else
				{
					vTaskSwitchContext();
    701c:	f000 fa9c 	bl	7558 <vTaskSwitchContext>
				}
			}
		}
	}
    7020:	f107 0710 	add.w	r7, r7, #16
    7024:	46bd      	mov	sp, r7
    7026:	bd80      	pop	{r7, pc}
    7028:	200044c8 	.word	0x200044c8
    702c:	2000458c 	.word	0x2000458c
    7030:	200045b0 	.word	0x200045b0
    7034:	200045a0 	.word	0x200045a0

00007038 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
    7038:	b480      	push	{r7}
    703a:	b085      	sub	sp, #20
    703c:	af00      	add	r7, sp, #0
    703e:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
    7040:	f04f 0300 	mov.w	r3, #0
    7044:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
    7046:	687b      	ldr	r3, [r7, #4]
    7048:	60bb      	str	r3, [r7, #8]
		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    704a:	68bb      	ldr	r3, [r7, #8]
    704c:	695a      	ldr	r2, [r3, #20]
    704e:	4b0b      	ldr	r3, [pc, #44]	; (707c <xTaskIsTaskSuspended+0x44>)
    7050:	429a      	cmp	r2, r3
    7052:	d10b      	bne.n	706c <xTaskIsTaskSuspended+0x34>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
    7054:	68bb      	ldr	r3, [r7, #8]
    7056:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7058:	4b09      	ldr	r3, [pc, #36]	; (7080 <xTaskIsTaskSuspended+0x48>)
    705a:	429a      	cmp	r2, r3
    705c:	d006      	beq.n	706c <xTaskIsTaskSuspended+0x34>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
    705e:	68bb      	ldr	r3, [r7, #8]
    7060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7062:	2b00      	cmp	r3, #0
    7064:	d102      	bne.n	706c <xTaskIsTaskSuspended+0x34>
				{
					xReturn = pdTRUE;
    7066:	f04f 0301 	mov.w	r3, #1
    706a:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
    706c:	68fb      	ldr	r3, [r7, #12]
	}
    706e:	4618      	mov	r0, r3
    7070:	f107 0714 	add.w	r7, r7, #20
    7074:	46bd      	mov	sp, r7
    7076:	bc80      	pop	{r7}
    7078:	4770      	bx	lr
    707a:	bf00      	nop
    707c:	2000458c 	.word	0x2000458c
    7080:	20004560 	.word	0x20004560

00007084 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
    7084:	b580      	push	{r7, lr}
    7086:	b084      	sub	sp, #16
    7088:	af00      	add	r7, sp, #0
    708a:	6078      	str	r0, [r7, #4]
		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
    708c:	687b      	ldr	r3, [r7, #4]
    708e:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    7090:	68fb      	ldr	r3, [r7, #12]
    7092:	2b00      	cmp	r3, #0
    7094:	d039      	beq.n	710a <vTaskResume+0x86>
    7096:	4b1f      	ldr	r3, [pc, #124]	; (7114 <vTaskResume+0x90>)
    7098:	681b      	ldr	r3, [r3, #0]
    709a:	68fa      	ldr	r2, [r7, #12]
    709c:	429a      	cmp	r2, r3
    709e:	d034      	beq.n	710a <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
    70a0:	f000 fe20 	bl	7ce4 <vPortEnterCritical>
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    70a4:	68f8      	ldr	r0, [r7, #12]
    70a6:	f7ff ffc7 	bl	7038 <xTaskIsTaskSuspended>
    70aa:	4603      	mov	r3, r0
    70ac:	2b01      	cmp	r3, #1
    70ae:	d12a      	bne.n	7106 <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					vListRemove(  &( pxTCB->xGenericListItem ) );
    70b0:	68fb      	ldr	r3, [r7, #12]
    70b2:	f103 0304 	add.w	r3, r3, #4
    70b6:	4618      	mov	r0, r3
    70b8:	f7ff f8dc 	bl	6274 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    70bc:	68fb      	ldr	r3, [r7, #12]
    70be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    70c0:	4b15      	ldr	r3, [pc, #84]	; (7118 <vTaskResume+0x94>)
    70c2:	681b      	ldr	r3, [r3, #0]
    70c4:	429a      	cmp	r2, r3
    70c6:	d903      	bls.n	70d0 <vTaskResume+0x4c>
    70c8:	68fb      	ldr	r3, [r7, #12]
    70ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    70cc:	4b12      	ldr	r3, [pc, #72]	; (7118 <vTaskResume+0x94>)
    70ce:	601a      	str	r2, [r3, #0]
    70d0:	68fb      	ldr	r3, [r7, #12]
    70d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    70d4:	4613      	mov	r3, r2
    70d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    70da:	189b      	adds	r3, r3, r2
    70dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    70e0:	461a      	mov	r2, r3
    70e2:	4b0e      	ldr	r3, [pc, #56]	; (711c <vTaskResume+0x98>)
    70e4:	18d2      	adds	r2, r2, r3
    70e6:	68fb      	ldr	r3, [r7, #12]
    70e8:	f103 0304 	add.w	r3, r3, #4
    70ec:	4610      	mov	r0, r2
    70ee:	4619      	mov	r1, r3
    70f0:	f7ff f85e 	bl	61b0 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    70f4:	68fb      	ldr	r3, [r7, #12]
    70f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    70f8:	4b06      	ldr	r3, [pc, #24]	; (7114 <vTaskResume+0x90>)
    70fa:	681b      	ldr	r3, [r3, #0]
    70fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    70fe:	429a      	cmp	r2, r3
    7100:	d301      	bcc.n	7106 <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
    7102:	f000 fde3 	bl	7ccc <vPortYieldFromISR>
					}
				}
			}
			taskEXIT_CRITICAL();
    7106:	f000 fdff 	bl	7d08 <vPortExitCritical>
		}
	}
    710a:	f107 0710 	add.w	r7, r7, #16
    710e:	46bd      	mov	sp, r7
    7110:	bd80      	pop	{r7, pc}
    7112:	bf00      	nop
    7114:	200044c8 	.word	0x200044c8
    7118:	200045ac 	.word	0x200045ac
    711c:	200044cc 	.word	0x200044cc

00007120 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
    7120:	b580      	push	{r7, lr}
    7122:	b086      	sub	sp, #24
    7124:	af00      	add	r7, sp, #0
    7126:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xYieldRequired = pdFALSE;
    7128:	f04f 0300 	mov.w	r3, #0
    712c:	617b      	str	r3, [r7, #20]
	tskTCB *pxTCB;
	unsigned portBASE_TYPE uxSavedInterruptStatus;

		configASSERT( pxTaskToResume );

		pxTCB = ( tskTCB * ) pxTaskToResume;
    712e:	687b      	ldr	r3, [r7, #4]
    7130:	613b      	str	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    7132:	f04f 0300 	mov.w	r3, #0
    7136:	60fb      	str	r3, [r7, #12]
    7138:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    713c:	f380 8811 	msr	BASEPRI, r0
		{
			if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
    7140:	6938      	ldr	r0, [r7, #16]
    7142:	f7ff ff79 	bl	7038 <xTaskIsTaskSuspended>
    7146:	4603      	mov	r3, r0
    7148:	2b01      	cmp	r3, #1
    714a:	d137      	bne.n	71bc <xTaskResumeFromISR+0x9c>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    714c:	4b20      	ldr	r3, [pc, #128]	; (71d0 <xTaskResumeFromISR+0xb0>)
    714e:	681b      	ldr	r3, [r3, #0]
    7150:	2b00      	cmp	r3, #0
    7152:	d12c      	bne.n	71ae <xTaskResumeFromISR+0x8e>
				{
					xYieldRequired = ( pxTCB->uxPriority >= pxCurrentTCB->uxPriority );
    7154:	693b      	ldr	r3, [r7, #16]
    7156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7158:	4b1e      	ldr	r3, [pc, #120]	; (71d4 <xTaskResumeFromISR+0xb4>)
    715a:	681b      	ldr	r3, [r3, #0]
    715c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    715e:	429a      	cmp	r2, r3
    7160:	bf34      	ite	cc
    7162:	2300      	movcc	r3, #0
    7164:	2301      	movcs	r3, #1
    7166:	617b      	str	r3, [r7, #20]
					vListRemove(  &( pxTCB->xGenericListItem ) );
    7168:	693b      	ldr	r3, [r7, #16]
    716a:	f103 0304 	add.w	r3, r3, #4
    716e:	4618      	mov	r0, r3
    7170:	f7ff f880 	bl	6274 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    7174:	693b      	ldr	r3, [r7, #16]
    7176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7178:	4b17      	ldr	r3, [pc, #92]	; (71d8 <xTaskResumeFromISR+0xb8>)
    717a:	681b      	ldr	r3, [r3, #0]
    717c:	429a      	cmp	r2, r3
    717e:	d903      	bls.n	7188 <xTaskResumeFromISR+0x68>
    7180:	693b      	ldr	r3, [r7, #16]
    7182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7184:	4b14      	ldr	r3, [pc, #80]	; (71d8 <xTaskResumeFromISR+0xb8>)
    7186:	601a      	str	r2, [r3, #0]
    7188:	693b      	ldr	r3, [r7, #16]
    718a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    718c:	4613      	mov	r3, r2
    718e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7192:	189b      	adds	r3, r3, r2
    7194:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7198:	461a      	mov	r2, r3
    719a:	4b10      	ldr	r3, [pc, #64]	; (71dc <xTaskResumeFromISR+0xbc>)
    719c:	18d2      	adds	r2, r2, r3
    719e:	693b      	ldr	r3, [r7, #16]
    71a0:	f103 0304 	add.w	r3, r3, #4
    71a4:	4610      	mov	r0, r2
    71a6:	4619      	mov	r1, r3
    71a8:	f7ff f802 	bl	61b0 <vListInsertEnd>
    71ac:	e006      	b.n	71bc <xTaskResumeFromISR+0x9c>
				else
				{
					/* We cannot access the delayed or ready lists, so will hold this
					task pending until the scheduler is resumed, at which point a
					yield will be performed if necessary. */
					vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    71ae:	693b      	ldr	r3, [r7, #16]
    71b0:	f103 0318 	add.w	r3, r3, #24
    71b4:	480a      	ldr	r0, [pc, #40]	; (71e0 <xTaskResumeFromISR+0xc0>)
    71b6:	4619      	mov	r1, r3
    71b8:	f7fe fffa 	bl	61b0 <vListInsertEnd>
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    71bc:	f04f 0000 	mov.w	r0, #0
    71c0:	f380 8811 	msr	BASEPRI, r0

		return xYieldRequired;
    71c4:	697b      	ldr	r3, [r7, #20]
	}
    71c6:	4618      	mov	r0, r3
    71c8:	f107 0718 	add.w	r7, r7, #24
    71cc:	46bd      	mov	sp, r7
    71ce:	bd80      	pop	{r7, pc}
    71d0:	200045b4 	.word	0x200045b4
    71d4:	200044c8 	.word	0x200044c8
    71d8:	200045ac 	.word	0x200045ac
    71dc:	200044cc 	.word	0x200044cc
    71e0:	20004560 	.word	0x20004560

000071e4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
    71e4:	b580      	push	{r7, lr}
    71e6:	b086      	sub	sp, #24
    71e8:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
    71ea:	4b15      	ldr	r3, [pc, #84]	; (7240 <vTaskStartScheduler+0x5c>)
    71ec:	f04f 0200 	mov.w	r2, #0
    71f0:	9200      	str	r2, [sp, #0]
    71f2:	f04f 0200 	mov.w	r2, #0
    71f6:	9201      	str	r2, [sp, #4]
    71f8:	f04f 0200 	mov.w	r2, #0
    71fc:	9202      	str	r2, [sp, #8]
    71fe:	f04f 0200 	mov.w	r2, #0
    7202:	9203      	str	r2, [sp, #12]
    7204:	480f      	ldr	r0, [pc, #60]	; (7244 <vTaskStartScheduler+0x60>)
    7206:	4619      	mov	r1, r3
    7208:	f04f 0280 	mov.w	r2, #128	; 0x80
    720c:	f04f 0300 	mov.w	r3, #0
    7210:	f7ff fc9c 	bl	6b4c <xTaskGenericCreate>
    7214:	6078      	str	r0, [r7, #4]
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
    7216:	687b      	ldr	r3, [r7, #4]
    7218:	2b01      	cmp	r3, #1
    721a:	d10d      	bne.n	7238 <vTaskStartScheduler+0x54>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
    721c:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    7220:	f380 8811 	msr	BASEPRI, r0

		xSchedulerRunning = pdTRUE;
    7224:	4b08      	ldr	r3, [pc, #32]	; (7248 <vTaskStartScheduler+0x64>)
    7226:	f04f 0201 	mov.w	r2, #1
    722a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
    722c:	4b07      	ldr	r3, [pc, #28]	; (724c <vTaskStartScheduler+0x68>)
    722e:	f04f 0200 	mov.w	r2, #0
    7232:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    7234:	f000 fd26 	bl	7c84 <xPortStartScheduler>
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
}
    7238:	f107 0708 	add.w	r7, r7, #8
    723c:	46bd      	mov	sp, r7
    723e:	bd80      	pop	{r7, pc}
    7240:	000081b0 	.word	0x000081b0
    7244:	000077f5 	.word	0x000077f5
    7248:	200045b0 	.word	0x200045b0
    724c:	200045a4 	.word	0x200045a4

00007250 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    7250:	b580      	push	{r7, lr}
    7252:	af00      	add	r7, sp, #0
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
    7254:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    7258:	f380 8811 	msr	BASEPRI, r0
	xSchedulerRunning = pdFALSE;
    725c:	4b03      	ldr	r3, [pc, #12]	; (726c <vTaskEndScheduler+0x1c>)
    725e:	f04f 0200 	mov.w	r2, #0
    7262:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
    7264:	f000 fd2c 	bl	7cc0 <vPortEndScheduler>
}
    7268:	bd80      	pop	{r7, pc}
    726a:	bf00      	nop
    726c:	200045b0 	.word	0x200045b0

00007270 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    7270:	b480      	push	{r7}
    7272:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    7274:	4b04      	ldr	r3, [pc, #16]	; (7288 <vTaskSuspendAll+0x18>)
    7276:	681b      	ldr	r3, [r3, #0]
    7278:	f103 0201 	add.w	r2, r3, #1
    727c:	4b02      	ldr	r3, [pc, #8]	; (7288 <vTaskSuspendAll+0x18>)
    727e:	601a      	str	r2, [r3, #0]
}
    7280:	46bd      	mov	sp, r7
    7282:	bc80      	pop	{r7}
    7284:	4770      	bx	lr
    7286:	bf00      	nop
    7288:	200045b4 	.word	0x200045b4

0000728c <xTaskResumeAll>:
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
    728c:	b590      	push	{r4, r7, lr}
    728e:	b083      	sub	sp, #12
    7290:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    7292:	f04f 0300 	mov.w	r3, #0
    7296:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    7298:	f000 fd24 	bl	7ce4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
    729c:	4b38      	ldr	r3, [pc, #224]	; (7380 <xTaskResumeAll+0xf4>)
    729e:	681b      	ldr	r3, [r3, #0]
    72a0:	f103 32ff 	add.w	r2, r3, #4294967295
    72a4:	4b36      	ldr	r3, [pc, #216]	; (7380 <xTaskResumeAll+0xf4>)
    72a6:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    72a8:	4b35      	ldr	r3, [pc, #212]	; (7380 <xTaskResumeAll+0xf4>)
    72aa:	681b      	ldr	r3, [r3, #0]
    72ac:	2b00      	cmp	r3, #0
    72ae:	d15e      	bne.n	736e <xTaskResumeAll+0xe2>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
    72b0:	4b34      	ldr	r3, [pc, #208]	; (7384 <xTaskResumeAll+0xf8>)
    72b2:	681b      	ldr	r3, [r3, #0]
    72b4:	2b00      	cmp	r3, #0
    72b6:	d05a      	beq.n	736e <xTaskResumeAll+0xe2>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
    72b8:	f04f 0300 	mov.w	r3, #0
    72bc:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
    72be:	e02e      	b.n	731e <xTaskResumeAll+0x92>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
    72c0:	4b31      	ldr	r3, [pc, #196]	; (7388 <xTaskResumeAll+0xfc>)
    72c2:	68db      	ldr	r3, [r3, #12]
    72c4:	68db      	ldr	r3, [r3, #12]
    72c6:	461c      	mov	r4, r3
					vListRemove( &( pxTCB->xEventListItem ) );
    72c8:	f104 0318 	add.w	r3, r4, #24
    72cc:	4618      	mov	r0, r3
    72ce:	f7fe ffd1 	bl	6274 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
    72d2:	f104 0304 	add.w	r3, r4, #4
    72d6:	4618      	mov	r0, r3
    72d8:	f7fe ffcc 	bl	6274 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    72dc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    72de:	4b2b      	ldr	r3, [pc, #172]	; (738c <xTaskResumeAll+0x100>)
    72e0:	681b      	ldr	r3, [r3, #0]
    72e2:	429a      	cmp	r2, r3
    72e4:	d902      	bls.n	72ec <xTaskResumeAll+0x60>
    72e6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    72e8:	4b28      	ldr	r3, [pc, #160]	; (738c <xTaskResumeAll+0x100>)
    72ea:	601a      	str	r2, [r3, #0]
    72ec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    72ee:	4613      	mov	r3, r2
    72f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    72f4:	189b      	adds	r3, r3, r2
    72f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    72fa:	461a      	mov	r2, r3
    72fc:	4b24      	ldr	r3, [pc, #144]	; (7390 <xTaskResumeAll+0x104>)
    72fe:	18d2      	adds	r2, r2, r3
    7300:	f104 0304 	add.w	r3, r4, #4
    7304:	4610      	mov	r0, r2
    7306:	4619      	mov	r1, r3
    7308:	f7fe ff52 	bl	61b0 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    730c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    730e:	4b21      	ldr	r3, [pc, #132]	; (7394 <xTaskResumeAll+0x108>)
    7310:	681b      	ldr	r3, [r3, #0]
    7312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7314:	429a      	cmp	r2, r3
    7316:	d302      	bcc.n	731e <xTaskResumeAll+0x92>
					{
						xYieldRequired = pdTRUE;
    7318:	f04f 0301 	mov.w	r3, #1
    731c:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
    731e:	4b1a      	ldr	r3, [pc, #104]	; (7388 <xTaskResumeAll+0xfc>)
    7320:	681b      	ldr	r3, [r3, #0]
    7322:	2b00      	cmp	r3, #0
    7324:	d1cc      	bne.n	72c0 <xTaskResumeAll+0x34>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    7326:	4b1c      	ldr	r3, [pc, #112]	; (7398 <xTaskResumeAll+0x10c>)
    7328:	681b      	ldr	r3, [r3, #0]
    732a:	2b00      	cmp	r3, #0
    732c:	d00f      	beq.n	734e <xTaskResumeAll+0xc2>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    732e:	e007      	b.n	7340 <xTaskResumeAll+0xb4>
					{
						vTaskIncrementTick();
    7330:	f000 f86c 	bl	740c <vTaskIncrementTick>
						--uxMissedTicks;
    7334:	4b18      	ldr	r3, [pc, #96]	; (7398 <xTaskResumeAll+0x10c>)
    7336:	681b      	ldr	r3, [r3, #0]
    7338:	f103 32ff 	add.w	r2, r3, #4294967295
    733c:	4b16      	ldr	r3, [pc, #88]	; (7398 <xTaskResumeAll+0x10c>)
    733e:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
    7340:	4b15      	ldr	r3, [pc, #84]	; (7398 <xTaskResumeAll+0x10c>)
    7342:	681b      	ldr	r3, [r3, #0]
    7344:	2b00      	cmp	r3, #0
    7346:	d1f3      	bne.n	7330 <xTaskResumeAll+0xa4>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
    7348:	f04f 0301 	mov.w	r3, #1
    734c:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    734e:	683b      	ldr	r3, [r7, #0]
    7350:	2b01      	cmp	r3, #1
    7352:	d003      	beq.n	735c <xTaskResumeAll+0xd0>
    7354:	4b11      	ldr	r3, [pc, #68]	; (739c <xTaskResumeAll+0x110>)
    7356:	681b      	ldr	r3, [r3, #0]
    7358:	2b01      	cmp	r3, #1
    735a:	d108      	bne.n	736e <xTaskResumeAll+0xe2>
				{
					xAlreadyYielded = pdTRUE;
    735c:	f04f 0301 	mov.w	r3, #1
    7360:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
    7362:	4b0e      	ldr	r3, [pc, #56]	; (739c <xTaskResumeAll+0x110>)
    7364:	f04f 0200 	mov.w	r2, #0
    7368:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
    736a:	f000 fcaf 	bl	7ccc <vPortYieldFromISR>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
    736e:	f000 fccb 	bl	7d08 <vPortExitCritical>

	return xAlreadyYielded;
    7372:	687b      	ldr	r3, [r7, #4]
}
    7374:	4618      	mov	r0, r3
    7376:	f107 070c 	add.w	r7, r7, #12
    737a:	46bd      	mov	sp, r7
    737c:	bd90      	pop	{r4, r7, pc}
    737e:	bf00      	nop
    7380:	200045b4 	.word	0x200045b4
    7384:	200045a0 	.word	0x200045a0
    7388:	20004560 	.word	0x20004560
    738c:	200045ac 	.word	0x200045ac
    7390:	200044cc 	.word	0x200044cc
    7394:	200044c8 	.word	0x200044c8
    7398:	200045b8 	.word	0x200045b8
    739c:	200045bc 	.word	0x200045bc

000073a0 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
    73a0:	b580      	push	{r7, lr}
    73a2:	b082      	sub	sp, #8
    73a4:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
    73a6:	f000 fc9d 	bl	7ce4 <vPortEnterCritical>
	{
		xTicks = xTickCount;
    73aa:	4b05      	ldr	r3, [pc, #20]	; (73c0 <xTaskGetTickCount+0x20>)
    73ac:	681b      	ldr	r3, [r3, #0]
    73ae:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
    73b0:	f000 fcaa 	bl	7d08 <vPortExitCritical>

	return xTicks;
    73b4:	687b      	ldr	r3, [r7, #4]
}
    73b6:	4618      	mov	r0, r3
    73b8:	f107 0708 	add.w	r7, r7, #8
    73bc:	46bd      	mov	sp, r7
    73be:	bd80      	pop	{r7, pc}
    73c0:	200045a4 	.word	0x200045a4

000073c4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
    73c4:	b480      	push	{r7}
    73c6:	b083      	sub	sp, #12
    73c8:	af00      	add	r7, sp, #0
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    73ca:	f04f 0300 	mov.w	r3, #0
    73ce:	607b      	str	r3, [r7, #4]
    73d0:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    73d4:	f380 8811 	msr	BASEPRI, r0
	xReturn = xTickCount;
    73d8:	4b06      	ldr	r3, [pc, #24]	; (73f4 <xTaskGetTickCountFromISR+0x30>)
    73da:	681b      	ldr	r3, [r3, #0]
    73dc:	603b      	str	r3, [r7, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    73de:	f04f 0000 	mov.w	r0, #0
    73e2:	f380 8811 	msr	BASEPRI, r0

	return xReturn;
    73e6:	683b      	ldr	r3, [r7, #0]
}
    73e8:	4618      	mov	r0, r3
    73ea:	f107 070c 	add.w	r7, r7, #12
    73ee:	46bd      	mov	sp, r7
    73f0:	bc80      	pop	{r7}
    73f2:	4770      	bx	lr
    73f4:	200045a4 	.word	0x200045a4

000073f8 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
    73f8:	b480      	push	{r7}
    73fa:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
    73fc:	4b02      	ldr	r3, [pc, #8]	; (7408 <uxTaskGetNumberOfTasks+0x10>)
    73fe:	681b      	ldr	r3, [r3, #0]
}
    7400:	4618      	mov	r0, r3
    7402:	46bd      	mov	sp, r7
    7404:	bc80      	pop	{r7}
    7406:	4770      	bx	lr
    7408:	200045a0 	.word	0x200045a0

0000740c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
    740c:	b580      	push	{r7, lr}
    740e:	b084      	sub	sp, #16
    7410:	af00      	add	r7, sp, #0
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    7412:	4b48      	ldr	r3, [pc, #288]	; (7534 <vTaskIncrementTick+0x128>)
    7414:	681b      	ldr	r3, [r3, #0]
    7416:	2b00      	cmp	r3, #0
    7418:	d17a      	bne.n	7510 <vTaskIncrementTick+0x104>
	{
		++xTickCount;
    741a:	4b47      	ldr	r3, [pc, #284]	; (7538 <vTaskIncrementTick+0x12c>)
    741c:	681b      	ldr	r3, [r3, #0]
    741e:	f103 0201 	add.w	r2, r3, #1
    7422:	4b45      	ldr	r3, [pc, #276]	; (7538 <vTaskIncrementTick+0x12c>)
    7424:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
    7426:	4b44      	ldr	r3, [pc, #272]	; (7538 <vTaskIncrementTick+0x12c>)
    7428:	681b      	ldr	r3, [r3, #0]
    742a:	2b00      	cmp	r3, #0
    742c:	d122      	bne.n	7474 <vTaskIncrementTick+0x68>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
			
			pxTemp = pxDelayedTaskList;
    742e:	4b43      	ldr	r3, [pc, #268]	; (753c <vTaskIncrementTick+0x130>)
    7430:	681b      	ldr	r3, [r3, #0]
    7432:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    7434:	4b42      	ldr	r3, [pc, #264]	; (7540 <vTaskIncrementTick+0x134>)
    7436:	681a      	ldr	r2, [r3, #0]
    7438:	4b40      	ldr	r3, [pc, #256]	; (753c <vTaskIncrementTick+0x130>)
    743a:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
    743c:	4b40      	ldr	r3, [pc, #256]	; (7540 <vTaskIncrementTick+0x134>)
    743e:	68fa      	ldr	r2, [r7, #12]
    7440:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
    7442:	4b40      	ldr	r3, [pc, #256]	; (7544 <vTaskIncrementTick+0x138>)
    7444:	681b      	ldr	r3, [r3, #0]
    7446:	f103 0201 	add.w	r2, r3, #1
    744a:	4b3e      	ldr	r3, [pc, #248]	; (7544 <vTaskIncrementTick+0x138>)
    744c:	601a      	str	r2, [r3, #0]
	
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    744e:	4b3b      	ldr	r3, [pc, #236]	; (753c <vTaskIncrementTick+0x130>)
    7450:	681b      	ldr	r3, [r3, #0]
    7452:	681b      	ldr	r3, [r3, #0]
    7454:	2b00      	cmp	r3, #0
    7456:	d104      	bne.n	7462 <vTaskIncrementTick+0x56>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the	
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
    7458:	4b3b      	ldr	r3, [pc, #236]	; (7548 <vTaskIncrementTick+0x13c>)
    745a:	f04f 32ff 	mov.w	r2, #4294967295
    745e:	601a      	str	r2, [r3, #0]
    7460:	e008      	b.n	7474 <vTaskIncrementTick+0x68>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    7462:	4b36      	ldr	r3, [pc, #216]	; (753c <vTaskIncrementTick+0x130>)
    7464:	681b      	ldr	r3, [r3, #0]
    7466:	68db      	ldr	r3, [r3, #12]
    7468:	68db      	ldr	r3, [r3, #12]
    746a:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    746c:	68bb      	ldr	r3, [r7, #8]
    746e:	685a      	ldr	r2, [r3, #4]
    7470:	4b35      	ldr	r3, [pc, #212]	; (7548 <vTaskIncrementTick+0x13c>)
    7472:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
    7474:	4b30      	ldr	r3, [pc, #192]	; (7538 <vTaskIncrementTick+0x12c>)
    7476:	681a      	ldr	r2, [r3, #0]
    7478:	4b33      	ldr	r3, [pc, #204]	; (7548 <vTaskIncrementTick+0x13c>)
    747a:	681b      	ldr	r3, [r3, #0]
    747c:	429a      	cmp	r2, r3
    747e:	d34f      	bcc.n	7520 <vTaskIncrementTick+0x114>
    7480:	4b2e      	ldr	r3, [pc, #184]	; (753c <vTaskIncrementTick+0x130>)
    7482:	681b      	ldr	r3, [r3, #0]
    7484:	681b      	ldr	r3, [r3, #0]
    7486:	2b00      	cmp	r3, #0
    7488:	d104      	bne.n	7494 <vTaskIncrementTick+0x88>
    748a:	4b2f      	ldr	r3, [pc, #188]	; (7548 <vTaskIncrementTick+0x13c>)
    748c:	f04f 32ff 	mov.w	r2, #4294967295
    7490:	601a      	str	r2, [r3, #0]
    7492:	e045      	b.n	7520 <vTaskIncrementTick+0x114>
    7494:	4b29      	ldr	r3, [pc, #164]	; (753c <vTaskIncrementTick+0x130>)
    7496:	681b      	ldr	r3, [r3, #0]
    7498:	68db      	ldr	r3, [r3, #12]
    749a:	68db      	ldr	r3, [r3, #12]
    749c:	60bb      	str	r3, [r7, #8]
    749e:	68bb      	ldr	r3, [r7, #8]
    74a0:	685b      	ldr	r3, [r3, #4]
    74a2:	607b      	str	r3, [r7, #4]
    74a4:	4b24      	ldr	r3, [pc, #144]	; (7538 <vTaskIncrementTick+0x12c>)
    74a6:	681a      	ldr	r2, [r3, #0]
    74a8:	687b      	ldr	r3, [r7, #4]
    74aa:	429a      	cmp	r2, r3
    74ac:	d203      	bcs.n	74b6 <vTaskIncrementTick+0xaa>
    74ae:	4b26      	ldr	r3, [pc, #152]	; (7548 <vTaskIncrementTick+0x13c>)
    74b0:	687a      	ldr	r2, [r7, #4]
    74b2:	601a      	str	r2, [r3, #0]
    74b4:	e034      	b.n	7520 <vTaskIncrementTick+0x114>
    74b6:	68bb      	ldr	r3, [r7, #8]
    74b8:	f103 0304 	add.w	r3, r3, #4
    74bc:	4618      	mov	r0, r3
    74be:	f7fe fed9 	bl	6274 <vListRemove>
    74c2:	68bb      	ldr	r3, [r7, #8]
    74c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    74c6:	2b00      	cmp	r3, #0
    74c8:	d005      	beq.n	74d6 <vTaskIncrementTick+0xca>
    74ca:	68bb      	ldr	r3, [r7, #8]
    74cc:	f103 0318 	add.w	r3, r3, #24
    74d0:	4618      	mov	r0, r3
    74d2:	f7fe fecf 	bl	6274 <vListRemove>
    74d6:	68bb      	ldr	r3, [r7, #8]
    74d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    74da:	4b1c      	ldr	r3, [pc, #112]	; (754c <vTaskIncrementTick+0x140>)
    74dc:	681b      	ldr	r3, [r3, #0]
    74de:	429a      	cmp	r2, r3
    74e0:	d903      	bls.n	74ea <vTaskIncrementTick+0xde>
    74e2:	68bb      	ldr	r3, [r7, #8]
    74e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    74e6:	4b19      	ldr	r3, [pc, #100]	; (754c <vTaskIncrementTick+0x140>)
    74e8:	601a      	str	r2, [r3, #0]
    74ea:	68bb      	ldr	r3, [r7, #8]
    74ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    74ee:	4613      	mov	r3, r2
    74f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74f4:	189b      	adds	r3, r3, r2
    74f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74fa:	461a      	mov	r2, r3
    74fc:	4b14      	ldr	r3, [pc, #80]	; (7550 <vTaskIncrementTick+0x144>)
    74fe:	18d2      	adds	r2, r2, r3
    7500:	68bb      	ldr	r3, [r7, #8]
    7502:	f103 0304 	add.w	r3, r3, #4
    7506:	4610      	mov	r0, r2
    7508:	4619      	mov	r1, r3
    750a:	f7fe fe51 	bl	61b0 <vListInsertEnd>
    750e:	e7b7      	b.n	7480 <vTaskIncrementTick+0x74>
	}
	else
	{
		++uxMissedTicks;
    7510:	4b10      	ldr	r3, [pc, #64]	; (7554 <vTaskIncrementTick+0x148>)
    7512:	681b      	ldr	r3, [r3, #0]
    7514:	f103 0201 	add.w	r2, r3, #1
    7518:	4b0e      	ldr	r3, [pc, #56]	; (7554 <vTaskIncrementTick+0x148>)
    751a:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
    751c:	f7f9 f85e 	bl	5dc <vApplicationTickHook>

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
    7520:	4b0c      	ldr	r3, [pc, #48]	; (7554 <vTaskIncrementTick+0x148>)
    7522:	681b      	ldr	r3, [r3, #0]
    7524:	2b00      	cmp	r3, #0
    7526:	d101      	bne.n	752c <vTaskIncrementTick+0x120>
		{
			vApplicationTickHook();
    7528:	f7f9 f858 	bl	5dc <vApplicationTickHook>
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
    752c:	f107 0710 	add.w	r7, r7, #16
    7530:	46bd      	mov	sp, r7
    7532:	bd80      	pop	{r7, pc}
    7534:	200045b4 	.word	0x200045b4
    7538:	200045a4 	.word	0x200045a4
    753c:	20004558 	.word	0x20004558
    7540:	2000455c 	.word	0x2000455c
    7544:	200045c0 	.word	0x200045c0
    7548:	20000028 	.word	0x20000028
    754c:	200045ac 	.word	0x200045ac
    7550:	200044cc 	.word	0x200044cc
    7554:	200045b8 	.word	0x200045b8

00007558 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    7558:	b480      	push	{r7}
    755a:	b083      	sub	sp, #12
    755c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
    755e:	4b23      	ldr	r3, [pc, #140]	; (75ec <vTaskSwitchContext+0x94>)
    7560:	681b      	ldr	r3, [r3, #0]
    7562:	2b00      	cmp	r3, #0
    7564:	d00b      	beq.n	757e <vTaskSwitchContext+0x26>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
    7566:	4b22      	ldr	r3, [pc, #136]	; (75f0 <vTaskSwitchContext+0x98>)
    7568:	f04f 0201 	mov.w	r2, #1
    756c:	601a      	str	r2, [r3, #0]
    756e:	e038      	b.n	75e2 <vTaskSwitchContext+0x8a>
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
    7570:	4b20      	ldr	r3, [pc, #128]	; (75f4 <vTaskSwitchContext+0x9c>)
    7572:	681b      	ldr	r3, [r3, #0]
    7574:	f103 32ff 	add.w	r2, r3, #4294967295
    7578:	4b1e      	ldr	r3, [pc, #120]	; (75f4 <vTaskSwitchContext+0x9c>)
    757a:	601a      	str	r2, [r3, #0]
    757c:	e000      	b.n	7580 <vTaskSwitchContext+0x28>
	
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
	
		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    757e:	bf00      	nop
    7580:	4b1c      	ldr	r3, [pc, #112]	; (75f4 <vTaskSwitchContext+0x9c>)
    7582:	681a      	ldr	r2, [r3, #0]
    7584:	4613      	mov	r3, r2
    7586:	ea4f 0383 	mov.w	r3, r3, lsl #2
    758a:	189b      	adds	r3, r3, r2
    758c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7590:	461a      	mov	r2, r3
    7592:	4b19      	ldr	r3, [pc, #100]	; (75f8 <vTaskSwitchContext+0xa0>)
    7594:	18d3      	adds	r3, r2, r3
    7596:	681b      	ldr	r3, [r3, #0]
    7598:	2b00      	cmp	r3, #0
    759a:	d0e9      	beq.n	7570 <vTaskSwitchContext+0x18>
			--uxTopReadyPriority;
		}
	
		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    759c:	4b15      	ldr	r3, [pc, #84]	; (75f4 <vTaskSwitchContext+0x9c>)
    759e:	681a      	ldr	r2, [r3, #0]
    75a0:	4613      	mov	r3, r2
    75a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75a6:	189b      	adds	r3, r3, r2
    75a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75ac:	461a      	mov	r2, r3
    75ae:	4b12      	ldr	r3, [pc, #72]	; (75f8 <vTaskSwitchContext+0xa0>)
    75b0:	18d3      	adds	r3, r2, r3
    75b2:	607b      	str	r3, [r7, #4]
    75b4:	687b      	ldr	r3, [r7, #4]
    75b6:	685b      	ldr	r3, [r3, #4]
    75b8:	685a      	ldr	r2, [r3, #4]
    75ba:	687b      	ldr	r3, [r7, #4]
    75bc:	605a      	str	r2, [r3, #4]
    75be:	687b      	ldr	r3, [r7, #4]
    75c0:	685a      	ldr	r2, [r3, #4]
    75c2:	687b      	ldr	r3, [r7, #4]
    75c4:	f103 0308 	add.w	r3, r3, #8
    75c8:	429a      	cmp	r2, r3
    75ca:	d104      	bne.n	75d6 <vTaskSwitchContext+0x7e>
    75cc:	687b      	ldr	r3, [r7, #4]
    75ce:	685b      	ldr	r3, [r3, #4]
    75d0:	685a      	ldr	r2, [r3, #4]
    75d2:	687b      	ldr	r3, [r7, #4]
    75d4:	605a      	str	r2, [r3, #4]
    75d6:	687b      	ldr	r3, [r7, #4]
    75d8:	685b      	ldr	r3, [r3, #4]
    75da:	68db      	ldr	r3, [r3, #12]
    75dc:	461a      	mov	r2, r3
    75de:	4b07      	ldr	r3, [pc, #28]	; (75fc <vTaskSwitchContext+0xa4>)
    75e0:	601a      	str	r2, [r3, #0]
	
		traceTASK_SWITCHED_IN();
	}
}
    75e2:	f107 070c 	add.w	r7, r7, #12
    75e6:	46bd      	mov	sp, r7
    75e8:	bc80      	pop	{r7}
    75ea:	4770      	bx	lr
    75ec:	200045b4 	.word	0x200045b4
    75f0:	200045bc 	.word	0x200045bc
    75f4:	200045ac 	.word	0x200045ac
    75f8:	200044cc 	.word	0x200044cc
    75fc:	200044c8 	.word	0x200044c8

00007600 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
    7600:	b580      	push	{r7, lr}
    7602:	b084      	sub	sp, #16
    7604:	af00      	add	r7, sp, #0
    7606:	6078      	str	r0, [r7, #4]
    7608:	6039      	str	r1, [r7, #0]
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    760a:	4b14      	ldr	r3, [pc, #80]	; (765c <vTaskPlaceOnEventList+0x5c>)
    760c:	681b      	ldr	r3, [r3, #0]
    760e:	f103 0318 	add.w	r3, r3, #24
    7612:	6878      	ldr	r0, [r7, #4]
    7614:	4619      	mov	r1, r3
    7616:	f7fe fdf3 	bl	6200 <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    761a:	4b10      	ldr	r3, [pc, #64]	; (765c <vTaskPlaceOnEventList+0x5c>)
    761c:	681b      	ldr	r3, [r3, #0]
    761e:	f103 0304 	add.w	r3, r3, #4
    7622:	4618      	mov	r0, r3
    7624:	f7fe fe26 	bl	6274 <vListRemove>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
    7628:	683b      	ldr	r3, [r7, #0]
    762a:	f1b3 3fff 	cmp.w	r3, #4294967295
    762e:	d108      	bne.n	7642 <vTaskPlaceOnEventList+0x42>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    7630:	4b0a      	ldr	r3, [pc, #40]	; (765c <vTaskPlaceOnEventList+0x5c>)
    7632:	681b      	ldr	r3, [r3, #0]
    7634:	f103 0304 	add.w	r3, r3, #4
    7638:	4809      	ldr	r0, [pc, #36]	; (7660 <vTaskPlaceOnEventList+0x60>)
    763a:	4619      	mov	r1, r3
    763c:	f7fe fdb8 	bl	61b0 <vListInsertEnd>
    7640:	e007      	b.n	7652 <vTaskPlaceOnEventList+0x52>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
    7642:	4b08      	ldr	r3, [pc, #32]	; (7664 <vTaskPlaceOnEventList+0x64>)
    7644:	681a      	ldr	r2, [r3, #0]
    7646:	683b      	ldr	r3, [r7, #0]
    7648:	18d3      	adds	r3, r2, r3
    764a:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    764c:	68f8      	ldr	r0, [r7, #12]
    764e:	f000 f9a1 	bl	7994 <prvAddCurrentTaskToDelayedList>
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
    7652:	f107 0710 	add.w	r7, r7, #16
    7656:	46bd      	mov	sp, r7
    7658:	bd80      	pop	{r7, pc}
    765a:	bf00      	nop
    765c:	200044c8 	.word	0x200044c8
    7660:	2000458c 	.word	0x2000458c
    7664:	200045a4 	.word	0x200045a4

00007668 <xTaskRemoveFromEventList>:
	
#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
    7668:	b580      	push	{r7, lr}
    766a:	b084      	sub	sp, #16
    766c:	af00      	add	r7, sp, #0
    766e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.
	
	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    7670:	687b      	ldr	r3, [r7, #4]
    7672:	68db      	ldr	r3, [r3, #12]
    7674:	68db      	ldr	r3, [r3, #12]
    7676:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
    7678:	68bb      	ldr	r3, [r7, #8]
    767a:	f103 0318 	add.w	r3, r3, #24
    767e:	4618      	mov	r0, r3
    7680:	f7fe fdf8 	bl	6274 <vListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    7684:	4b20      	ldr	r3, [pc, #128]	; (7708 <xTaskRemoveFromEventList+0xa0>)
    7686:	681b      	ldr	r3, [r3, #0]
    7688:	2b00      	cmp	r3, #0
    768a:	d122      	bne.n	76d2 <xTaskRemoveFromEventList+0x6a>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    768c:	68bb      	ldr	r3, [r7, #8]
    768e:	f103 0304 	add.w	r3, r3, #4
    7692:	4618      	mov	r0, r3
    7694:	f7fe fdee 	bl	6274 <vListRemove>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
    7698:	68bb      	ldr	r3, [r7, #8]
    769a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    769c:	4b1b      	ldr	r3, [pc, #108]	; (770c <xTaskRemoveFromEventList+0xa4>)
    769e:	681b      	ldr	r3, [r3, #0]
    76a0:	429a      	cmp	r2, r3
    76a2:	d903      	bls.n	76ac <xTaskRemoveFromEventList+0x44>
    76a4:	68bb      	ldr	r3, [r7, #8]
    76a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    76a8:	4b18      	ldr	r3, [pc, #96]	; (770c <xTaskRemoveFromEventList+0xa4>)
    76aa:	601a      	str	r2, [r3, #0]
    76ac:	68bb      	ldr	r3, [r7, #8]
    76ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    76b0:	4613      	mov	r3, r2
    76b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76b6:	189b      	adds	r3, r3, r2
    76b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76bc:	461a      	mov	r2, r3
    76be:	4b14      	ldr	r3, [pc, #80]	; (7710 <xTaskRemoveFromEventList+0xa8>)
    76c0:	18d2      	adds	r2, r2, r3
    76c2:	68bb      	ldr	r3, [r7, #8]
    76c4:	f103 0304 	add.w	r3, r3, #4
    76c8:	4610      	mov	r0, r2
    76ca:	4619      	mov	r1, r3
    76cc:	f7fe fd70 	bl	61b0 <vListInsertEnd>
    76d0:	e006      	b.n	76e0 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    76d2:	68bb      	ldr	r3, [r7, #8]
    76d4:	f103 0318 	add.w	r3, r3, #24
    76d8:	480e      	ldr	r0, [pc, #56]	; (7714 <xTaskRemoveFromEventList+0xac>)
    76da:	4619      	mov	r1, r3
    76dc:	f7fe fd68 	bl	61b0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
    76e0:	68bb      	ldr	r3, [r7, #8]
    76e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    76e4:	4b0c      	ldr	r3, [pc, #48]	; (7718 <xTaskRemoveFromEventList+0xb0>)
    76e6:	681b      	ldr	r3, [r3, #0]
    76e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    76ea:	429a      	cmp	r2, r3
    76ec:	d303      	bcc.n	76f6 <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    76ee:	f04f 0301 	mov.w	r3, #1
    76f2:	60fb      	str	r3, [r7, #12]
    76f4:	e002      	b.n	76fc <xTaskRemoveFromEventList+0x94>
	}
	else
	{
		xReturn = pdFALSE;
    76f6:	f04f 0300 	mov.w	r3, #0
    76fa:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
    76fc:	68fb      	ldr	r3, [r7, #12]
}
    76fe:	4618      	mov	r0, r3
    7700:	f107 0710 	add.w	r7, r7, #16
    7704:	46bd      	mov	sp, r7
    7706:	bd80      	pop	{r7, pc}
    7708:	200045b4 	.word	0x200045b4
    770c:	200045ac 	.word	0x200045ac
    7710:	200044cc 	.word	0x200044cc
    7714:	20004560 	.word	0x20004560
    7718:	200044c8 	.word	0x200044c8

0000771c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
    771c:	b480      	push	{r7}
    771e:	b083      	sub	sp, #12
    7720:	af00      	add	r7, sp, #0
    7722:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    7724:	4b06      	ldr	r3, [pc, #24]	; (7740 <vTaskSetTimeOutState+0x24>)
    7726:	681a      	ldr	r2, [r3, #0]
    7728:	687b      	ldr	r3, [r7, #4]
    772a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    772c:	4b05      	ldr	r3, [pc, #20]	; (7744 <vTaskSetTimeOutState+0x28>)
    772e:	681a      	ldr	r2, [r3, #0]
    7730:	687b      	ldr	r3, [r7, #4]
    7732:	605a      	str	r2, [r3, #4]
}
    7734:	f107 070c 	add.w	r7, r7, #12
    7738:	46bd      	mov	sp, r7
    773a:	bc80      	pop	{r7}
    773c:	4770      	bx	lr
    773e:	bf00      	nop
    7740:	200045c0 	.word	0x200045c0
    7744:	200045a4 	.word	0x200045a4

00007748 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
    7748:	b580      	push	{r7, lr}
    774a:	b084      	sub	sp, #16
    774c:	af00      	add	r7, sp, #0
    774e:	6078      	str	r0, [r7, #4]
    7750:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    7752:	f000 fac7 	bl	7ce4 <vPortEnterCritical>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    7756:	683b      	ldr	r3, [r7, #0]
    7758:	681b      	ldr	r3, [r3, #0]
    775a:	f1b3 3fff 	cmp.w	r3, #4294967295
    775e:	d103      	bne.n	7768 <xTaskCheckForTimeOut+0x20>
			{
				xReturn = pdFALSE;
    7760:	f04f 0300 	mov.w	r3, #0
    7764:	60fb      	str	r3, [r7, #12]
    7766:	e02c      	b.n	77c2 <xTaskCheckForTimeOut+0x7a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    7768:	687b      	ldr	r3, [r7, #4]
    776a:	681a      	ldr	r2, [r3, #0]
    776c:	4b19      	ldr	r3, [pc, #100]	; (77d4 <xTaskCheckForTimeOut+0x8c>)
    776e:	681b      	ldr	r3, [r3, #0]
    7770:	429a      	cmp	r2, r3
    7772:	d009      	beq.n	7788 <xTaskCheckForTimeOut+0x40>
    7774:	687b      	ldr	r3, [r7, #4]
    7776:	685a      	ldr	r2, [r3, #4]
    7778:	4b17      	ldr	r3, [pc, #92]	; (77d8 <xTaskCheckForTimeOut+0x90>)
    777a:	681b      	ldr	r3, [r3, #0]
    777c:	429a      	cmp	r2, r3
    777e:	d803      	bhi.n	7788 <xTaskCheckForTimeOut+0x40>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    7780:	f04f 0301 	mov.w	r3, #1
    7784:	60fb      	str	r3, [r7, #12]
    7786:	e01c      	b.n	77c2 <xTaskCheckForTimeOut+0x7a>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    7788:	4b13      	ldr	r3, [pc, #76]	; (77d8 <xTaskCheckForTimeOut+0x90>)
    778a:	681a      	ldr	r2, [r3, #0]
    778c:	687b      	ldr	r3, [r7, #4]
    778e:	685b      	ldr	r3, [r3, #4]
    7790:	1ad2      	subs	r2, r2, r3
    7792:	683b      	ldr	r3, [r7, #0]
    7794:	681b      	ldr	r3, [r3, #0]
    7796:	429a      	cmp	r2, r3
    7798:	d210      	bcs.n	77bc <xTaskCheckForTimeOut+0x74>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
    779a:	683b      	ldr	r3, [r7, #0]
    779c:	681a      	ldr	r2, [r3, #0]
    779e:	687b      	ldr	r3, [r7, #4]
    77a0:	6859      	ldr	r1, [r3, #4]
    77a2:	4b0d      	ldr	r3, [pc, #52]	; (77d8 <xTaskCheckForTimeOut+0x90>)
    77a4:	681b      	ldr	r3, [r3, #0]
    77a6:	1acb      	subs	r3, r1, r3
    77a8:	18d2      	adds	r2, r2, r3
    77aa:	683b      	ldr	r3, [r7, #0]
    77ac:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
    77ae:	6878      	ldr	r0, [r7, #4]
    77b0:	f7ff ffb4 	bl	771c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    77b4:	f04f 0300 	mov.w	r3, #0
    77b8:	60fb      	str	r3, [r7, #12]
    77ba:	e002      	b.n	77c2 <xTaskCheckForTimeOut+0x7a>
		}
		else
		{
			xReturn = pdTRUE;
    77bc:	f04f 0301 	mov.w	r3, #1
    77c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    77c2:	f000 faa1 	bl	7d08 <vPortExitCritical>

	return xReturn;
    77c6:	68fb      	ldr	r3, [r7, #12]
}
    77c8:	4618      	mov	r0, r3
    77ca:	f107 0710 	add.w	r7, r7, #16
    77ce:	46bd      	mov	sp, r7
    77d0:	bd80      	pop	{r7, pc}
    77d2:	bf00      	nop
    77d4:	200045c0 	.word	0x200045c0
    77d8:	200045a4 	.word	0x200045a4

000077dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    77dc:	b480      	push	{r7}
    77de:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
    77e0:	4b03      	ldr	r3, [pc, #12]	; (77f0 <vTaskMissedYield+0x14>)
    77e2:	f04f 0201 	mov.w	r2, #1
    77e6:	601a      	str	r2, [r3, #0]
}
    77e8:	46bd      	mov	sp, r7
    77ea:	bc80      	pop	{r7}
    77ec:	4770      	bx	lr
    77ee:	bf00      	nop
    77f0:	200045bc 	.word	0x200045bc

000077f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    77f4:	b580      	push	{r7, lr}
    77f6:	b082      	sub	sp, #8
    77f8:	af00      	add	r7, sp, #0
    77fa:	6078      	str	r0, [r7, #4]
    77fc:	e000      	b.n	7800 <prvIdleTask+0xc>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
    77fe:	bf00      	nop
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    7800:	f000 f88c 	bl	791c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
    7804:	4b03      	ldr	r3, [pc, #12]	; (7814 <prvIdleTask+0x20>)
    7806:	681b      	ldr	r3, [r3, #0]
    7808:	2b01      	cmp	r3, #1
    780a:	d9f8      	bls.n	77fe <prvIdleTask+0xa>
			{
				taskYIELD();
    780c:	f000 fa5e 	bl	7ccc <vPortYieldFromISR>
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
		}
		#endif
	}
    7810:	e7f6      	b.n	7800 <prvIdleTask+0xc>
    7812:	bf00      	nop
    7814:	200044cc 	.word	0x200044cc

00007818 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
    7818:	b580      	push	{r7, lr}
    781a:	b084      	sub	sp, #16
    781c:	af00      	add	r7, sp, #0
    781e:	60f8      	str	r0, [r7, #12]
    7820:	60b9      	str	r1, [r7, #8]
    7822:	607a      	str	r2, [r7, #4]
    7824:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    7826:	68fb      	ldr	r3, [r7, #12]
    7828:	f103 0334 	add.w	r3, r3, #52	; 0x34
    782c:	461a      	mov	r2, r3
    782e:	68bb      	ldr	r3, [r7, #8]
    7830:	4610      	mov	r0, r2
    7832:	4619      	mov	r1, r3
    7834:	f04f 0210 	mov.w	r2, #16
    7838:	f000 fc28 	bl	808c <strncpy>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
    783c:	68fb      	ldr	r3, [r7, #12]
    783e:	f04f 0200 	mov.w	r2, #0
    7842:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
    7846:	687b      	ldr	r3, [r7, #4]
    7848:	2b04      	cmp	r3, #4
    784a:	d902      	bls.n	7852 <prvInitialiseTCBVariables+0x3a>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
    784c:	f04f 0304 	mov.w	r3, #4
    7850:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
    7852:	68fb      	ldr	r3, [r7, #12]
    7854:	687a      	ldr	r2, [r7, #4]
    7856:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    7858:	68fb      	ldr	r3, [r7, #12]
    785a:	687a      	ldr	r2, [r7, #4]
    785c:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    785e:	68fb      	ldr	r3, [r7, #12]
    7860:	f103 0304 	add.w	r3, r3, #4
    7864:	4618      	mov	r0, r3
    7866:	f7fe fc95 	bl	6194 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    786a:	68fb      	ldr	r3, [r7, #12]
    786c:	f103 0318 	add.w	r3, r3, #24
    7870:	4618      	mov	r0, r3
    7872:	f7fe fc8f 	bl	6194 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    7876:	68fb      	ldr	r3, [r7, #12]
    7878:	68fa      	ldr	r2, [r7, #12]
    787a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    787c:	687b      	ldr	r3, [r7, #4]
    787e:	f1c3 0205 	rsb	r2, r3, #5
    7882:	68fb      	ldr	r3, [r7, #12]
    7884:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    7886:	68fb      	ldr	r3, [r7, #12]
    7888:	68fa      	ldr	r2, [r7, #12]
    788a:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
    788c:	f107 0710 	add.w	r7, r7, #16
    7890:	46bd      	mov	sp, r7
    7892:	bd80      	pop	{r7, pc}

00007894 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
    7894:	b580      	push	{r7, lr}
    7896:	b082      	sub	sp, #8
    7898:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
    789a:	f04f 0300 	mov.w	r3, #0
    789e:	607b      	str	r3, [r7, #4]
    78a0:	e010      	b.n	78c4 <prvInitialiseTaskLists+0x30>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
    78a2:	687a      	ldr	r2, [r7, #4]
    78a4:	4613      	mov	r3, r2
    78a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78aa:	189b      	adds	r3, r3, r2
    78ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78b0:	461a      	mov	r2, r3
    78b2:	4b12      	ldr	r3, [pc, #72]	; (78fc <prvInitialiseTaskLists+0x68>)
    78b4:	18d3      	adds	r3, r2, r3
    78b6:	4618      	mov	r0, r3
    78b8:	f7fe fc48 	bl	614c <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
    78bc:	687b      	ldr	r3, [r7, #4]
    78be:	f103 0301 	add.w	r3, r3, #1
    78c2:	607b      	str	r3, [r7, #4]
    78c4:	687b      	ldr	r3, [r7, #4]
    78c6:	2b04      	cmp	r3, #4
    78c8:	d9eb      	bls.n	78a2 <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
    78ca:	480d      	ldr	r0, [pc, #52]	; (7900 <prvInitialiseTaskLists+0x6c>)
    78cc:	f7fe fc3e 	bl	614c <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
    78d0:	480c      	ldr	r0, [pc, #48]	; (7904 <prvInitialiseTaskLists+0x70>)
    78d2:	f7fe fc3b 	bl	614c <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
    78d6:	480c      	ldr	r0, [pc, #48]	; (7908 <prvInitialiseTaskLists+0x74>)
    78d8:	f7fe fc38 	bl	614c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
    78dc:	480b      	ldr	r0, [pc, #44]	; (790c <prvInitialiseTaskLists+0x78>)
    78de:	f7fe fc35 	bl	614c <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
    78e2:	480b      	ldr	r0, [pc, #44]	; (7910 <prvInitialiseTaskLists+0x7c>)
    78e4:	f7fe fc32 	bl	614c <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    78e8:	4b0a      	ldr	r3, [pc, #40]	; (7914 <prvInitialiseTaskLists+0x80>)
    78ea:	4a05      	ldr	r2, [pc, #20]	; (7900 <prvInitialiseTaskLists+0x6c>)
    78ec:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    78ee:	4b0a      	ldr	r3, [pc, #40]	; (7918 <prvInitialiseTaskLists+0x84>)
    78f0:	4a04      	ldr	r2, [pc, #16]	; (7904 <prvInitialiseTaskLists+0x70>)
    78f2:	601a      	str	r2, [r3, #0]
}
    78f4:	f107 0708 	add.w	r7, r7, #8
    78f8:	46bd      	mov	sp, r7
    78fa:	bd80      	pop	{r7, pc}
    78fc:	200044cc 	.word	0x200044cc
    7900:	20004530 	.word	0x20004530
    7904:	20004544 	.word	0x20004544
    7908:	20004560 	.word	0x20004560
    790c:	20004574 	.word	0x20004574
    7910:	2000458c 	.word	0x2000458c
    7914:	20004558 	.word	0x20004558
    7918:	2000455c 	.word	0x2000455c

0000791c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    791c:	b580      	push	{r7, lr}
    791e:	b082      	sub	sp, #8
    7920:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
    7922:	4b19      	ldr	r3, [pc, #100]	; (7988 <prvCheckTasksWaitingTermination+0x6c>)
    7924:	681b      	ldr	r3, [r3, #0]
    7926:	2b00      	cmp	r3, #0
    7928:	d02a      	beq.n	7980 <prvCheckTasksWaitingTermination+0x64>
		{
			vTaskSuspendAll();
    792a:	f7ff fca1 	bl	7270 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    792e:	4b17      	ldr	r3, [pc, #92]	; (798c <prvCheckTasksWaitingTermination+0x70>)
    7930:	681b      	ldr	r3, [r3, #0]
    7932:	2b00      	cmp	r3, #0
    7934:	bf14      	ite	ne
    7936:	2300      	movne	r3, #0
    7938:	2301      	moveq	r3, #1
    793a:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
    793c:	f7ff fca6 	bl	728c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    7940:	687b      	ldr	r3, [r7, #4]
    7942:	2b00      	cmp	r3, #0
    7944:	d11c      	bne.n	7980 <prvCheckTasksWaitingTermination+0x64>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
    7946:	f000 f9cd 	bl	7ce4 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
    794a:	4b10      	ldr	r3, [pc, #64]	; (798c <prvCheckTasksWaitingTermination+0x70>)
    794c:	68db      	ldr	r3, [r3, #12]
    794e:	68db      	ldr	r3, [r3, #12]
    7950:	603b      	str	r3, [r7, #0]
					vListRemove( &( pxTCB->xGenericListItem ) );
    7952:	683b      	ldr	r3, [r7, #0]
    7954:	f103 0304 	add.w	r3, r3, #4
    7958:	4618      	mov	r0, r3
    795a:	f7fe fc8b 	bl	6274 <vListRemove>
					--uxCurrentNumberOfTasks;
    795e:	4b0c      	ldr	r3, [pc, #48]	; (7990 <prvCheckTasksWaitingTermination+0x74>)
    7960:	681b      	ldr	r3, [r3, #0]
    7962:	f103 32ff 	add.w	r2, r3, #4294967295
    7966:	4b0a      	ldr	r3, [pc, #40]	; (7990 <prvCheckTasksWaitingTermination+0x74>)
    7968:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
    796a:	4b07      	ldr	r3, [pc, #28]	; (7988 <prvCheckTasksWaitingTermination+0x6c>)
    796c:	681b      	ldr	r3, [r3, #0]
    796e:	f103 32ff 	add.w	r2, r3, #4294967295
    7972:	4b05      	ldr	r3, [pc, #20]	; (7988 <prvCheckTasksWaitingTermination+0x6c>)
    7974:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
    7976:	f000 f9c7 	bl	7d08 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
    797a:	6838      	ldr	r0, [r7, #0]
    797c:	f000 f87c 	bl	7a78 <prvDeleteTCB>
			}
		}
	}
	#endif
}
    7980:	f107 0708 	add.w	r7, r7, #8
    7984:	46bd      	mov	sp, r7
    7986:	bd80      	pop	{r7, pc}
    7988:	20004588 	.word	0x20004588
    798c:	20004574 	.word	0x20004574
    7990:	200045a0 	.word	0x200045a0

00007994 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
    7994:	b580      	push	{r7, lr}
    7996:	b082      	sub	sp, #8
    7998:	af00      	add	r7, sp, #0
    799a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    799c:	4b14      	ldr	r3, [pc, #80]	; (79f0 <prvAddCurrentTaskToDelayedList+0x5c>)
    799e:	681b      	ldr	r3, [r3, #0]
    79a0:	687a      	ldr	r2, [r7, #4]
    79a2:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
    79a4:	4b13      	ldr	r3, [pc, #76]	; (79f4 <prvAddCurrentTaskToDelayedList+0x60>)
    79a6:	681b      	ldr	r3, [r3, #0]
    79a8:	687a      	ldr	r2, [r7, #4]
    79aa:	429a      	cmp	r2, r3
    79ac:	d20a      	bcs.n	79c4 <prvAddCurrentTaskToDelayedList+0x30>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    79ae:	4b12      	ldr	r3, [pc, #72]	; (79f8 <prvAddCurrentTaskToDelayedList+0x64>)
    79b0:	681a      	ldr	r2, [r3, #0]
    79b2:	4b0f      	ldr	r3, [pc, #60]	; (79f0 <prvAddCurrentTaskToDelayedList+0x5c>)
    79b4:	681b      	ldr	r3, [r3, #0]
    79b6:	f103 0304 	add.w	r3, r3, #4
    79ba:	4610      	mov	r0, r2
    79bc:	4619      	mov	r1, r3
    79be:	f7fe fc1f 	bl	6200 <vListInsert>
    79c2:	e011      	b.n	79e8 <prvAddCurrentTaskToDelayedList+0x54>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    79c4:	4b0d      	ldr	r3, [pc, #52]	; (79fc <prvAddCurrentTaskToDelayedList+0x68>)
    79c6:	681a      	ldr	r2, [r3, #0]
    79c8:	4b09      	ldr	r3, [pc, #36]	; (79f0 <prvAddCurrentTaskToDelayedList+0x5c>)
    79ca:	681b      	ldr	r3, [r3, #0]
    79cc:	f103 0304 	add.w	r3, r3, #4
    79d0:	4610      	mov	r0, r2
    79d2:	4619      	mov	r1, r3
    79d4:	f7fe fc14 	bl	6200 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    79d8:	4b09      	ldr	r3, [pc, #36]	; (7a00 <prvAddCurrentTaskToDelayedList+0x6c>)
    79da:	681b      	ldr	r3, [r3, #0]
    79dc:	687a      	ldr	r2, [r7, #4]
    79de:	429a      	cmp	r2, r3
    79e0:	d202      	bcs.n	79e8 <prvAddCurrentTaskToDelayedList+0x54>
		{
			xNextTaskUnblockTime = xTimeToWake;
    79e2:	4b07      	ldr	r3, [pc, #28]	; (7a00 <prvAddCurrentTaskToDelayedList+0x6c>)
    79e4:	687a      	ldr	r2, [r7, #4]
    79e6:	601a      	str	r2, [r3, #0]
		}
	}
}
    79e8:	f107 0708 	add.w	r7, r7, #8
    79ec:	46bd      	mov	sp, r7
    79ee:	bd80      	pop	{r7, pc}
    79f0:	200044c8 	.word	0x200044c8
    79f4:	200045a4 	.word	0x200045a4
    79f8:	2000455c 	.word	0x2000455c
    79fc:	20004558 	.word	0x20004558
    7a00:	20000028 	.word	0x20000028

00007a04 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
    7a04:	b580      	push	{r7, lr}
    7a06:	b084      	sub	sp, #16
    7a08:	af00      	add	r7, sp, #0
    7a0a:	4603      	mov	r3, r0
    7a0c:	6039      	str	r1, [r7, #0]
    7a0e:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    7a10:	f04f 0048 	mov.w	r0, #72	; 0x48
    7a14:	f7f8 fb7a 	bl	10c <pvPortMalloc>
    7a18:	4603      	mov	r3, r0
    7a1a:	60fb      	str	r3, [r7, #12]

	if( pxNewTCB != NULL )
    7a1c:	68fb      	ldr	r3, [r7, #12]
    7a1e:	2b00      	cmp	r3, #0
    7a20:	d023      	beq.n	7a6a <prvAllocateTCBAndStack+0x66>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    7a22:	683b      	ldr	r3, [r7, #0]
    7a24:	2b00      	cmp	r3, #0
    7a26:	d107      	bne.n	7a38 <prvAllocateTCBAndStack+0x34>
    7a28:	88fb      	ldrh	r3, [r7, #6]
    7a2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a2e:	4618      	mov	r0, r3
    7a30:	f7f8 fb6c 	bl	10c <pvPortMalloc>
    7a34:	4603      	mov	r3, r0
    7a36:	e000      	b.n	7a3a <prvAllocateTCBAndStack+0x36>
    7a38:	683b      	ldr	r3, [r7, #0]
    7a3a:	68fa      	ldr	r2, [r7, #12]
    7a3c:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    7a3e:	68fb      	ldr	r3, [r7, #12]
    7a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7a42:	2b00      	cmp	r3, #0
    7a44:	d106      	bne.n	7a54 <prvAllocateTCBAndStack+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    7a46:	68f8      	ldr	r0, [r7, #12]
    7a48:	f7f8 fb9c 	bl	184 <vPortFree>
			pxNewTCB = NULL;
    7a4c:	f04f 0300 	mov.w	r3, #0
    7a50:	60fb      	str	r3, [r7, #12]
    7a52:	e00a      	b.n	7a6a <prvAllocateTCBAndStack+0x66>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
    7a54:	68fb      	ldr	r3, [r7, #12]
    7a56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    7a58:	88fb      	ldrh	r3, [r7, #6]
    7a5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a5e:	4610      	mov	r0, r2
    7a60:	f04f 01a5 	mov.w	r1, #165	; 0xa5
    7a64:	461a      	mov	r2, r3
    7a66:	f000 fa59 	bl	7f1c <memset>
		}
	}

	return pxNewTCB;
    7a6a:	68fb      	ldr	r3, [r7, #12]
}
    7a6c:	4618      	mov	r0, r3
    7a6e:	f107 0710 	add.w	r7, r7, #16
    7a72:	46bd      	mov	sp, r7
    7a74:	bd80      	pop	{r7, pc}
    7a76:	bf00      	nop

00007a78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
    7a78:	b580      	push	{r7, lr}
    7a7a:	b082      	sub	sp, #8
    7a7c:	af00      	add	r7, sp, #0
    7a7e:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
    7a80:	687b      	ldr	r3, [r7, #4]
    7a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    7a84:	4618      	mov	r0, r3
    7a86:	f7f8 fb7d 	bl	184 <vPortFree>
		vPortFree( pxTCB );
    7a8a:	6878      	ldr	r0, [r7, #4]
    7a8c:	f7f8 fb7a 	bl	184 <vPortFree>
	}
    7a90:	f107 0708 	add.w	r7, r7, #8
    7a94:	46bd      	mov	sp, r7
    7a96:	bd80      	pop	{r7, pc}

00007a98 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
    7a98:	b480      	push	{r7}
    7a9a:	b083      	sub	sp, #12
    7a9c:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    7a9e:	4b05      	ldr	r3, [pc, #20]	; (7ab4 <xTaskGetCurrentTaskHandle+0x1c>)
    7aa0:	681b      	ldr	r3, [r3, #0]
    7aa2:	607b      	str	r3, [r7, #4]

		return xReturn;
    7aa4:	687b      	ldr	r3, [r7, #4]
	}
    7aa6:	4618      	mov	r0, r3
    7aa8:	f107 070c 	add.w	r7, r7, #12
    7aac:	46bd      	mov	sp, r7
    7aae:	bc80      	pop	{r7}
    7ab0:	4770      	bx	lr
    7ab2:	bf00      	nop
    7ab4:	200044c8 	.word	0x200044c8

00007ab8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
    7ab8:	b580      	push	{r7, lr}
    7aba:	b084      	sub	sp, #16
    7abc:	af00      	add	r7, sp, #0
    7abe:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
    7ac0:	687b      	ldr	r3, [r7, #4]
    7ac2:	60fb      	str	r3, [r7, #12]

		configASSERT( pxMutexHolder );

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    7ac4:	68fb      	ldr	r3, [r7, #12]
    7ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7ac8:	4b25      	ldr	r3, [pc, #148]	; (7b60 <vTaskPriorityInherit+0xa8>)
    7aca:	681b      	ldr	r3, [r3, #0]
    7acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7ace:	429a      	cmp	r2, r3
    7ad0:	d242      	bcs.n	7b58 <vTaskPriorityInherit+0xa0>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
    7ad2:	4b23      	ldr	r3, [pc, #140]	; (7b60 <vTaskPriorityInherit+0xa8>)
    7ad4:	681b      	ldr	r3, [r3, #0]
    7ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7ad8:	f1c3 0205 	rsb	r2, r3, #5
    7adc:	68fb      	ldr	r3, [r7, #12]
    7ade:	619a      	str	r2, [r3, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    7ae0:	68fb      	ldr	r3, [r7, #12]
    7ae2:	6959      	ldr	r1, [r3, #20]
    7ae4:	68fb      	ldr	r3, [r7, #12]
    7ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7ae8:	4613      	mov	r3, r2
    7aea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7aee:	189b      	adds	r3, r3, r2
    7af0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7af4:	461a      	mov	r2, r3
    7af6:	4b1b      	ldr	r3, [pc, #108]	; (7b64 <vTaskPriorityInherit+0xac>)
    7af8:	18d3      	adds	r3, r2, r3
    7afa:	4299      	cmp	r1, r3
    7afc:	d127      	bne.n	7b4e <vTaskPriorityInherit+0x96>
			{
				vListRemove( &( pxTCB->xGenericListItem ) );
    7afe:	68fb      	ldr	r3, [r7, #12]
    7b00:	f103 0304 	add.w	r3, r3, #4
    7b04:	4618      	mov	r0, r3
    7b06:	f7fe fbb5 	bl	6274 <vListRemove>

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    7b0a:	4b15      	ldr	r3, [pc, #84]	; (7b60 <vTaskPriorityInherit+0xa8>)
    7b0c:	681b      	ldr	r3, [r3, #0]
    7b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b10:	68fb      	ldr	r3, [r7, #12]
    7b12:	62da      	str	r2, [r3, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
    7b14:	68fb      	ldr	r3, [r7, #12]
    7b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b18:	4b13      	ldr	r3, [pc, #76]	; (7b68 <vTaskPriorityInherit+0xb0>)
    7b1a:	681b      	ldr	r3, [r3, #0]
    7b1c:	429a      	cmp	r2, r3
    7b1e:	d903      	bls.n	7b28 <vTaskPriorityInherit+0x70>
    7b20:	68fb      	ldr	r3, [r7, #12]
    7b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b24:	4b10      	ldr	r3, [pc, #64]	; (7b68 <vTaskPriorityInherit+0xb0>)
    7b26:	601a      	str	r2, [r3, #0]
    7b28:	68fb      	ldr	r3, [r7, #12]
    7b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b2c:	4613      	mov	r3, r2
    7b2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7b32:	189b      	adds	r3, r3, r2
    7b34:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7b38:	461a      	mov	r2, r3
    7b3a:	4b0a      	ldr	r3, [pc, #40]	; (7b64 <vTaskPriorityInherit+0xac>)
    7b3c:	18d2      	adds	r2, r2, r3
    7b3e:	68fb      	ldr	r3, [r7, #12]
    7b40:	f103 0304 	add.w	r3, r3, #4
    7b44:	4610      	mov	r0, r2
    7b46:	4619      	mov	r1, r3
    7b48:	f7fe fb32 	bl	61b0 <vListInsertEnd>
    7b4c:	e004      	b.n	7b58 <vTaskPriorityInherit+0xa0>
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    7b4e:	4b04      	ldr	r3, [pc, #16]	; (7b60 <vTaskPriorityInherit+0xa8>)
    7b50:	681b      	ldr	r3, [r3, #0]
    7b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b54:	68fb      	ldr	r3, [r7, #12]
    7b56:	62da      	str	r2, [r3, #44]	; 0x2c
			}

			traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
		}
	}
    7b58:	f107 0710 	add.w	r7, r7, #16
    7b5c:	46bd      	mov	sp, r7
    7b5e:	bd80      	pop	{r7, pc}
    7b60:	200044c8 	.word	0x200044c8
    7b64:	200044cc 	.word	0x200044cc
    7b68:	200045ac 	.word	0x200045ac

00007b6c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
    7b6c:	b580      	push	{r7, lr}
    7b6e:	b084      	sub	sp, #16
    7b70:	af00      	add	r7, sp, #0
    7b72:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
    7b74:	687b      	ldr	r3, [r7, #4]
    7b76:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    7b78:	687b      	ldr	r3, [r7, #4]
    7b7a:	2b00      	cmp	r3, #0
    7b7c:	d031      	beq.n	7be2 <vTaskPriorityDisinherit+0x76>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    7b7e:	68fb      	ldr	r3, [r7, #12]
    7b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7b82:	68fb      	ldr	r3, [r7, #12]
    7b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    7b86:	429a      	cmp	r2, r3
    7b88:	d02b      	beq.n	7be2 <vTaskPriorityDisinherit+0x76>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
    7b8a:	68fb      	ldr	r3, [r7, #12]
    7b8c:	f103 0304 	add.w	r3, r3, #4
    7b90:	4618      	mov	r0, r3
    7b92:	f7fe fb6f 	bl	6274 <vListRemove>

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    7b96:	68fb      	ldr	r3, [r7, #12]
    7b98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    7b9a:	68fb      	ldr	r3, [r7, #12]
    7b9c:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
    7b9e:	68fb      	ldr	r3, [r7, #12]
    7ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    7ba2:	f1c3 0205 	rsb	r2, r3, #5
    7ba6:	68fb      	ldr	r3, [r7, #12]
    7ba8:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
    7baa:	68fb      	ldr	r3, [r7, #12]
    7bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7bae:	4b0f      	ldr	r3, [pc, #60]	; (7bec <vTaskPriorityDisinherit+0x80>)
    7bb0:	681b      	ldr	r3, [r3, #0]
    7bb2:	429a      	cmp	r2, r3
    7bb4:	d903      	bls.n	7bbe <vTaskPriorityDisinherit+0x52>
    7bb6:	68fb      	ldr	r3, [r7, #12]
    7bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7bba:	4b0c      	ldr	r3, [pc, #48]	; (7bec <vTaskPriorityDisinherit+0x80>)
    7bbc:	601a      	str	r2, [r3, #0]
    7bbe:	68fb      	ldr	r3, [r7, #12]
    7bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    7bc2:	4613      	mov	r3, r2
    7bc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7bc8:	189b      	adds	r3, r3, r2
    7bca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7bce:	461a      	mov	r2, r3
    7bd0:	4b07      	ldr	r3, [pc, #28]	; (7bf0 <vTaskPriorityDisinherit+0x84>)
    7bd2:	18d2      	adds	r2, r2, r3
    7bd4:	68fb      	ldr	r3, [r7, #12]
    7bd6:	f103 0304 	add.w	r3, r3, #4
    7bda:	4610      	mov	r0, r2
    7bdc:	4619      	mov	r1, r3
    7bde:	f7fe fae7 	bl	61b0 <vListInsertEnd>
			}
		}
	}
    7be2:	f107 0710 	add.w	r7, r7, #16
    7be6:	46bd      	mov	sp, r7
    7be8:	bd80      	pop	{r7, pc}
    7bea:	bf00      	nop
    7bec:	200045ac 	.word	0x200045ac
    7bf0:	200044cc 	.word	0x200044cc

00007bf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
    7bf4:	b480      	push	{r7}
    7bf6:	b085      	sub	sp, #20
    7bf8:	af00      	add	r7, sp, #0
    7bfa:	60f8      	str	r0, [r7, #12]
    7bfc:	60b9      	str	r1, [r7, #8]
    7bfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    7c00:	68fb      	ldr	r3, [r7, #12]
    7c02:	f1a3 0304 	sub.w	r3, r3, #4
    7c06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    7c08:	68fb      	ldr	r3, [r7, #12]
    7c0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7c0e:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    7c10:	68fb      	ldr	r3, [r7, #12]
    7c12:	f1a3 0304 	sub.w	r3, r3, #4
    7c16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
    7c18:	68ba      	ldr	r2, [r7, #8]
    7c1a:	68fb      	ldr	r3, [r7, #12]
    7c1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    7c1e:	68fb      	ldr	r3, [r7, #12]
    7c20:	f1a3 0304 	sub.w	r3, r3, #4
    7c24:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
    7c26:	68fb      	ldr	r3, [r7, #12]
    7c28:	f04f 0200 	mov.w	r2, #0
    7c2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    7c2e:	68fb      	ldr	r3, [r7, #12]
    7c30:	f1a3 0314 	sub.w	r3, r3, #20
    7c34:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
    7c36:	687a      	ldr	r2, [r7, #4]
    7c38:	68fb      	ldr	r3, [r7, #12]
    7c3a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
    7c3c:	68fb      	ldr	r3, [r7, #12]
    7c3e:	f1a3 0320 	sub.w	r3, r3, #32
    7c42:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    7c44:	68fb      	ldr	r3, [r7, #12]
}
    7c46:	4618      	mov	r0, r3
    7c48:	f107 0714 	add.w	r7, r7, #20
    7c4c:	46bd      	mov	sp, r7
    7c4e:	bc80      	pop	{r7}
    7c50:	4770      	bx	lr
    7c52:	bf00      	nop

00007c54 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
    7c54:	4b06      	ldr	r3, [pc, #24]	; (7c70 <pxCurrentTCBConst2>)
    7c56:	6819      	ldr	r1, [r3, #0]
    7c58:	6808      	ldr	r0, [r1, #0]
    7c5a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    7c5e:	f380 8809 	msr	PSP, r0
    7c62:	f04f 0000 	mov.w	r0, #0
    7c66:	f380 8811 	msr	BASEPRI, r0
    7c6a:	f04e 0e0d 	orr.w	lr, lr, #13
    7c6e:	4770      	bx	lr

00007c70 <pxCurrentTCBConst2>:
    7c70:	200044c8 	.word	0x200044c8

00007c74 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
    7c74:	4854      	ldr	r0, [pc, #336]	; (7dc8 <prvSetupTimerInterrupt+0x24>)
    7c76:	6800      	ldr	r0, [r0, #0]
    7c78:	6800      	ldr	r0, [r0, #0]
    7c7a:	f380 8808 	msr	MSP, r0
    7c7e:	b662      	cpsie	i
    7c80:	df00      	svc	0
    7c82:	bf00      	nop

00007c84 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
    7c84:	b580      	push	{r7, lr}
    7c86:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    7c88:	4b0b      	ldr	r3, [pc, #44]	; (7cb8 <xPortStartScheduler+0x34>)
    7c8a:	4a0b      	ldr	r2, [pc, #44]	; (7cb8 <xPortStartScheduler+0x34>)
    7c8c:	6812      	ldr	r2, [r2, #0]
    7c8e:	f442 02fe 	orr.w	r2, r2, #8323072	; 0x7f0000
    7c92:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    7c94:	4b08      	ldr	r3, [pc, #32]	; (7cb8 <xPortStartScheduler+0x34>)
    7c96:	4a08      	ldr	r2, [pc, #32]	; (7cb8 <xPortStartScheduler+0x34>)
    7c98:	6812      	ldr	r2, [r2, #0]
    7c9a:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
    7c9e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    7ca0:	f000 f880 	bl	7da4 <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    7ca4:	4b05      	ldr	r3, [pc, #20]	; (7cbc <xPortStartScheduler+0x38>)
    7ca6:	f04f 0200 	mov.w	r2, #0
    7caa:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
    7cac:	f7ff ffe2 	bl	7c74 <prvPortStartFirstTask>

	/* Should not get here! */
	return 0;
    7cb0:	f04f 0300 	mov.w	r3, #0
}
    7cb4:	4618      	mov	r0, r3
    7cb6:	bd80      	pop	{r7, pc}
    7cb8:	e000ed20 	.word	0xe000ed20
    7cbc:	2000002c 	.word	0x2000002c

00007cc0 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    7cc0:	b480      	push	{r7}
    7cc2:	af00      	add	r7, sp, #0
	/* It is unlikely that the CM3 port will require this function as there
	is nothing to return to.  */
}
    7cc4:	46bd      	mov	sp, r7
    7cc6:	bc80      	pop	{r7}
    7cc8:	4770      	bx	lr
    7cca:	bf00      	nop

00007ccc <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
    7ccc:	b480      	push	{r7}
    7cce:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    7cd0:	4b03      	ldr	r3, [pc, #12]	; (7ce0 <vPortYieldFromISR+0x14>)
    7cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7cd6:	601a      	str	r2, [r3, #0]
}
    7cd8:	46bd      	mov	sp, r7
    7cda:	bc80      	pop	{r7}
    7cdc:	4770      	bx	lr
    7cde:	bf00      	nop
    7ce0:	e000ed04 	.word	0xe000ed04

00007ce4 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    7ce4:	b480      	push	{r7}
    7ce6:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
    7ce8:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    7cec:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
    7cf0:	4b04      	ldr	r3, [pc, #16]	; (7d04 <vPortEnterCritical+0x20>)
    7cf2:	681b      	ldr	r3, [r3, #0]
    7cf4:	f103 0201 	add.w	r2, r3, #1
    7cf8:	4b02      	ldr	r3, [pc, #8]	; (7d04 <vPortEnterCritical+0x20>)
    7cfa:	601a      	str	r2, [r3, #0]
}
    7cfc:	46bd      	mov	sp, r7
    7cfe:	bc80      	pop	{r7}
    7d00:	4770      	bx	lr
    7d02:	bf00      	nop
    7d04:	2000002c 	.word	0x2000002c

00007d08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    7d08:	b480      	push	{r7}
    7d0a:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
    7d0c:	4b08      	ldr	r3, [pc, #32]	; (7d30 <vPortExitCritical+0x28>)
    7d0e:	681b      	ldr	r3, [r3, #0]
    7d10:	f103 32ff 	add.w	r2, r3, #4294967295
    7d14:	4b06      	ldr	r3, [pc, #24]	; (7d30 <vPortExitCritical+0x28>)
    7d16:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
    7d18:	4b05      	ldr	r3, [pc, #20]	; (7d30 <vPortExitCritical+0x28>)
    7d1a:	681b      	ldr	r3, [r3, #0]
    7d1c:	2b00      	cmp	r3, #0
    7d1e:	d103      	bne.n	7d28 <vPortExitCritical+0x20>
	{
		portENABLE_INTERRUPTS();
    7d20:	f04f 0000 	mov.w	r0, #0
    7d24:	f380 8811 	msr	BASEPRI, r0
	}
}
    7d28:	46bd      	mov	sp, r7
    7d2a:	bc80      	pop	{r7}
    7d2c:	4770      	bx	lr
    7d2e:	bf00      	nop
    7d30:	2000002c 	.word	0x2000002c

00007d34 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    7d34:	f3ef 8009 	mrs	r0, PSP
    7d38:	4b0c      	ldr	r3, [pc, #48]	; (7d6c <pxCurrentTCBConst>)
    7d3a:	681a      	ldr	r2, [r3, #0]
    7d3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    7d40:	6010      	str	r0, [r2, #0]
    7d42:	e92d 4008 	stmdb	sp!, {r3, lr}
    7d46:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    7d4a:	f380 8811 	msr	BASEPRI, r0
    7d4e:	f7ff fc03 	bl	7558 <vTaskSwitchContext>
    7d52:	f04f 0000 	mov.w	r0, #0
    7d56:	f380 8811 	msr	BASEPRI, r0
    7d5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    7d5e:	6819      	ldr	r1, [r3, #0]
    7d60:	6808      	ldr	r0, [r1, #0]
    7d62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    7d66:	f380 8809 	msr	PSP, r0
    7d6a:	4770      	bx	lr

00007d6c <pxCurrentTCBConst>:
    7d6c:	200044c8 	.word	0x200044c8

00007d70 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    7d70:	b580      	push	{r7, lr}
    7d72:	b082      	sub	sp, #8
    7d74:	af00      	add	r7, sp, #0
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    7d76:	4b0a      	ldr	r3, [pc, #40]	; (7da0 <SysTick_Handler+0x30>)
    7d78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7d7c:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
    7d7e:	f04f 0300 	mov.w	r3, #0
    7d82:	607b      	str	r3, [r7, #4]
    7d84:	f04f 00bf 	mov.w	r0, #191	; 0xbf
    7d88:	f380 8811 	msr	BASEPRI, r0
	{
		vTaskIncrementTick();
    7d8c:	f7ff fb3e 	bl	740c <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
    7d90:	f04f 0000 	mov.w	r0, #0
    7d94:	f380 8811 	msr	BASEPRI, r0
}
    7d98:	f107 0708 	add.w	r7, r7, #8
    7d9c:	46bd      	mov	sp, r7
    7d9e:	bd80      	pop	{r7, pc}
    7da0:	e000ed04 	.word	0xe000ed04

00007da4 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    7da4:	b480      	push	{r7}
    7da6:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    7da8:	4b04      	ldr	r3, [pc, #16]	; (7dbc <prvSetupTimerInterrupt+0x18>)
    7daa:	4a05      	ldr	r2, [pc, #20]	; (7dc0 <prvSetupTimerInterrupt+0x1c>)
    7dac:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    7dae:	4b05      	ldr	r3, [pc, #20]	; (7dc4 <prvSetupTimerInterrupt+0x20>)
    7db0:	f04f 0207 	mov.w	r2, #7
    7db4:	601a      	str	r2, [r3, #0]
}
    7db6:	46bd      	mov	sp, r7
    7db8:	bc80      	pop	{r7}
    7dba:	4770      	bx	lr
    7dbc:	e000e014 	.word	0xe000e014
    7dc0:	000afc7f 	.word	0x000afc7f
    7dc4:	e000e010 	.word	0xe000e010
    7dc8:	e000ed08 	.word	0xe000ed08

00007dcc <memcpy>:
    7dcc:	2a03      	cmp	r2, #3
    7dce:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
    7dd2:	d809      	bhi.n	7de8 <memcpy+0x1c>
    7dd4:	b12a      	cbz	r2, 7de2 <memcpy+0x16>
    7dd6:	2300      	movs	r3, #0
    7dd8:	5ccc      	ldrb	r4, [r1, r3]
    7dda:	54c4      	strb	r4, [r0, r3]
    7ddc:	3301      	adds	r3, #1
    7dde:	4293      	cmp	r3, r2
    7de0:	d1fa      	bne.n	7dd8 <memcpy+0xc>
    7de2:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
    7de6:	4770      	bx	lr
    7de8:	460b      	mov	r3, r1
    7dea:	1882      	adds	r2, r0, r2
    7dec:	4601      	mov	r1, r0
    7dee:	e003      	b.n	7df8 <memcpy+0x2c>
    7df0:	7824      	ldrb	r4, [r4, #0]
    7df2:	3301      	adds	r3, #1
    7df4:	f801 4b01 	strb.w	r4, [r1], #1
    7df8:	f011 0f03 	tst.w	r1, #3
    7dfc:	461c      	mov	r4, r3
    7dfe:	d1f7      	bne.n	7df0 <memcpy+0x24>
    7e00:	f013 0503 	ands.w	r5, r3, #3
    7e04:	d05d      	beq.n	7ec2 <memcpy+0xf6>
    7e06:	426e      	negs	r6, r5
    7e08:	f1c5 0c04 	rsb	ip, r5, #4
    7e0c:	00ed      	lsls	r5, r5, #3
    7e0e:	599b      	ldr	r3, [r3, r6]
    7e10:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    7e14:	e008      	b.n	7e28 <memcpy+0x5c>
    7e16:	3404      	adds	r4, #4
    7e18:	59a7      	ldr	r7, [r4, r6]
    7e1a:	463b      	mov	r3, r7
    7e1c:	fa07 f70c 	lsl.w	r7, r7, ip
    7e20:	ea48 0707 	orr.w	r7, r8, r7
    7e24:	f841 7b04 	str.w	r7, [r1], #4
    7e28:	1a57      	subs	r7, r2, r1
    7e2a:	fa23 f805 	lsr.w	r8, r3, r5
    7e2e:	2f03      	cmp	r7, #3
    7e30:	dcf1      	bgt.n	7e16 <memcpy+0x4a>
    7e32:	e003      	b.n	7e3c <memcpy+0x70>
    7e34:	f814 3b01 	ldrb.w	r3, [r4], #1
    7e38:	f801 3b01 	strb.w	r3, [r1], #1
    7e3c:	428a      	cmp	r2, r1
    7e3e:	d8f9      	bhi.n	7e34 <memcpy+0x68>
    7e40:	e7cf      	b.n	7de2 <memcpy+0x16>
    7e42:	f853 4c40 	ldr.w	r4, [r3, #-64]
    7e46:	f841 4c40 	str.w	r4, [r1, #-64]
    7e4a:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    7e4e:	f841 4c3c 	str.w	r4, [r1, #-60]
    7e52:	f853 4c38 	ldr.w	r4, [r3, #-56]
    7e56:	f841 4c38 	str.w	r4, [r1, #-56]
    7e5a:	f853 4c34 	ldr.w	r4, [r3, #-52]
    7e5e:	f841 4c34 	str.w	r4, [r1, #-52]
    7e62:	f853 4c30 	ldr.w	r4, [r3, #-48]
    7e66:	f841 4c30 	str.w	r4, [r1, #-48]
    7e6a:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    7e6e:	f841 4c2c 	str.w	r4, [r1, #-44]
    7e72:	f853 4c28 	ldr.w	r4, [r3, #-40]
    7e76:	f841 4c28 	str.w	r4, [r1, #-40]
    7e7a:	f853 4c24 	ldr.w	r4, [r3, #-36]
    7e7e:	f841 4c24 	str.w	r4, [r1, #-36]
    7e82:	f853 4c20 	ldr.w	r4, [r3, #-32]
    7e86:	f841 4c20 	str.w	r4, [r1, #-32]
    7e8a:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    7e8e:	f841 4c1c 	str.w	r4, [r1, #-28]
    7e92:	f853 4c18 	ldr.w	r4, [r3, #-24]
    7e96:	f841 4c18 	str.w	r4, [r1, #-24]
    7e9a:	f853 4c14 	ldr.w	r4, [r3, #-20]
    7e9e:	f841 4c14 	str.w	r4, [r1, #-20]
    7ea2:	f853 4c10 	ldr.w	r4, [r3, #-16]
    7ea6:	f841 4c10 	str.w	r4, [r1, #-16]
    7eaa:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    7eae:	f841 4c0c 	str.w	r4, [r1, #-12]
    7eb2:	f853 4c08 	ldr.w	r4, [r3, #-8]
    7eb6:	f841 4c08 	str.w	r4, [r1, #-8]
    7eba:	f853 4c04 	ldr.w	r4, [r3, #-4]
    7ebe:	f841 4c04 	str.w	r4, [r1, #-4]
    7ec2:	1a56      	subs	r6, r2, r1
    7ec4:	461d      	mov	r5, r3
    7ec6:	460c      	mov	r4, r1
    7ec8:	3340      	adds	r3, #64	; 0x40
    7eca:	3140      	adds	r1, #64	; 0x40
    7ecc:	2e3f      	cmp	r6, #63	; 0x3f
    7ece:	dcb8      	bgt.n	7e42 <memcpy+0x76>
    7ed0:	462b      	mov	r3, r5
    7ed2:	e00f      	b.n	7ef4 <memcpy+0x128>
    7ed4:	f853 1c10 	ldr.w	r1, [r3, #-16]
    7ed8:	f844 1c10 	str.w	r1, [r4, #-16]
    7edc:	f853 1c0c 	ldr.w	r1, [r3, #-12]
    7ee0:	f844 1c0c 	str.w	r1, [r4, #-12]
    7ee4:	f853 1c08 	ldr.w	r1, [r3, #-8]
    7ee8:	f844 1c08 	str.w	r1, [r4, #-8]
    7eec:	f853 1c04 	ldr.w	r1, [r3, #-4]
    7ef0:	f844 1c04 	str.w	r1, [r4, #-4]
    7ef4:	1b16      	subs	r6, r2, r4
    7ef6:	4621      	mov	r1, r4
    7ef8:	461d      	mov	r5, r3
    7efa:	3410      	adds	r4, #16
    7efc:	3310      	adds	r3, #16
    7efe:	2e0f      	cmp	r6, #15
    7f00:	dce8      	bgt.n	7ed4 <memcpy+0x108>
    7f02:	462b      	mov	r3, r5
    7f04:	e002      	b.n	7f0c <memcpy+0x140>
    7f06:	6824      	ldr	r4, [r4, #0]
    7f08:	f841 4b04 	str.w	r4, [r1], #4
    7f0c:	1a55      	subs	r5, r2, r1
    7f0e:	461c      	mov	r4, r3
    7f10:	2d03      	cmp	r5, #3
    7f12:	f103 0304 	add.w	r3, r3, #4
    7f16:	dcf6      	bgt.n	7f06 <memcpy+0x13a>
    7f18:	e790      	b.n	7e3c <memcpy+0x70>
    7f1a:	bf00      	nop

00007f1c <memset>:
    7f1c:	2a03      	cmp	r2, #3
    7f1e:	b2c9      	uxtb	r1, r1
    7f20:	b470      	push	{r4, r5, r6}
    7f22:	d808      	bhi.n	7f36 <memset+0x1a>
    7f24:	b12a      	cbz	r2, 7f32 <memset+0x16>
    7f26:	4603      	mov	r3, r0
    7f28:	1812      	adds	r2, r2, r0
    7f2a:	f803 1b01 	strb.w	r1, [r3], #1
    7f2e:	4293      	cmp	r3, r2
    7f30:	d1fb      	bne.n	7f2a <memset+0xe>
    7f32:	bc70      	pop	{r4, r5, r6}
    7f34:	4770      	bx	lr
    7f36:	1882      	adds	r2, r0, r2
    7f38:	4604      	mov	r4, r0
    7f3a:	e001      	b.n	7f40 <memset+0x24>
    7f3c:	f804 1b01 	strb.w	r1, [r4], #1
    7f40:	f014 0f03 	tst.w	r4, #3
    7f44:	d1fa      	bne.n	7f3c <memset+0x20>
    7f46:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    7f4a:	fb03 f301 	mul.w	r3, r3, r1
    7f4e:	e01f      	b.n	7f90 <memset+0x74>
    7f50:	f844 3c40 	str.w	r3, [r4, #-64]
    7f54:	f844 3c3c 	str.w	r3, [r4, #-60]
    7f58:	f844 3c38 	str.w	r3, [r4, #-56]
    7f5c:	f844 3c34 	str.w	r3, [r4, #-52]
    7f60:	f844 3c30 	str.w	r3, [r4, #-48]
    7f64:	f844 3c2c 	str.w	r3, [r4, #-44]
    7f68:	f844 3c28 	str.w	r3, [r4, #-40]
    7f6c:	f844 3c24 	str.w	r3, [r4, #-36]
    7f70:	f844 3c20 	str.w	r3, [r4, #-32]
    7f74:	f844 3c1c 	str.w	r3, [r4, #-28]
    7f78:	f844 3c18 	str.w	r3, [r4, #-24]
    7f7c:	f844 3c14 	str.w	r3, [r4, #-20]
    7f80:	f844 3c10 	str.w	r3, [r4, #-16]
    7f84:	f844 3c0c 	str.w	r3, [r4, #-12]
    7f88:	f844 3c08 	str.w	r3, [r4, #-8]
    7f8c:	f844 3c04 	str.w	r3, [r4, #-4]
    7f90:	1b16      	subs	r6, r2, r4
    7f92:	4625      	mov	r5, r4
    7f94:	3440      	adds	r4, #64	; 0x40
    7f96:	2e3f      	cmp	r6, #63	; 0x3f
    7f98:	dcda      	bgt.n	7f50 <memset+0x34>
    7f9a:	462c      	mov	r4, r5
    7f9c:	e007      	b.n	7fae <memset+0x92>
    7f9e:	f844 3c10 	str.w	r3, [r4, #-16]
    7fa2:	f844 3c0c 	str.w	r3, [r4, #-12]
    7fa6:	f844 3c08 	str.w	r3, [r4, #-8]
    7faa:	f844 3c04 	str.w	r3, [r4, #-4]
    7fae:	1b16      	subs	r6, r2, r4
    7fb0:	4625      	mov	r5, r4
    7fb2:	3410      	adds	r4, #16
    7fb4:	2e0f      	cmp	r6, #15
    7fb6:	dcf2      	bgt.n	7f9e <memset+0x82>
    7fb8:	e001      	b.n	7fbe <memset+0xa2>
    7fba:	f845 3b04 	str.w	r3, [r5], #4
    7fbe:	1b54      	subs	r4, r2, r5
    7fc0:	2c03      	cmp	r4, #3
    7fc2:	dcfa      	bgt.n	7fba <memset+0x9e>
    7fc4:	e001      	b.n	7fca <memset+0xae>
    7fc6:	f805 1b01 	strb.w	r1, [r5], #1
    7fca:	4295      	cmp	r5, r2
    7fcc:	d3fb      	bcc.n	7fc6 <memset+0xaa>
    7fce:	e7b0      	b.n	7f32 <memset+0x16>

00007fd0 <strcpy>:
    7fd0:	ea80 0201 	eor.w	r2, r0, r1
    7fd4:	4684      	mov	ip, r0
    7fd6:	f012 0f03 	tst.w	r2, #3
    7fda:	d14f      	bne.n	807c <strcpy+0xac>
    7fdc:	f011 0f03 	tst.w	r1, #3
    7fe0:	d132      	bne.n	8048 <strcpy+0x78>
    7fe2:	f84d 4d04 	str.w	r4, [sp, #-4]!
    7fe6:	f011 0f04 	tst.w	r1, #4
    7fea:	f851 3b04 	ldr.w	r3, [r1], #4
    7fee:	d00b      	beq.n	8008 <strcpy+0x38>
    7ff0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
    7ff4:	439a      	bics	r2, r3
    7ff6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    7ffa:	bf04      	itt	eq
    7ffc:	f84c 3b04 	streq.w	r3, [ip], #4
    8000:	f851 3b04 	ldreq.w	r3, [r1], #4
    8004:	d116      	bne.n	8034 <strcpy+0x64>
    8006:	bf00      	nop
    8008:	f851 4b04 	ldr.w	r4, [r1], #4
    800c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
    8010:	439a      	bics	r2, r3
    8012:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    8016:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
    801a:	d10b      	bne.n	8034 <strcpy+0x64>
    801c:	f84c 3b04 	str.w	r3, [ip], #4
    8020:	43a2      	bics	r2, r4
    8022:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    8026:	bf04      	itt	eq
    8028:	f851 3b04 	ldreq.w	r3, [r1], #4
    802c:	f84c 4b04 	streq.w	r4, [ip], #4
    8030:	d0ea      	beq.n	8008 <strcpy+0x38>
    8032:	4623      	mov	r3, r4
    8034:	f80c 3b01 	strb.w	r3, [ip], #1
    8038:	f013 0fff 	tst.w	r3, #255	; 0xff
    803c:	ea4f 2333 	mov.w	r3, r3, ror #8
    8040:	d1f8      	bne.n	8034 <strcpy+0x64>
    8042:	f85d 4b04 	ldr.w	r4, [sp], #4
    8046:	4770      	bx	lr
    8048:	f011 0f01 	tst.w	r1, #1
    804c:	d006      	beq.n	805c <strcpy+0x8c>
    804e:	f811 2b01 	ldrb.w	r2, [r1], #1
    8052:	f80c 2b01 	strb.w	r2, [ip], #1
    8056:	2a00      	cmp	r2, #0
    8058:	bf08      	it	eq
    805a:	4770      	bxeq	lr
    805c:	f011 0f02 	tst.w	r1, #2
    8060:	d0bf      	beq.n	7fe2 <strcpy+0x12>
    8062:	f831 2b02 	ldrh.w	r2, [r1], #2
    8066:	f012 0fff 	tst.w	r2, #255	; 0xff
    806a:	bf16      	itet	ne
    806c:	f82c 2b02 	strhne.w	r2, [ip], #2
    8070:	f88c 2000 	strbeq.w	r2, [ip]
    8074:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
    8078:	d1b3      	bne.n	7fe2 <strcpy+0x12>
    807a:	4770      	bx	lr
    807c:	f811 2b01 	ldrb.w	r2, [r1], #1
    8080:	f80c 2b01 	strb.w	r2, [ip], #1
    8084:	2a00      	cmp	r2, #0
    8086:	d1f9      	bne.n	807c <strcpy+0xac>
    8088:	4770      	bx	lr
    808a:	bf00      	nop

0000808c <strncpy>:
    808c:	ea41 0300 	orr.w	r3, r1, r0
    8090:	f013 0f03 	tst.w	r3, #3
    8094:	460b      	mov	r3, r1
    8096:	b470      	push	{r4, r5, r6}
    8098:	bf14      	ite	ne
    809a:	2400      	movne	r4, #0
    809c:	2401      	moveq	r4, #1
    809e:	2a03      	cmp	r2, #3
    80a0:	bf94      	ite	ls
    80a2:	2400      	movls	r4, #0
    80a4:	f004 0401 	andhi.w	r4, r4, #1
    80a8:	4605      	mov	r5, r0
    80aa:	b9d4      	cbnz	r4, 80e2 <strncpy+0x56>
    80ac:	b1ba      	cbz	r2, 80de <strncpy+0x52>
    80ae:	780e      	ldrb	r6, [r1, #0]
    80b0:	462b      	mov	r3, r5
    80b2:	3a01      	subs	r2, #1
    80b4:	f803 6b01 	strb.w	r6, [r3], #1
    80b8:	b156      	cbz	r6, 80d0 <strncpy+0x44>
    80ba:	1cac      	adds	r4, r5, #2
    80bc:	b17a      	cbz	r2, 80de <strncpy+0x52>
    80be:	f811 5f01 	ldrb.w	r5, [r1, #1]!
    80c2:	4623      	mov	r3, r4
    80c4:	3a01      	subs	r2, #1
    80c6:	f804 5c01 	strb.w	r5, [r4, #-1]
    80ca:	3401      	adds	r4, #1
    80cc:	2d00      	cmp	r5, #0
    80ce:	d1f5      	bne.n	80bc <strncpy+0x30>
    80d0:	b12a      	cbz	r2, 80de <strncpy+0x52>
    80d2:	189a      	adds	r2, r3, r2
    80d4:	2100      	movs	r1, #0
    80d6:	f803 1b01 	strb.w	r1, [r3], #1
    80da:	4293      	cmp	r3, r2
    80dc:	d1fb      	bne.n	80d6 <strncpy+0x4a>
    80de:	bc70      	pop	{r4, r5, r6}
    80e0:	4770      	bx	lr
    80e2:	4619      	mov	r1, r3
    80e4:	f853 4b04 	ldr.w	r4, [r3], #4
    80e8:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
    80ec:	ea26 0604 	bic.w	r6, r6, r4
    80f0:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
    80f4:	d1da      	bne.n	80ac <strncpy+0x20>
    80f6:	3a04      	subs	r2, #4
    80f8:	f845 4b04 	str.w	r4, [r5], #4
    80fc:	2a03      	cmp	r2, #3
    80fe:	4619      	mov	r1, r3
    8100:	d8ef      	bhi.n	80e2 <strncpy+0x56>
    8102:	e7d3      	b.n	80ac <strncpy+0x20>

00008104 <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:	

/* Copy the data segment initializers from flash to SRAM */  
  movs	r1, #0
    8104:	2100      	movs	r1, #0
  b	LoopCopyDataInit
    8106:	e003      	b.n	8110 <LoopCopyDataInit>

00008108 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
    8108:	4b0a      	ldr	r3, [pc, #40]	; (8134 <LoopFillZerobss+0x10>)
	ldr	r3, [r3, r1]
    810a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
    810c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
    810e:	3104      	adds	r1, #4

00008110 <LoopCopyDataInit>:
    
LoopCopyDataInit:
	ldr	r0, =_sdata
    8110:	4809      	ldr	r0, [pc, #36]	; (8138 <LoopFillZerobss+0x14>)
	ldr	r3, =_edata
    8112:	4b0a      	ldr	r3, [pc, #40]	; (813c <LoopFillZerobss+0x18>)
	adds	r2, r0, r1
    8114:	1842      	adds	r2, r0, r1
	cmp	r2, r3
    8116:	429a      	cmp	r2, r3
	bcc	CopyDataInit
    8118:	d3f6      	bcc.n	8108 <CopyDataInit>
	ldr	r2, =_sbss
    811a:	4a09      	ldr	r2, [pc, #36]	; (8140 <LoopFillZerobss+0x1c>)
	b	LoopFillZerobss
    811c:	e002      	b.n	8124 <LoopFillZerobss>

0000811e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
	movs	r3, #0
    811e:	2300      	movs	r3, #0
	str	r3, [r2], #4
    8120:	f842 3b04 	str.w	r3, [r2], #4

00008124 <LoopFillZerobss>:
    
LoopFillZerobss:
	ldr	r3, = _ebss
    8124:	4b07      	ldr	r3, [pc, #28]	; (8144 <LoopFillZerobss+0x20>)
	cmp	r2, r3
    8126:	429a      	cmp	r2, r3
	bcc	FillZerobss
    8128:	d3f9      	bcc.n	811e <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit 	
    812a:	f7f8 fba3 	bl	874 <SystemInit>
/* Call the application's entry point.*/
	bl	main
    812e:	f7f8 f9ab 	bl	488 <main>
	bx	lr    
    8132:	4770      	bx	lr
    8134:	000081bc 	.word	0x000081bc
    8138:	20000000 	.word	0x20000000
    813c:	20000030 	.word	0x20000030
    8140:	20000030 	.word	0x20000030
    8144:	200045c8 	.word	0x200045c8

00008148 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
    8148:	e7fe      	b.n	8148 <ADC1_2_IRQHandler>
    814a:	0000      	movs	r0, r0
    814c:	6c6c6548 	.word	0x6c6c6548
    8150:	0a31206f 	.word	0x0a31206f
    8154:	00000000 	.word	0x00000000
    8158:	6c6c6548 	.word	0x6c6c6548
    815c:	0a32206f 	.word	0x0a32206f
    8160:	00000000 	.word	0x00000000
    8164:	3a746f47 	.word	0x3a746f47
    8168:	00000000 	.word	0x00000000
    816c:	69726553 	.word	0x69726553
    8170:	57206c61 	.word	0x57206c61
    8174:	65746972 	.word	0x65746972
    8178:	00003120 	.word	0x00003120
    817c:	69726553 	.word	0x69726553
    8180:	57206c61 	.word	0x57206c61
    8184:	65746972 	.word	0x65746972
    8188:	00003220 	.word	0x00003220
    818c:	69726553 	.word	0x69726553
    8190:	58206c61 	.word	0x58206c61
    8194:	2074696d 	.word	0x2074696d
    8198:	00727453 	.word	0x00727453
    819c:	69726553 	.word	0x69726553
    81a0:	52206c61 	.word	0x52206c61
    81a4:	2f646165 	.word	0x2f646165
    81a8:	74697257 	.word	0x74697257
    81ac:	00000065 	.word	0x00000065
    81b0:	454c4449 	.word	0x454c4449
    81b4:	00000000 	.word	0x00000000

000081b8 <ulKernelPriority>:
    81b8:	0000007f                                ....
