// Seed: 1308867861
module module_0 (
    input tri0 sample,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4
);
  wire module_0;
  wire id_6;
  logic id_7, id_8;
  assign module_1.id_5 = 0;
  wire id_9;
  ;
  wire id_10;
  assign id_9 = {-1'h0{1}} !=? -1;
  wire id_11;
  wire id_12 = id_8;
  logic id_13, id_14;
  wire [-1 : -1] id_15;
endmodule
module module_0 (
    input tri id_0,
    output wor id_1,
    input uwire sample
    , id_20,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    inout supply1 id_11,
    input tri1 id_12,
    input uwire id_13,
    input wand id_14,
    output logic id_15,
    input tri1 id_16,
    input tri1 id_17,
    output logic id_18
);
  initial begin : LABEL_0
    if (1) id_18 <= -1 < id_8;
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_9,
      id_1
  );
  always @(posedge module_1 or posedge -1) begin : LABEL_1
    id_15 = 1;
  end
endmodule
