
EDC_GeneralCore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000973c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08009928  08009928  00019928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c68  08009c68  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08009c68  08009c68  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009c68  08009c68  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c68  08009c68  00019c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c6c  08009c6c  00019c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009c70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b78  20000074  08009ce4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bec  08009ce4  00020bec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001194b  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029fc  00000000  00000000  000319e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  000343e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001080  00000000  00000000  00035558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003565  00000000  00000000  000365d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153d4  00000000  00000000  00039b3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dad9  00000000  00000000  0004ef11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ec9ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057e8  00000000  00000000  000eca3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000074 	.word	0x20000074
 8000204:	00000000 	.word	0x00000000
 8000208:	0800990c 	.word	0x0800990c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000078 	.word	0x20000078
 8000224:	0800990c 	.word	0x0800990c

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2iz>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d215      	bcs.n	8000b0a <__aeabi_d2iz+0x36>
 8000ade:	d511      	bpl.n	8000b04 <__aeabi_d2iz+0x30>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d912      	bls.n	8000b10 <__aeabi_d2iz+0x3c>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afa:	fa23 f002 	lsr.w	r0, r3, r2
 8000afe:	bf18      	it	ne
 8000b00:	4240      	negne	r0, r0
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b0e:	d105      	bne.n	8000b1c <__aeabi_d2iz+0x48>
 8000b10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	bf08      	it	eq
 8000b16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b1a:	4770      	bx	lr
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_d2f>:
 8000b24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b28:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b2c:	bf24      	itt	cs
 8000b2e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b32:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b36:	d90d      	bls.n	8000b54 <__aeabi_d2f+0x30>
 8000b38:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b3c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b40:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b44:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b48:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b4c:	bf08      	it	eq
 8000b4e:	f020 0001 	biceq.w	r0, r0, #1
 8000b52:	4770      	bx	lr
 8000b54:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b58:	d121      	bne.n	8000b9e <__aeabi_d2f+0x7a>
 8000b5a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b5e:	bfbc      	itt	lt
 8000b60:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b64:	4770      	bxlt	lr
 8000b66:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b6a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b6e:	f1c2 0218 	rsb	r2, r2, #24
 8000b72:	f1c2 0c20 	rsb	ip, r2, #32
 8000b76:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b7a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b7e:	bf18      	it	ne
 8000b80:	f040 0001 	orrne.w	r0, r0, #1
 8000b84:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b88:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b8c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b90:	ea40 000c 	orr.w	r0, r0, ip
 8000b94:	fa23 f302 	lsr.w	r3, r3, r2
 8000b98:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b9c:	e7cc      	b.n	8000b38 <__aeabi_d2f+0x14>
 8000b9e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ba2:	d107      	bne.n	8000bb4 <__aeabi_d2f+0x90>
 8000ba4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba8:	bf1e      	ittt	ne
 8000baa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bae:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bb2:	4770      	bxne	lr
 8000bb4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_frsub>:
 8000bc4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bc8:	e002      	b.n	8000bd0 <__addsf3>
 8000bca:	bf00      	nop

08000bcc <__aeabi_fsub>:
 8000bcc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bd0 <__addsf3>:
 8000bd0:	0042      	lsls	r2, r0, #1
 8000bd2:	bf1f      	itttt	ne
 8000bd4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bd8:	ea92 0f03 	teqne	r2, r3
 8000bdc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000be0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000be4:	d06a      	beq.n	8000cbc <__addsf3+0xec>
 8000be6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bee:	bfc1      	itttt	gt
 8000bf0:	18d2      	addgt	r2, r2, r3
 8000bf2:	4041      	eorgt	r1, r0
 8000bf4:	4048      	eorgt	r0, r1
 8000bf6:	4041      	eorgt	r1, r0
 8000bf8:	bfb8      	it	lt
 8000bfa:	425b      	neglt	r3, r3
 8000bfc:	2b19      	cmp	r3, #25
 8000bfe:	bf88      	it	hi
 8000c00:	4770      	bxhi	lr
 8000c02:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c0a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c0e:	bf18      	it	ne
 8000c10:	4240      	negne	r0, r0
 8000c12:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c16:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c1a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c1e:	bf18      	it	ne
 8000c20:	4249      	negne	r1, r1
 8000c22:	ea92 0f03 	teq	r2, r3
 8000c26:	d03f      	beq.n	8000ca8 <__addsf3+0xd8>
 8000c28:	f1a2 0201 	sub.w	r2, r2, #1
 8000c2c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c30:	eb10 000c 	adds.w	r0, r0, ip
 8000c34:	f1c3 0320 	rsb	r3, r3, #32
 8000c38:	fa01 f103 	lsl.w	r1, r1, r3
 8000c3c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	d502      	bpl.n	8000c48 <__addsf3+0x78>
 8000c42:	4249      	negs	r1, r1
 8000c44:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c48:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c4c:	d313      	bcc.n	8000c76 <__addsf3+0xa6>
 8000c4e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c52:	d306      	bcc.n	8000c62 <__addsf3+0x92>
 8000c54:	0840      	lsrs	r0, r0, #1
 8000c56:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c5a:	f102 0201 	add.w	r2, r2, #1
 8000c5e:	2afe      	cmp	r2, #254	; 0xfe
 8000c60:	d251      	bcs.n	8000d06 <__addsf3+0x136>
 8000c62:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c66:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c6a:	bf08      	it	eq
 8000c6c:	f020 0001 	biceq.w	r0, r0, #1
 8000c70:	ea40 0003 	orr.w	r0, r0, r3
 8000c74:	4770      	bx	lr
 8000c76:	0049      	lsls	r1, r1, #1
 8000c78:	eb40 0000 	adc.w	r0, r0, r0
 8000c7c:	3a01      	subs	r2, #1
 8000c7e:	bf28      	it	cs
 8000c80:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c84:	d2ed      	bcs.n	8000c62 <__addsf3+0x92>
 8000c86:	fab0 fc80 	clz	ip, r0
 8000c8a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c8e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c92:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c96:	bfaa      	itet	ge
 8000c98:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c9c:	4252      	neglt	r2, r2
 8000c9e:	4318      	orrge	r0, r3
 8000ca0:	bfbc      	itt	lt
 8000ca2:	40d0      	lsrlt	r0, r2
 8000ca4:	4318      	orrlt	r0, r3
 8000ca6:	4770      	bx	lr
 8000ca8:	f092 0f00 	teq	r2, #0
 8000cac:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cb0:	bf06      	itte	eq
 8000cb2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cb6:	3201      	addeq	r2, #1
 8000cb8:	3b01      	subne	r3, #1
 8000cba:	e7b5      	b.n	8000c28 <__addsf3+0x58>
 8000cbc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cc0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cc4:	bf18      	it	ne
 8000cc6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cca:	d021      	beq.n	8000d10 <__addsf3+0x140>
 8000ccc:	ea92 0f03 	teq	r2, r3
 8000cd0:	d004      	beq.n	8000cdc <__addsf3+0x10c>
 8000cd2:	f092 0f00 	teq	r2, #0
 8000cd6:	bf08      	it	eq
 8000cd8:	4608      	moveq	r0, r1
 8000cda:	4770      	bx	lr
 8000cdc:	ea90 0f01 	teq	r0, r1
 8000ce0:	bf1c      	itt	ne
 8000ce2:	2000      	movne	r0, #0
 8000ce4:	4770      	bxne	lr
 8000ce6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cea:	d104      	bne.n	8000cf6 <__addsf3+0x126>
 8000cec:	0040      	lsls	r0, r0, #1
 8000cee:	bf28      	it	cs
 8000cf0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cf4:	4770      	bx	lr
 8000cf6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cfa:	bf3c      	itt	cc
 8000cfc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bxcc	lr
 8000d02:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d06:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d0e:	4770      	bx	lr
 8000d10:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d14:	bf16      	itet	ne
 8000d16:	4608      	movne	r0, r1
 8000d18:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d1c:	4601      	movne	r1, r0
 8000d1e:	0242      	lsls	r2, r0, #9
 8000d20:	bf06      	itte	eq
 8000d22:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d26:	ea90 0f01 	teqeq	r0, r1
 8000d2a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_ui2f>:
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	e004      	b.n	8000d40 <__aeabi_i2f+0x8>
 8000d36:	bf00      	nop

08000d38 <__aeabi_i2f>:
 8000d38:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d3c:	bf48      	it	mi
 8000d3e:	4240      	negmi	r0, r0
 8000d40:	ea5f 0c00 	movs.w	ip, r0
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d4c:	4601      	mov	r1, r0
 8000d4e:	f04f 0000 	mov.w	r0, #0
 8000d52:	e01c      	b.n	8000d8e <__aeabi_l2f+0x2a>

08000d54 <__aeabi_ul2f>:
 8000d54:	ea50 0201 	orrs.w	r2, r0, r1
 8000d58:	bf08      	it	eq
 8000d5a:	4770      	bxeq	lr
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e00a      	b.n	8000d78 <__aeabi_l2f+0x14>
 8000d62:	bf00      	nop

08000d64 <__aeabi_l2f>:
 8000d64:	ea50 0201 	orrs.w	r2, r0, r1
 8000d68:	bf08      	it	eq
 8000d6a:	4770      	bxeq	lr
 8000d6c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d70:	d502      	bpl.n	8000d78 <__aeabi_l2f+0x14>
 8000d72:	4240      	negs	r0, r0
 8000d74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d78:	ea5f 0c01 	movs.w	ip, r1
 8000d7c:	bf02      	ittt	eq
 8000d7e:	4684      	moveq	ip, r0
 8000d80:	4601      	moveq	r1, r0
 8000d82:	2000      	moveq	r0, #0
 8000d84:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d88:	bf08      	it	eq
 8000d8a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d8e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d92:	fabc f28c 	clz	r2, ip
 8000d96:	3a08      	subs	r2, #8
 8000d98:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d9c:	db10      	blt.n	8000dc0 <__aeabi_l2f+0x5c>
 8000d9e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da2:	4463      	add	r3, ip
 8000da4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000da8:	f1c2 0220 	rsb	r2, r2, #32
 8000dac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000db0:	fa20 f202 	lsr.w	r2, r0, r2
 8000db4:	eb43 0002 	adc.w	r0, r3, r2
 8000db8:	bf08      	it	eq
 8000dba:	f020 0001 	biceq.w	r0, r0, #1
 8000dbe:	4770      	bx	lr
 8000dc0:	f102 0220 	add.w	r2, r2, #32
 8000dc4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dc8:	f1c2 0220 	rsb	r2, r2, #32
 8000dcc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dd0:	fa21 f202 	lsr.w	r2, r1, r2
 8000dd4:	eb43 0002 	adc.w	r0, r3, r2
 8000dd8:	bf08      	it	eq
 8000dda:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dde:	4770      	bx	lr

08000de0 <__aeabi_fmul>:
 8000de0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000de4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000de8:	bf1e      	ittt	ne
 8000dea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dee:	ea92 0f0c 	teqne	r2, ip
 8000df2:	ea93 0f0c 	teqne	r3, ip
 8000df6:	d06f      	beq.n	8000ed8 <__aeabi_fmul+0xf8>
 8000df8:	441a      	add	r2, r3
 8000dfa:	ea80 0c01 	eor.w	ip, r0, r1
 8000dfe:	0240      	lsls	r0, r0, #9
 8000e00:	bf18      	it	ne
 8000e02:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e06:	d01e      	beq.n	8000e46 <__aeabi_fmul+0x66>
 8000e08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e0c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e10:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e14:	fba0 3101 	umull	r3, r1, r0, r1
 8000e18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e1c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e20:	bf3e      	ittt	cc
 8000e22:	0049      	lslcc	r1, r1, #1
 8000e24:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e28:	005b      	lslcc	r3, r3, #1
 8000e2a:	ea40 0001 	orr.w	r0, r0, r1
 8000e2e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e32:	2afd      	cmp	r2, #253	; 0xfd
 8000e34:	d81d      	bhi.n	8000e72 <__aeabi_fmul+0x92>
 8000e36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e3e:	bf08      	it	eq
 8000e40:	f020 0001 	biceq.w	r0, r0, #1
 8000e44:	4770      	bx	lr
 8000e46:	f090 0f00 	teq	r0, #0
 8000e4a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e4e:	bf08      	it	eq
 8000e50:	0249      	lsleq	r1, r1, #9
 8000e52:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e56:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e5a:	3a7f      	subs	r2, #127	; 0x7f
 8000e5c:	bfc2      	ittt	gt
 8000e5e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e62:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e66:	4770      	bxgt	lr
 8000e68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e6c:	f04f 0300 	mov.w	r3, #0
 8000e70:	3a01      	subs	r2, #1
 8000e72:	dc5d      	bgt.n	8000f30 <__aeabi_fmul+0x150>
 8000e74:	f112 0f19 	cmn.w	r2, #25
 8000e78:	bfdc      	itt	le
 8000e7a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e7e:	4770      	bxle	lr
 8000e80:	f1c2 0200 	rsb	r2, r2, #0
 8000e84:	0041      	lsls	r1, r0, #1
 8000e86:	fa21 f102 	lsr.w	r1, r1, r2
 8000e8a:	f1c2 0220 	rsb	r2, r2, #32
 8000e8e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e92:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e96:	f140 0000 	adc.w	r0, r0, #0
 8000e9a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e9e:	bf08      	it	eq
 8000ea0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ea4:	4770      	bx	lr
 8000ea6:	f092 0f00 	teq	r2, #0
 8000eaa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eae:	bf02      	ittt	eq
 8000eb0:	0040      	lsleq	r0, r0, #1
 8000eb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eb6:	3a01      	subeq	r2, #1
 8000eb8:	d0f9      	beq.n	8000eae <__aeabi_fmul+0xce>
 8000eba:	ea40 000c 	orr.w	r0, r0, ip
 8000ebe:	f093 0f00 	teq	r3, #0
 8000ec2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ec6:	bf02      	ittt	eq
 8000ec8:	0049      	lsleq	r1, r1, #1
 8000eca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ece:	3b01      	subeq	r3, #1
 8000ed0:	d0f9      	beq.n	8000ec6 <__aeabi_fmul+0xe6>
 8000ed2:	ea41 010c 	orr.w	r1, r1, ip
 8000ed6:	e78f      	b.n	8000df8 <__aeabi_fmul+0x18>
 8000ed8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000edc:	ea92 0f0c 	teq	r2, ip
 8000ee0:	bf18      	it	ne
 8000ee2:	ea93 0f0c 	teqne	r3, ip
 8000ee6:	d00a      	beq.n	8000efe <__aeabi_fmul+0x11e>
 8000ee8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000eec:	bf18      	it	ne
 8000eee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ef2:	d1d8      	bne.n	8000ea6 <__aeabi_fmul+0xc6>
 8000ef4:	ea80 0001 	eor.w	r0, r0, r1
 8000ef8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000efc:	4770      	bx	lr
 8000efe:	f090 0f00 	teq	r0, #0
 8000f02:	bf17      	itett	ne
 8000f04:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f08:	4608      	moveq	r0, r1
 8000f0a:	f091 0f00 	teqne	r1, #0
 8000f0e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f12:	d014      	beq.n	8000f3e <__aeabi_fmul+0x15e>
 8000f14:	ea92 0f0c 	teq	r2, ip
 8000f18:	d101      	bne.n	8000f1e <__aeabi_fmul+0x13e>
 8000f1a:	0242      	lsls	r2, r0, #9
 8000f1c:	d10f      	bne.n	8000f3e <__aeabi_fmul+0x15e>
 8000f1e:	ea93 0f0c 	teq	r3, ip
 8000f22:	d103      	bne.n	8000f2c <__aeabi_fmul+0x14c>
 8000f24:	024b      	lsls	r3, r1, #9
 8000f26:	bf18      	it	ne
 8000f28:	4608      	movne	r0, r1
 8000f2a:	d108      	bne.n	8000f3e <__aeabi_fmul+0x15e>
 8000f2c:	ea80 0001 	eor.w	r0, r0, r1
 8000f30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f3c:	4770      	bx	lr
 8000f3e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f42:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f46:	4770      	bx	lr

08000f48 <__aeabi_fdiv>:
 8000f48:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f50:	bf1e      	ittt	ne
 8000f52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f56:	ea92 0f0c 	teqne	r2, ip
 8000f5a:	ea93 0f0c 	teqne	r3, ip
 8000f5e:	d069      	beq.n	8001034 <__aeabi_fdiv+0xec>
 8000f60:	eba2 0203 	sub.w	r2, r2, r3
 8000f64:	ea80 0c01 	eor.w	ip, r0, r1
 8000f68:	0249      	lsls	r1, r1, #9
 8000f6a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f6e:	d037      	beq.n	8000fe0 <__aeabi_fdiv+0x98>
 8000f70:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f74:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f78:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f80:	428b      	cmp	r3, r1
 8000f82:	bf38      	it	cc
 8000f84:	005b      	lslcc	r3, r3, #1
 8000f86:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f8a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f8e:	428b      	cmp	r3, r1
 8000f90:	bf24      	itt	cs
 8000f92:	1a5b      	subcs	r3, r3, r1
 8000f94:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f98:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f9c:	bf24      	itt	cs
 8000f9e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fa2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fa6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000faa:	bf24      	itt	cs
 8000fac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fb0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fb4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fb8:	bf24      	itt	cs
 8000fba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fbe:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fc2:	011b      	lsls	r3, r3, #4
 8000fc4:	bf18      	it	ne
 8000fc6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fca:	d1e0      	bne.n	8000f8e <__aeabi_fdiv+0x46>
 8000fcc:	2afd      	cmp	r2, #253	; 0xfd
 8000fce:	f63f af50 	bhi.w	8000e72 <__aeabi_fmul+0x92>
 8000fd2:	428b      	cmp	r3, r1
 8000fd4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fd8:	bf08      	it	eq
 8000fda:	f020 0001 	biceq.w	r0, r0, #1
 8000fde:	4770      	bx	lr
 8000fe0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fe4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fe8:	327f      	adds	r2, #127	; 0x7f
 8000fea:	bfc2      	ittt	gt
 8000fec:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ff0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ff4:	4770      	bxgt	lr
 8000ff6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ffa:	f04f 0300 	mov.w	r3, #0
 8000ffe:	3a01      	subs	r2, #1
 8001000:	e737      	b.n	8000e72 <__aeabi_fmul+0x92>
 8001002:	f092 0f00 	teq	r2, #0
 8001006:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800100a:	bf02      	ittt	eq
 800100c:	0040      	lsleq	r0, r0, #1
 800100e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001012:	3a01      	subeq	r2, #1
 8001014:	d0f9      	beq.n	800100a <__aeabi_fdiv+0xc2>
 8001016:	ea40 000c 	orr.w	r0, r0, ip
 800101a:	f093 0f00 	teq	r3, #0
 800101e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001022:	bf02      	ittt	eq
 8001024:	0049      	lsleq	r1, r1, #1
 8001026:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800102a:	3b01      	subeq	r3, #1
 800102c:	d0f9      	beq.n	8001022 <__aeabi_fdiv+0xda>
 800102e:	ea41 010c 	orr.w	r1, r1, ip
 8001032:	e795      	b.n	8000f60 <__aeabi_fdiv+0x18>
 8001034:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001038:	ea92 0f0c 	teq	r2, ip
 800103c:	d108      	bne.n	8001050 <__aeabi_fdiv+0x108>
 800103e:	0242      	lsls	r2, r0, #9
 8001040:	f47f af7d 	bne.w	8000f3e <__aeabi_fmul+0x15e>
 8001044:	ea93 0f0c 	teq	r3, ip
 8001048:	f47f af70 	bne.w	8000f2c <__aeabi_fmul+0x14c>
 800104c:	4608      	mov	r0, r1
 800104e:	e776      	b.n	8000f3e <__aeabi_fmul+0x15e>
 8001050:	ea93 0f0c 	teq	r3, ip
 8001054:	d104      	bne.n	8001060 <__aeabi_fdiv+0x118>
 8001056:	024b      	lsls	r3, r1, #9
 8001058:	f43f af4c 	beq.w	8000ef4 <__aeabi_fmul+0x114>
 800105c:	4608      	mov	r0, r1
 800105e:	e76e      	b.n	8000f3e <__aeabi_fmul+0x15e>
 8001060:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001064:	bf18      	it	ne
 8001066:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800106a:	d1ca      	bne.n	8001002 <__aeabi_fdiv+0xba>
 800106c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001070:	f47f af5c 	bne.w	8000f2c <__aeabi_fmul+0x14c>
 8001074:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001078:	f47f af3c 	bne.w	8000ef4 <__aeabi_fmul+0x114>
 800107c:	e75f      	b.n	8000f3e <__aeabi_fmul+0x15e>
 800107e:	bf00      	nop

08001080 <__gesf2>:
 8001080:	f04f 3cff 	mov.w	ip, #4294967295
 8001084:	e006      	b.n	8001094 <__cmpsf2+0x4>
 8001086:	bf00      	nop

08001088 <__lesf2>:
 8001088:	f04f 0c01 	mov.w	ip, #1
 800108c:	e002      	b.n	8001094 <__cmpsf2+0x4>
 800108e:	bf00      	nop

08001090 <__cmpsf2>:
 8001090:	f04f 0c01 	mov.w	ip, #1
 8001094:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001098:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800109c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010a4:	bf18      	it	ne
 80010a6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010aa:	d011      	beq.n	80010d0 <__cmpsf2+0x40>
 80010ac:	b001      	add	sp, #4
 80010ae:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010b2:	bf18      	it	ne
 80010b4:	ea90 0f01 	teqne	r0, r1
 80010b8:	bf58      	it	pl
 80010ba:	ebb2 0003 	subspl.w	r0, r2, r3
 80010be:	bf88      	it	hi
 80010c0:	17c8      	asrhi	r0, r1, #31
 80010c2:	bf38      	it	cc
 80010c4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010c8:	bf18      	it	ne
 80010ca:	f040 0001 	orrne.w	r0, r0, #1
 80010ce:	4770      	bx	lr
 80010d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010d4:	d102      	bne.n	80010dc <__cmpsf2+0x4c>
 80010d6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010da:	d105      	bne.n	80010e8 <__cmpsf2+0x58>
 80010dc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e0:	d1e4      	bne.n	80010ac <__cmpsf2+0x1c>
 80010e2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010e6:	d0e1      	beq.n	80010ac <__cmpsf2+0x1c>
 80010e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop

080010f0 <__aeabi_cfrcmple>:
 80010f0:	4684      	mov	ip, r0
 80010f2:	4608      	mov	r0, r1
 80010f4:	4661      	mov	r1, ip
 80010f6:	e7ff      	b.n	80010f8 <__aeabi_cfcmpeq>

080010f8 <__aeabi_cfcmpeq>:
 80010f8:	b50f      	push	{r0, r1, r2, r3, lr}
 80010fa:	f7ff ffc9 	bl	8001090 <__cmpsf2>
 80010fe:	2800      	cmp	r0, #0
 8001100:	bf48      	it	mi
 8001102:	f110 0f00 	cmnmi.w	r0, #0
 8001106:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001108 <__aeabi_fcmpeq>:
 8001108:	f84d ed08 	str.w	lr, [sp, #-8]!
 800110c:	f7ff fff4 	bl	80010f8 <__aeabi_cfcmpeq>
 8001110:	bf0c      	ite	eq
 8001112:	2001      	moveq	r0, #1
 8001114:	2000      	movne	r0, #0
 8001116:	f85d fb08 	ldr.w	pc, [sp], #8
 800111a:	bf00      	nop

0800111c <__aeabi_fcmplt>:
 800111c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001120:	f7ff ffea 	bl	80010f8 <__aeabi_cfcmpeq>
 8001124:	bf34      	ite	cc
 8001126:	2001      	movcc	r0, #1
 8001128:	2000      	movcs	r0, #0
 800112a:	f85d fb08 	ldr.w	pc, [sp], #8
 800112e:	bf00      	nop

08001130 <__aeabi_fcmple>:
 8001130:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001134:	f7ff ffe0 	bl	80010f8 <__aeabi_cfcmpeq>
 8001138:	bf94      	ite	ls
 800113a:	2001      	movls	r0, #1
 800113c:	2000      	movhi	r0, #0
 800113e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001142:	bf00      	nop

08001144 <__aeabi_fcmpge>:
 8001144:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001148:	f7ff ffd2 	bl	80010f0 <__aeabi_cfrcmple>
 800114c:	bf94      	ite	ls
 800114e:	2001      	movls	r0, #1
 8001150:	2000      	movhi	r0, #0
 8001152:	f85d fb08 	ldr.w	pc, [sp], #8
 8001156:	bf00      	nop

08001158 <__aeabi_fcmpgt>:
 8001158:	f84d ed08 	str.w	lr, [sp, #-8]!
 800115c:	f7ff ffc8 	bl	80010f0 <__aeabi_cfrcmple>
 8001160:	bf34      	ite	cc
 8001162:	2001      	movcc	r0, #1
 8001164:	2000      	movcs	r0, #0
 8001166:	f85d fb08 	ldr.w	pc, [sp], #8
 800116a:	bf00      	nop

0800116c <__aeabi_f2uiz>:
 800116c:	0042      	lsls	r2, r0, #1
 800116e:	d20e      	bcs.n	800118e <__aeabi_f2uiz+0x22>
 8001170:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001174:	d30b      	bcc.n	800118e <__aeabi_f2uiz+0x22>
 8001176:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800117a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800117e:	d409      	bmi.n	8001194 <__aeabi_f2uiz+0x28>
 8001180:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001184:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001188:	fa23 f002 	lsr.w	r0, r3, r2
 800118c:	4770      	bx	lr
 800118e:	f04f 0000 	mov.w	r0, #0
 8001192:	4770      	bx	lr
 8001194:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001198:	d101      	bne.n	800119e <__aeabi_f2uiz+0x32>
 800119a:	0242      	lsls	r2, r0, #9
 800119c:	d102      	bne.n	80011a4 <__aeabi_f2uiz+0x38>
 800119e:	f04f 30ff 	mov.w	r0, #4294967295
 80011a2:	4770      	bx	lr
 80011a4:	f04f 0000 	mov.w	r0, #0
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	0000      	movs	r0, r0
	...

080011b0 <chao_move_angle>:
		}
	}
}

//0 - 360 degree, 0 degree front, clockwise
void chao_move_angle(float _angle, float speed){
 80011b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011b4:	b084      	sub	sp, #16
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
	float angle_arc = (_angle / 180) * M_PI;
 80011bc:	4984      	ldr	r1, [pc, #528]	; (80013d0 <chao_move_angle+0x220>)
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff fec2 	bl	8000f48 <__aeabi_fdiv>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff f992 	bl	80004f0 <__aeabi_f2d>
 80011cc:	a37e      	add	r3, pc, #504	; (adr r3, 80013c8 <chao_move_angle+0x218>)
 80011ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d2:	f7ff f9e5 	bl	80005a0 <__aeabi_dmul>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	f7ff fca1 	bl	8000b24 <__aeabi_d2f>
 80011e2:	4603      	mov	r3, r0
 80011e4:	60fb      	str	r3, [r7, #12]
	cmotor_lf.goalSpeed = speed * cos(angle_arc) - speed * sin(angle_arc);
 80011e6:	6838      	ldr	r0, [r7, #0]
 80011e8:	f7ff f982 	bl	80004f0 <__aeabi_f2d>
 80011ec:	4604      	mov	r4, r0
 80011ee:	460d      	mov	r5, r1
 80011f0:	68f8      	ldr	r0, [r7, #12]
 80011f2:	f7ff f97d 	bl	80004f0 <__aeabi_f2d>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f007 fb21 	bl	8008844 <cos>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4620      	mov	r0, r4
 8001208:	4629      	mov	r1, r5
 800120a:	f7ff f9c9 	bl	80005a0 <__aeabi_dmul>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4690      	mov	r8, r2
 8001214:	4699      	mov	r9, r3
 8001216:	6838      	ldr	r0, [r7, #0]
 8001218:	f7ff f96a 	bl	80004f0 <__aeabi_f2d>
 800121c:	4604      	mov	r4, r0
 800121e:	460d      	mov	r5, r1
 8001220:	68f8      	ldr	r0, [r7, #12]
 8001222:	f7ff f965 	bl	80004f0 <__aeabi_f2d>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	f007 fb53 	bl	80088d8 <sin>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4620      	mov	r0, r4
 8001238:	4629      	mov	r1, r5
 800123a:	f7ff f9b1 	bl	80005a0 <__aeabi_dmul>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	4640      	mov	r0, r8
 8001244:	4649      	mov	r1, r9
 8001246:	f7fe fff3 	bl	8000230 <__aeabi_dsub>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	4610      	mov	r0, r2
 8001250:	4619      	mov	r1, r3
 8001252:	f7ff fc67 	bl	8000b24 <__aeabi_d2f>
 8001256:	4603      	mov	r3, r0
 8001258:	4a5e      	ldr	r2, [pc, #376]	; (80013d4 <chao_move_angle+0x224>)
 800125a:	6393      	str	r3, [r2, #56]	; 0x38
	cmotor_rf.goalSpeed = speed * cos(angle_arc) + speed * sin(angle_arc);
 800125c:	6838      	ldr	r0, [r7, #0]
 800125e:	f7ff f947 	bl	80004f0 <__aeabi_f2d>
 8001262:	4604      	mov	r4, r0
 8001264:	460d      	mov	r5, r1
 8001266:	68f8      	ldr	r0, [r7, #12]
 8001268:	f7ff f942 	bl	80004f0 <__aeabi_f2d>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4610      	mov	r0, r2
 8001272:	4619      	mov	r1, r3
 8001274:	f007 fae6 	bl	8008844 <cos>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4620      	mov	r0, r4
 800127e:	4629      	mov	r1, r5
 8001280:	f7ff f98e 	bl	80005a0 <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4690      	mov	r8, r2
 800128a:	4699      	mov	r9, r3
 800128c:	6838      	ldr	r0, [r7, #0]
 800128e:	f7ff f92f 	bl	80004f0 <__aeabi_f2d>
 8001292:	4604      	mov	r4, r0
 8001294:	460d      	mov	r5, r1
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f7ff f92a 	bl	80004f0 <__aeabi_f2d>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4610      	mov	r0, r2
 80012a2:	4619      	mov	r1, r3
 80012a4:	f007 fb18 	bl	80088d8 <sin>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4620      	mov	r0, r4
 80012ae:	4629      	mov	r1, r5
 80012b0:	f7ff f976 	bl	80005a0 <__aeabi_dmul>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	4640      	mov	r0, r8
 80012ba:	4649      	mov	r1, r9
 80012bc:	f7fe ffba 	bl	8000234 <__adddf3>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4610      	mov	r0, r2
 80012c6:	4619      	mov	r1, r3
 80012c8:	f7ff fc2c 	bl	8000b24 <__aeabi_d2f>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4a42      	ldr	r2, [pc, #264]	; (80013d8 <chao_move_angle+0x228>)
 80012d0:	6393      	str	r3, [r2, #56]	; 0x38
	cmotor_lb.goalSpeed = speed * cos(angle_arc) + speed * sin(angle_arc);
 80012d2:	6838      	ldr	r0, [r7, #0]
 80012d4:	f7ff f90c 	bl	80004f0 <__aeabi_f2d>
 80012d8:	4604      	mov	r4, r0
 80012da:	460d      	mov	r5, r1
 80012dc:	68f8      	ldr	r0, [r7, #12]
 80012de:	f7ff f907 	bl	80004f0 <__aeabi_f2d>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	f007 faab 	bl	8008844 <cos>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4620      	mov	r0, r4
 80012f4:	4629      	mov	r1, r5
 80012f6:	f7ff f953 	bl	80005a0 <__aeabi_dmul>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4690      	mov	r8, r2
 8001300:	4699      	mov	r9, r3
 8001302:	6838      	ldr	r0, [r7, #0]
 8001304:	f7ff f8f4 	bl	80004f0 <__aeabi_f2d>
 8001308:	4604      	mov	r4, r0
 800130a:	460d      	mov	r5, r1
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f7ff f8ef 	bl	80004f0 <__aeabi_f2d>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f007 fadd 	bl	80088d8 <sin>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	4620      	mov	r0, r4
 8001324:	4629      	mov	r1, r5
 8001326:	f7ff f93b 	bl	80005a0 <__aeabi_dmul>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	4640      	mov	r0, r8
 8001330:	4649      	mov	r1, r9
 8001332:	f7fe ff7f 	bl	8000234 <__adddf3>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	f7ff fbf1 	bl	8000b24 <__aeabi_d2f>
 8001342:	4603      	mov	r3, r0
 8001344:	4a25      	ldr	r2, [pc, #148]	; (80013dc <chao_move_angle+0x22c>)
 8001346:	6393      	str	r3, [r2, #56]	; 0x38
	cmotor_rb.goalSpeed = speed * cos(angle_arc) - speed * sin(angle_arc);
 8001348:	6838      	ldr	r0, [r7, #0]
 800134a:	f7ff f8d1 	bl	80004f0 <__aeabi_f2d>
 800134e:	4604      	mov	r4, r0
 8001350:	460d      	mov	r5, r1
 8001352:	68f8      	ldr	r0, [r7, #12]
 8001354:	f7ff f8cc 	bl	80004f0 <__aeabi_f2d>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4610      	mov	r0, r2
 800135e:	4619      	mov	r1, r3
 8001360:	f007 fa70 	bl	8008844 <cos>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4620      	mov	r0, r4
 800136a:	4629      	mov	r1, r5
 800136c:	f7ff f918 	bl	80005a0 <__aeabi_dmul>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4690      	mov	r8, r2
 8001376:	4699      	mov	r9, r3
 8001378:	6838      	ldr	r0, [r7, #0]
 800137a:	f7ff f8b9 	bl	80004f0 <__aeabi_f2d>
 800137e:	4604      	mov	r4, r0
 8001380:	460d      	mov	r5, r1
 8001382:	68f8      	ldr	r0, [r7, #12]
 8001384:	f7ff f8b4 	bl	80004f0 <__aeabi_f2d>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4610      	mov	r0, r2
 800138e:	4619      	mov	r1, r3
 8001390:	f007 faa2 	bl	80088d8 <sin>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	4620      	mov	r0, r4
 800139a:	4629      	mov	r1, r5
 800139c:	f7ff f900 	bl	80005a0 <__aeabi_dmul>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4640      	mov	r0, r8
 80013a6:	4649      	mov	r1, r9
 80013a8:	f7fe ff42 	bl	8000230 <__aeabi_dsub>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	4610      	mov	r0, r2
 80013b2:	4619      	mov	r1, r3
 80013b4:	f7ff fbb6 	bl	8000b24 <__aeabi_d2f>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a09      	ldr	r2, [pc, #36]	; (80013e0 <chao_move_angle+0x230>)
 80013bc:	6393      	str	r3, [r2, #56]	; 0x38
}
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013c8:	54442d18 	.word	0x54442d18
 80013cc:	400921fb 	.word	0x400921fb
 80013d0:	43340000 	.word	0x43340000
 80013d4:	2000098c 	.word	0x2000098c
 80013d8:	200009c8 	.word	0x200009c8
 80013dc:	20000a04 	.word	0x20000a04
 80013e0:	20000a40 	.word	0x20000a40

080013e4 <huansic_jy62_init>:
/*
 * 		Initializes the port of the IMU.
 * 		@param	himu	jy62 pending initialization
 * 		@retval	enum IMU_STATUS
 */
enum IMU_STATUS huansic_jy62_init(JY62_HandleTypeDef *himu) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	// perform some necessary checks
	if (!himu)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d101      	bne.n	80013f6 <huansic_jy62_init+0x12>
		return IMU_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e026      	b.n	8001444 <huansic_jy62_init+0x60>

	if (!himu->huart)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d101      	bne.n	8001402 <huansic_jy62_init+0x1e>
		return IMU_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e020      	b.n	8001444 <huansic_jy62_init+0x60>
	HAL_UART_Init(himu->huart);
	HAL_Delay(10);
#endif
#endif

	HAL_Delay(3);
 8001402:	2003      	movs	r0, #3
 8001404:	f002 fd4a 	bl	8003e9c <HAL_Delay>

	// reset z-axis angle
	HAL_UART_Transmit(himu->huart, JY62_RESET_Z_ANGLE, 3, 10);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6818      	ldr	r0, [r3, #0]
 800140c:	230a      	movs	r3, #10
 800140e:	2203      	movs	r2, #3
 8001410:	490e      	ldr	r1, [pc, #56]	; (800144c <huansic_jy62_init+0x68>)
 8001412:	f005 fba9 	bl	8006b68 <HAL_UART_Transmit>

// instead, just use DMA
	himu->pending_alignment = 0;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	HAL_UART_Receive_DMA(himu->huart, &himu->buffer[0], 33);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3334      	adds	r3, #52	; 0x34
 8001426:	2221      	movs	r2, #33	; 0x21
 8001428:	4619      	mov	r1, r3
 800142a:	f005 fc5f 	bl	8006cec <HAL_UART_Receive_DMA>
	himu->hdma->Instance->CCR &= ~DMA_IT_HT;		// disable half transfer interrupt
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f022 0204 	bic.w	r2, r2, #4
 8001440:	601a      	str	r2, [r3, #0]

#ifdef HUANSIC_JY62_DEBUG
	himu->counter = 0;
#endif

	return IMU_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000000 	.word	0x20000000

08001450 <huansic_jy62_dma_isr>:
/*
 * 		Handles the dma interrupts.
 * 		@param	himu	jy62 whose port has sent out the interrupt signal
 * 		@retval	enum IMU_STATUS
 */
enum IMU_STATUS huansic_jy62_dma_isr(JY62_HandleTypeDef *himu) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	if (!himu)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <huansic_jy62_dma_isr+0x12>
		return IMU_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e112      	b.n	8001688 <huansic_jy62_dma_isr+0x238>

	uint8_t temp8, i, i11;

	for (i = 0, i11 = 0; i < 3; i++, i11 += 11) {
 8001462:	2300      	movs	r3, #0
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	2300      	movs	r3, #0
 8001468:	73bb      	strb	r3, [r7, #14]
 800146a:	e0ed      	b.n	8001648 <huansic_jy62_dma_isr+0x1f8>
		if (himu->buffer[0 + i11] != HUANSIC_JY62_HEADER) {		// header mis-aligned
 800146c:	7bbb      	ldrb	r3, [r7, #14]
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	4413      	add	r3, r2
 8001472:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001476:	2b55      	cmp	r3, #85	; 0x55
 8001478:	d01c      	beq.n	80014b4 <huansic_jy62_dma_isr+0x64>
			himu->pending_alignment = 1;		// enter aligning mode if not already
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2201      	movs	r2, #1
 800147e:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	3334      	adds	r3, #52	; 0x34
 800148a:	2201      	movs	r2, #1
 800148c:	4619      	mov	r1, r3
 800148e:	f005 fbfd 	bl	8006c8c <HAL_UART_Receive_IT>
			if (i) {
 8001492:	7bfb      	ldrb	r3, [r7, #15]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d00b      	beq.n	80014b0 <huansic_jy62_dma_isr+0x60>
				__huansic_jy62_decode_temp(himu, i - 1);
 8001498:	7bfb      	ldrb	r3, [r7, #15]
 800149a:	3b01      	subs	r3, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	4619      	mov	r1, r3
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f000 fa65 	bl	8001970 <__huansic_jy62_decode_temp>
				himu->lastUpdated = HAL_GetTick();		// record if there has been a valid one
 80014a6:	f002 fcef 	bl	8003e88 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	631a      	str	r2, [r3, #48]	; 0x30
			}
			return IMU_HEADER_ERROR;
 80014b0:	2305      	movs	r3, #5
 80014b2:	e0e9      	b.n	8001688 <huansic_jy62_dma_isr+0x238>
		} else {
			// check sum
			temp8 = himu->buffer[0 + i11];
 80014b4:	7bbb      	ldrb	r3, [r7, #14]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80014be:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[1 + i11];
 80014c0:	7bbb      	ldrb	r3, [r7, #14]
 80014c2:	3301      	adds	r3, #1
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	4413      	add	r3, r2
 80014c8:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80014cc:	7b7b      	ldrb	r3, [r7, #13]
 80014ce:	4413      	add	r3, r2
 80014d0:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[2 + i11];
 80014d2:	7bbb      	ldrb	r3, [r7, #14]
 80014d4:	3302      	adds	r3, #2
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	4413      	add	r3, r2
 80014da:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80014de:	7b7b      	ldrb	r3, [r7, #13]
 80014e0:	4413      	add	r3, r2
 80014e2:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[3 + i11];
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	3303      	adds	r3, #3
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	4413      	add	r3, r2
 80014ec:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80014f0:	7b7b      	ldrb	r3, [r7, #13]
 80014f2:	4413      	add	r3, r2
 80014f4:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[4 + i11];
 80014f6:	7bbb      	ldrb	r3, [r7, #14]
 80014f8:	3304      	adds	r3, #4
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	4413      	add	r3, r2
 80014fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001502:	7b7b      	ldrb	r3, [r7, #13]
 8001504:	4413      	add	r3, r2
 8001506:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[5 + i11];
 8001508:	7bbb      	ldrb	r3, [r7, #14]
 800150a:	3305      	adds	r3, #5
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	4413      	add	r3, r2
 8001510:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001514:	7b7b      	ldrb	r3, [r7, #13]
 8001516:	4413      	add	r3, r2
 8001518:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[6 + i11];
 800151a:	7bbb      	ldrb	r3, [r7, #14]
 800151c:	3306      	adds	r3, #6
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001526:	7b7b      	ldrb	r3, [r7, #13]
 8001528:	4413      	add	r3, r2
 800152a:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[7 + i11];
 800152c:	7bbb      	ldrb	r3, [r7, #14]
 800152e:	3307      	adds	r3, #7
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	4413      	add	r3, r2
 8001534:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001538:	7b7b      	ldrb	r3, [r7, #13]
 800153a:	4413      	add	r3, r2
 800153c:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[8 + i11];
 800153e:	7bbb      	ldrb	r3, [r7, #14]
 8001540:	3308      	adds	r3, #8
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	4413      	add	r3, r2
 8001546:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800154a:	7b7b      	ldrb	r3, [r7, #13]
 800154c:	4413      	add	r3, r2
 800154e:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[9 + i11];
 8001550:	7bbb      	ldrb	r3, [r7, #14]
 8001552:	3309      	adds	r3, #9
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	4413      	add	r3, r2
 8001558:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800155c:	7b7b      	ldrb	r3, [r7, #13]
 800155e:	4413      	add	r3, r2
 8001560:	737b      	strb	r3, [r7, #13]

			if (temp8 != himu->buffer[10 + i11]) {		// check
 8001562:	7bbb      	ldrb	r3, [r7, #14]
 8001564:	330a      	adds	r3, #10
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800156e:	7b7a      	ldrb	r2, [r7, #13]
 8001570:	429a      	cmp	r2, r3
 8001572:	d01c      	beq.n	80015ae <huansic_jy62_dma_isr+0x15e>
				himu->pending_alignment = 1;		// enter aligning mode if not already
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2201      	movs	r2, #1
 8001578:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
				HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3334      	adds	r3, #52	; 0x34
 8001584:	2201      	movs	r2, #1
 8001586:	4619      	mov	r1, r3
 8001588:	f005 fb80 	bl	8006c8c <HAL_UART_Receive_IT>
				if (i) {
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00b      	beq.n	80015aa <huansic_jy62_dma_isr+0x15a>
					__huansic_jy62_decode_temp(himu, i - 1);
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	3b01      	subs	r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	4619      	mov	r1, r3
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 f9e8 	bl	8001970 <__huansic_jy62_decode_temp>
					himu->lastUpdated = HAL_GetTick();		// record if there has been a valid one
 80015a0:	f002 fc72 	bl	8003e88 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	631a      	str	r2, [r3, #48]	; 0x30
				}
				return IMU_SUM_ERROR;
 80015aa:	2304      	movs	r3, #4
 80015ac:	e06c      	b.n	8001688 <huansic_jy62_dma_isr+0x238>
			}

			if (himu->buffer[1 + i11] == HUANSIC_JY62_ACCEL) 		// then decode
 80015ae:	7bbb      	ldrb	r3, [r7, #14]
 80015b0:	3301      	adds	r3, #1
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	4413      	add	r3, r2
 80015b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015ba:	2b51      	cmp	r3, #81	; 0x51
 80015bc:	d105      	bne.n	80015ca <huansic_jy62_dma_isr+0x17a>
				__huansic_jy62_decode_accel(himu, i);
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	4619      	mov	r1, r3
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f8c4 	bl	8001750 <__huansic_jy62_decode_accel>
 80015c8:	e038      	b.n	800163c <huansic_jy62_dma_isr+0x1ec>
			else if (himu->buffer[1 + i11] == HUANSIC_JY62_OMEGA)
 80015ca:	7bbb      	ldrb	r3, [r7, #14]
 80015cc:	3301      	adds	r3, #1
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	4413      	add	r3, r2
 80015d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015d6:	2b52      	cmp	r3, #82	; 0x52
 80015d8:	d105      	bne.n	80015e6 <huansic_jy62_dma_isr+0x196>
				__huansic_jy62_decode_omega(himu, i);
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	4619      	mov	r1, r3
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 f920 	bl	8001824 <__huansic_jy62_decode_omega>
 80015e4:	e02a      	b.n	800163c <huansic_jy62_dma_isr+0x1ec>
			else if (himu->buffer[1 + i11] == HUANSIC_JY62_THETA)
 80015e6:	7bbb      	ldrb	r3, [r7, #14]
 80015e8:	3301      	adds	r3, #1
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015f2:	2b53      	cmp	r3, #83	; 0x53
 80015f4:	d105      	bne.n	8001602 <huansic_jy62_dma_isr+0x1b2>
				__huansic_jy62_decode_theta(himu, i);
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	4619      	mov	r1, r3
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 f964 	bl	80018c8 <__huansic_jy62_decode_theta>
 8001600:	e01c      	b.n	800163c <huansic_jy62_dma_isr+0x1ec>
			else {
				himu->pending_alignment = 1;		// enter aligning mode if not already
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2201      	movs	r2, #1
 8001606:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
				HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6818      	ldr	r0, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3334      	adds	r3, #52	; 0x34
 8001612:	2201      	movs	r2, #1
 8001614:	4619      	mov	r1, r3
 8001616:	f005 fb39 	bl	8006c8c <HAL_UART_Receive_IT>
				if (i) {
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00b      	beq.n	8001638 <huansic_jy62_dma_isr+0x1e8>
					__huansic_jy62_decode_temp(himu, i - 1);
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	3b01      	subs	r3, #1
 8001624:	b2db      	uxtb	r3, r3
 8001626:	4619      	mov	r1, r3
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 f9a1 	bl	8001970 <__huansic_jy62_decode_temp>
					himu->lastUpdated = HAL_GetTick();		// record if there has been a valid one
 800162e:	f002 fc2b 	bl	8003e88 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	631a      	str	r2, [r3, #48]	; 0x30
				}
				return IMU_PID_ERROR;
 8001638:	2306      	movs	r3, #6
 800163a:	e025      	b.n	8001688 <huansic_jy62_dma_isr+0x238>
	for (i = 0, i11 = 0; i < 3; i++, i11 += 11) {
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	3301      	adds	r3, #1
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	7bbb      	ldrb	r3, [r7, #14]
 8001644:	330b      	adds	r3, #11
 8001646:	73bb      	strb	r3, [r7, #14]
 8001648:	7bfb      	ldrb	r3, [r7, #15]
 800164a:	2b02      	cmp	r3, #2
 800164c:	f67f af0e 	bls.w	800146c <huansic_jy62_dma_isr+0x1c>
		}

	}

	// it should only reach this point if the package is fully valid
	himu->lastUpdated = HAL_GetTick();
 8001650:	f002 fc1a 	bl	8003e88 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	631a      	str	r2, [r3, #48]	; 0x30
	__huansic_jy62_decode_temp(himu, 2);
 800165a:	2102      	movs	r1, #2
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f000 f987 	bl	8001970 <__huansic_jy62_decode_temp>
	// start to receive the next package
	HAL_UART_Receive_DMA(himu->huart, &himu->buffer[0], 33);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6818      	ldr	r0, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3334      	adds	r3, #52	; 0x34
 800166a:	2221      	movs	r2, #33	; 0x21
 800166c:	4619      	mov	r1, r3
 800166e:	f005 fb3d 	bl	8006cec <HAL_UART_Receive_DMA>
	himu->hdma->Instance->CCR &= ~DMA_IT_HT;		// disable half transfer interrupt
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 0204 	bic.w	r2, r2, #4
 8001684:	601a      	str	r2, [r3, #0]
#ifdef HUANSIC_JY62_DEBUG
	himu->counter++;
	HAL_GPIO_WritePin(himu->port, himu->pin, himu->counter & (1 << 5));
#endif

	return IMU_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <huansic_jy62_isr>:
/*
 * 		Handles the interrupts.
 * 		@param	himu	jy62 whose port has sent out the interrupt signal
 * 		@retval	enum IMU_STATUS
 */
enum IMU_STATUS huansic_jy62_isr(JY62_HandleTypeDef *himu) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	if (!himu)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <huansic_jy62_isr+0x12>
		return IMU_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e029      	b.n	80016f6 <huansic_jy62_isr+0x66>

	if (himu->buffer[0] != HUANSIC_JY62_HEADER) {		// header mis-aligned
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80016a8:	2b55      	cmp	r3, #85	; 0x55
 80016aa:	d00d      	beq.n	80016c8 <huansic_jy62_isr+0x38>
		himu->pending_alignment = 1;		// enter aligning mode if not already
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2201      	movs	r2, #1
 80016b0:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6818      	ldr	r0, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3334      	adds	r3, #52	; 0x34
 80016bc:	2201      	movs	r2, #1
 80016be:	4619      	mov	r1, r3
 80016c0:	f005 fae4 	bl	8006c8c <HAL_UART_Receive_IT>
		return IMU_HEADER_ERROR;
 80016c4:	2305      	movs	r3, #5
 80016c6:	e016      	b.n	80016f6 <huansic_jy62_isr+0x66>
	} else {
		// header just aligned
		himu->pending_alignment = 0;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		HAL_UART_Receive_DMA(himu->huart, &himu->buffer[1], 32);		// receive the rest
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6818      	ldr	r0, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3335      	adds	r3, #53	; 0x35
 80016d8:	2220      	movs	r2, #32
 80016da:	4619      	mov	r1, r3
 80016dc:	f005 fb06 	bl	8006cec <HAL_UART_Receive_DMA>
		himu->hdma->Instance->CCR &= ~DMA_IT_HT;		// disable half transfer interrupt
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 0204 	bic.w	r2, r2, #4
 80016f2:	601a      	str	r2, [r3, #0]
		return IMU_OK;
 80016f4:	2300      	movs	r3, #0
	}
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <huansic_jy62_dma_error>:
/*
 * 		Handles the dma errors.
 * 		@param	himu	jy62 whose port has sent out the error
 * 		@retval	enum IMU_STATUS
 */
void huansic_jy62_dma_error(JY62_HandleTypeDef *himu){
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
	// nothing much to do with error
	himu->pending_alignment = 1;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6818      	ldr	r0, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	3334      	adds	r3, #52	; 0x34
 8001716:	2201      	movs	r2, #1
 8001718:	4619      	mov	r1, r3
 800171a:	f005 fab7 	bl	8006c8c <HAL_UART_Receive_IT>
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <huansic_jy62_error>:
/*
 * 		Handles the errors.
 * 		@param	himu	jy62 whose port has sent out the error
 * 		@retval	enum IMU_STATUS
 */
void huansic_jy62_error(JY62_HandleTypeDef *himu){
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
	// nothing much to do with error
	himu->pending_alignment = 1;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6818      	ldr	r0, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	3334      	adds	r3, #52	; 0x34
 800173e:	2201      	movs	r2, #1
 8001740:	4619      	mov	r1, r3
 8001742:	f005 faa3 	bl	8006c8c <HAL_UART_Receive_IT>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <__huansic_jy62_decode_accel>:

/***************	functions used by the library; not visible to users		***************/

static inline void __huansic_jy62_decode_accel(JY62_HandleTypeDef *himu, uint8_t location) {
 8001750:	b590      	push	{r4, r7, lr}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	70fb      	strb	r3, [r7, #3]
	int16_t temp;
	uint8_t i;
	for (i = 0; i < 3; i++) {
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
 8001760:	e050      	b.n	8001804 <__huansic_jy62_decode_accel+0xb4>
		temp = himu->buffer[2 + 2 * i + location * 11];
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	3301      	adds	r3, #1
 8001766:	0059      	lsls	r1, r3, #1
 8001768:	78fa      	ldrb	r2, [r7, #3]
 800176a:	4613      	mov	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	4413      	add	r3, r2
 8001774:	440b      	add	r3, r1
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	4413      	add	r3, r2
 800177a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800177e:	81bb      	strh	r3, [r7, #12]
		temp <<= 8;
 8001780:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001784:	021b      	lsls	r3, r3, #8
 8001786:	81bb      	strh	r3, [r7, #12]
		temp |= himu->buffer[3 + 2 * i + location * 11];
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	1cd9      	adds	r1, r3, #3
 800178e:	78fa      	ldrb	r2, [r7, #3]
 8001790:	4613      	mov	r3, r2
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4413      	add	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	440b      	add	r3, r1
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	4413      	add	r3, r2
 80017a0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017a4:	b21a      	sxth	r2, r3
 80017a6:	89bb      	ldrh	r3, [r7, #12]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	81bb      	strh	r3, [r7, #12]
		himu->accel[i] = (float) temp * 16 * 9.8 / 32768;
 80017ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fac1 	bl	8000d38 <__aeabi_i2f>
 80017b6:	4603      	mov	r3, r0
 80017b8:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fb0f 	bl	8000de0 <__aeabi_fmul>
 80017c2:	4603      	mov	r3, r0
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fe93 	bl	80004f0 <__aeabi_f2d>
 80017ca:	a313      	add	r3, pc, #76	; (adr r3, 8001818 <__huansic_jy62_decode_accel+0xc8>)
 80017cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d0:	f7fe fee6 	bl	80005a0 <__aeabi_dmul>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <__huansic_jy62_decode_accel+0xd0>)
 80017e2:	f7ff f807 	bl	80007f4 <__aeabi_ddiv>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	7bfc      	ldrb	r4, [r7, #15]
 80017ec:	4610      	mov	r0, r2
 80017ee:	4619      	mov	r1, r3
 80017f0:	f7ff f998 	bl	8000b24 <__aeabi_d2f>
 80017f4:	4601      	mov	r1, r0
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	1ca2      	adds	r2, r4, #2
 80017fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < 3; i++) {
 80017fe:	7bfb      	ldrb	r3, [r7, #15]
 8001800:	3301      	adds	r3, #1
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	2b02      	cmp	r3, #2
 8001808:	d9ab      	bls.n	8001762 <__huansic_jy62_decode_accel+0x12>
	}
}
 800180a:	bf00      	nop
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	bd90      	pop	{r4, r7, pc}
 8001814:	f3af 8000 	nop.w
 8001818:	9999999a 	.word	0x9999999a
 800181c:	40239999 	.word	0x40239999
 8001820:	40e00000 	.word	0x40e00000

08001824 <__huansic_jy62_decode_omega>:

static inline void __huansic_jy62_decode_omega(JY62_HandleTypeDef *himu, uint8_t location) {
 8001824:	b590      	push	{r4, r7, lr}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	70fb      	strb	r3, [r7, #3]
	int16_t temp;
	uint8_t i;
	for (i = 0; i < 3; i++) {
 8001830:	2300      	movs	r3, #0
 8001832:	73fb      	strb	r3, [r7, #15]
 8001834:	e03e      	b.n	80018b4 <__huansic_jy62_decode_omega+0x90>
		temp = himu->buffer[2 + 2 * i + location * 11];
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	3301      	adds	r3, #1
 800183a:	0059      	lsls	r1, r3, #1
 800183c:	78fa      	ldrb	r2, [r7, #3]
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	4413      	add	r3, r2
 8001848:	440b      	add	r3, r1
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001852:	81bb      	strh	r3, [r7, #12]
		temp <<= 8;
 8001854:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	81bb      	strh	r3, [r7, #12]
		temp |= himu->buffer[3 + 2 * i + location * 11];
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	1cd9      	adds	r1, r3, #3
 8001862:	78fa      	ldrb	r2, [r7, #3]
 8001864:	4613      	mov	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4413      	add	r3, r2
 800186e:	440b      	add	r3, r1
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001878:	b21a      	sxth	r2, r3
 800187a:	89bb      	ldrh	r3, [r7, #12]
 800187c:	4313      	orrs	r3, r2
 800187e:	81bb      	strh	r3, [r7, #12]
		himu->accel[i] = (float) temp * 2000 / 32768;
 8001880:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fa57 	bl	8000d38 <__aeabi_i2f>
 800188a:	4603      	mov	r3, r0
 800188c:	490d      	ldr	r1, [pc, #52]	; (80018c4 <__huansic_jy62_decode_omega+0xa0>)
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff faa6 	bl	8000de0 <__aeabi_fmul>
 8001894:	4603      	mov	r3, r0
 8001896:	7bfc      	ldrb	r4, [r7, #15]
 8001898:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fb53 	bl	8000f48 <__aeabi_fdiv>
 80018a2:	4603      	mov	r3, r0
 80018a4:	4619      	mov	r1, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	1ca2      	adds	r2, r4, #2
 80018aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < 3; i++) {
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	3301      	adds	r3, #1
 80018b2:	73fb      	strb	r3, [r7, #15]
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d9bd      	bls.n	8001836 <__huansic_jy62_decode_omega+0x12>
	}
}
 80018ba:	bf00      	nop
 80018bc:	bf00      	nop
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd90      	pop	{r4, r7, pc}
 80018c4:	44fa0000 	.word	0x44fa0000

080018c8 <__huansic_jy62_decode_theta>:

static inline void __huansic_jy62_decode_theta(JY62_HandleTypeDef *himu, uint8_t location) {
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	460b      	mov	r3, r1
 80018d2:	70fb      	strb	r3, [r7, #3]
	int16_t temp;
	uint8_t i;
	for (i = 0; i < 3; i++) {
 80018d4:	2300      	movs	r3, #0
 80018d6:	73fb      	strb	r3, [r7, #15]
 80018d8:	e03e      	b.n	8001958 <__huansic_jy62_decode_theta+0x90>
		temp = himu->buffer[2 + 2 * i + location * 11];
 80018da:	7bfb      	ldrb	r3, [r7, #15]
 80018dc:	3301      	adds	r3, #1
 80018de:	0059      	lsls	r1, r3, #1
 80018e0:	78fa      	ldrb	r2, [r7, #3]
 80018e2:	4613      	mov	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	4413      	add	r3, r2
 80018ec:	440b      	add	r3, r1
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	4413      	add	r3, r2
 80018f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80018f6:	81bb      	strh	r3, [r7, #12]
		temp <<= 8;
 80018f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80018fc:	021b      	lsls	r3, r3, #8
 80018fe:	81bb      	strh	r3, [r7, #12]
		temp |= himu->buffer[3 + 2 * i + location * 11];
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	1cd9      	adds	r1, r3, #3
 8001906:	78fa      	ldrb	r2, [r7, #3]
 8001908:	4613      	mov	r3, r2
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	4413      	add	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	440b      	add	r3, r1
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	4413      	add	r3, r2
 8001918:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800191c:	b21a      	sxth	r2, r3
 800191e:	89bb      	ldrh	r3, [r7, #12]
 8001920:	4313      	orrs	r3, r2
 8001922:	81bb      	strh	r3, [r7, #12]
		himu->accel[i] = (float) temp * 180 / 32768;
 8001924:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff fa05 	bl	8000d38 <__aeabi_i2f>
 800192e:	4603      	mov	r3, r0
 8001930:	490d      	ldr	r1, [pc, #52]	; (8001968 <__huansic_jy62_decode_theta+0xa0>)
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fa54 	bl	8000de0 <__aeabi_fmul>
 8001938:	4603      	mov	r3, r0
 800193a:	7bfc      	ldrb	r4, [r7, #15]
 800193c:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff fb01 	bl	8000f48 <__aeabi_fdiv>
 8001946:	4603      	mov	r3, r0
 8001948:	4619      	mov	r1, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	1ca2      	adds	r2, r4, #2
 800194e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < 3; i++) {
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	3301      	adds	r3, #1
 8001956:	73fb      	strb	r3, [r7, #15]
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	2b02      	cmp	r3, #2
 800195c:	d9bd      	bls.n	80018da <__huansic_jy62_decode_theta+0x12>
	}
}
 800195e:	bf00      	nop
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	bd90      	pop	{r4, r7, pc}
 8001968:	43340000 	.word	0x43340000
 800196c:	00000000 	.word	0x00000000

08001970 <__huansic_jy62_decode_temp>:

static inline void __huansic_jy62_decode_temp(JY62_HandleTypeDef *himu, uint8_t location) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	70fb      	strb	r3, [r7, #3]
	int16_t temp;

	temp = himu->buffer[8 + location * 11];
 800197c:	78fa      	ldrb	r2, [r7, #3]
 800197e:	4613      	mov	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4413      	add	r3, r2
 8001988:	3308      	adds	r3, #8
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001992:	81fb      	strh	r3, [r7, #14]
	temp <<= 8;
 8001994:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001998:	021b      	lsls	r3, r3, #8
 800199a:	81fb      	strh	r3, [r7, #14]
	temp |= himu->buffer[9 + location * 11];
 800199c:	78fa      	ldrb	r2, [r7, #3]
 800199e:	4613      	mov	r3, r2
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	4413      	add	r3, r2
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	4413      	add	r3, r2
 80019a8:	3309      	adds	r3, #9
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80019b2:	b21a      	sxth	r2, r3
 80019b4:	89fb      	ldrh	r3, [r7, #14]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	81fb      	strh	r3, [r7, #14]
	himu->temperature = (float) temp / 340 + 36.53;
 80019ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff f9ba 	bl	8000d38 <__aeabi_i2f>
 80019c4:	4603      	mov	r3, r0
 80019c6:	4910      	ldr	r1, [pc, #64]	; (8001a08 <__huansic_jy62_decode_temp+0x98>)
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fabd 	bl	8000f48 <__aeabi_fdiv>
 80019ce:	4603      	mov	r3, r0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fd8d 	bl	80004f0 <__aeabi_f2d>
 80019d6:	a30a      	add	r3, pc, #40	; (adr r3, 8001a00 <__huansic_jy62_decode_temp+0x90>)
 80019d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019dc:	f7fe fc2a 	bl	8000234 <__adddf3>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4610      	mov	r0, r2
 80019e6:	4619      	mov	r1, r3
 80019e8:	f7ff f89c 	bl	8000b24 <__aeabi_d2f>
 80019ec:	4602      	mov	r2, r0
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	f3af 8000 	nop.w
 8001a00:	0a3d70a4 	.word	0x0a3d70a4
 8001a04:	404243d7 	.word	0x404243d7
 8001a08:	43aa0000 	.word	0x43aa0000

08001a0c <custom_order_free_fault>:

__weak void custom_path_free_fault(Path *ptr) {

}

__weak void custom_order_free_fault(Order *ptr) {
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]

}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr
	...

08001a20 <huansic_order_new>:
		orderBuffers[i].id = -1;
	for (i = 0; i < 5; i++)
		delivering[i] = &orderBuffers[i];		// give it some default value
}

Order* huansic_order_new(int8_t id) {
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
	if (id == -1)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a32:	d101      	bne.n	8001a38 <huansic_order_new+0x18>
		return 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	e046      	b.n	8001ac6 <huansic_order_new+0xa6>

	uint8_t i;

	// find duplicates
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 8001a38:	2300      	movs	r3, #0
 8001a3a:	73fb      	strb	r3, [r7, #15]
 8001a3c:	e017      	b.n	8001a6e <huansic_order_new+0x4e>
		if (orderBuffers[i].id == id)
 8001a3e:	7bfa      	ldrb	r2, [r7, #15]
 8001a40:	4923      	ldr	r1, [pc, #140]	; (8001ad0 <huansic_order_new+0xb0>)
 8001a42:	4613      	mov	r3, r2
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	4413      	add	r3, r2
 8001a48:	00db      	lsls	r3, r3, #3
 8001a4a:	440b      	add	r3, r1
 8001a4c:	3310      	adds	r3, #16
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d107      	bne.n	8001a68 <huansic_order_new+0x48>
			return &orderBuffers[i];
 8001a58:	7bfa      	ldrb	r2, [r7, #15]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	4a1b      	ldr	r2, [pc, #108]	; (8001ad0 <huansic_order_new+0xb0>)
 8001a64:	4413      	add	r3, r2
 8001a66:	e02e      	b.n	8001ac6 <huansic_order_new+0xa6>
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	73fb      	strb	r3, [r7, #15]
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
 8001a70:	2b3b      	cmp	r3, #59	; 0x3b
 8001a72:	d9e4      	bls.n	8001a3e <huansic_order_new+0x1e>
	}

	// find spares
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 8001a74:	2300      	movs	r3, #0
 8001a76:	73fb      	strb	r3, [r7, #15]
 8001a78:	e021      	b.n	8001abe <huansic_order_new+0x9e>
		if (orderBuffers[i].id == -1) {
 8001a7a:	7bfa      	ldrb	r2, [r7, #15]
 8001a7c:	4914      	ldr	r1, [pc, #80]	; (8001ad0 <huansic_order_new+0xb0>)
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	440b      	add	r3, r1
 8001a88:	3310      	adds	r3, #16
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a90:	d112      	bne.n	8001ab8 <huansic_order_new+0x98>
			orderBuffers[i].id = id;
 8001a92:	7bfa      	ldrb	r2, [r7, #15]
 8001a94:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001a98:	480d      	ldr	r0, [pc, #52]	; (8001ad0 <huansic_order_new+0xb0>)
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4413      	add	r3, r2
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	4403      	add	r3, r0
 8001aa4:	3310      	adds	r3, #16
 8001aa6:	6019      	str	r1, [r3, #0]
			return &orderBuffers[i];
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	4413      	add	r3, r2
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4a07      	ldr	r2, [pc, #28]	; (8001ad0 <huansic_order_new+0xb0>)
 8001ab4:	4413      	add	r3, r2
 8001ab6:	e006      	b.n	8001ac6 <huansic_order_new+0xa6>
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	3301      	adds	r3, #1
 8001abc:	73fb      	strb	r3, [r7, #15]
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	2b3b      	cmp	r3, #59	; 0x3b
 8001ac2:	d9da      	bls.n	8001a7a <huansic_order_new+0x5a>
		}
	}

	return 0;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	20000090 	.word	0x20000090

08001ad4 <huansic_order_delete>:

void huansic_order_delete(Order *ptr) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	if (ptr->id == -1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae4:	d103      	bne.n	8001aee <huansic_order_delete+0x1a>
		custom_order_free_fault(ptr);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff ff90 	bl	8001a0c <custom_order_free_fault>
	else
		ptr->id = -1;		// simple as is
}
 8001aec:	e003      	b.n	8001af6 <huansic_order_delete+0x22>
		ptr->id = -1;		// simple as is
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	611a      	str	r2, [r3, #16]
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <huansic_motor_init>:
 *      Author: Zonghuan Wu
 */

#include "huansic_motorlib.h"

void huansic_motor_init(Motor_HandleTypeDef *hmotor) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	// checking some stuff
	assert(hmotor->counter);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d105      	bne.n	8001b1c <huansic_motor_init+0x1c>
 8001b10:	4b55      	ldr	r3, [pc, #340]	; (8001c68 <huansic_motor_init+0x168>)
 8001b12:	4a56      	ldr	r2, [pc, #344]	; (8001c6c <huansic_motor_init+0x16c>)
 8001b14:	210c      	movs	r1, #12
 8001b16:	4856      	ldr	r0, [pc, #344]	; (8001c70 <huansic_motor_init+0x170>)
 8001b18:	f005 fe6a 	bl	80077f0 <__assert_func>
	assert(hmotor->posTimer);	// the negative channel CAN be NULL
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d105      	bne.n	8001b30 <huansic_motor_init+0x30>
 8001b24:	4b53      	ldr	r3, [pc, #332]	; (8001c74 <huansic_motor_init+0x174>)
 8001b26:	4a51      	ldr	r2, [pc, #324]	; (8001c6c <huansic_motor_init+0x16c>)
 8001b28:	210d      	movs	r1, #13
 8001b2a:	4851      	ldr	r0, [pc, #324]	; (8001c70 <huansic_motor_init+0x170>)
 8001b2c:	f005 fe60 	bl	80077f0 <__assert_func>
	assert(hmotor->dt);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a1b      	ldr	r3, [r3, #32]
 8001b34:	f04f 0100 	mov.w	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff fae5 	bl	8001108 <__aeabi_fcmpeq>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d005      	beq.n	8001b50 <huansic_motor_init+0x50>
 8001b44:	4b4c      	ldr	r3, [pc, #304]	; (8001c78 <huansic_motor_init+0x178>)
 8001b46:	4a49      	ldr	r2, [pc, #292]	; (8001c6c <huansic_motor_init+0x16c>)
 8001b48:	210e      	movs	r1, #14
 8001b4a:	4849      	ldr	r0, [pc, #292]	; (8001c70 <huansic_motor_init+0x170>)
 8001b4c:	f005 fe50 	bl	80077f0 <__assert_func>

	// initialize
	hmotor->lastTick = 0;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	849a      	strh	r2, [r3, #36]	; 0x24
	hmotor->lastError = 0;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f04f 0200 	mov.w	r2, #0
 8001b5c:	629a      	str	r2, [r3, #40]	; 0x28
	hmotor->lastSpeed = 0;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	62da      	str	r2, [r3, #44]	; 0x2c
	hmotor->last5Speed = 0;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f04f 0200 	mov.w	r2, #0
 8001b6c:	631a      	str	r2, [r3, #48]	; 0x30
	hmotor->sumError = 0;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	635a      	str	r2, [r3, #52]	; 0x34
	hmotor->goalSpeed = 0;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	639a      	str	r2, [r3, #56]	; 0x38
	hmotor->counter->Instance->CNT = 0;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2200      	movs	r2, #0
 8001b86:	625a      	str	r2, [r3, #36]	; 0x24

	// shut down the motor for now

	if (hmotor->pos_channel == TIM_CHANNEL_1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d105      	bne.n	8001b9c <huansic_motor_init+0x9c>
		hmotor->posTimer->Instance->CCR1 = 0;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2200      	movs	r2, #0
 8001b98:	635a      	str	r2, [r3, #52]	; 0x34
 8001b9a:	e01c      	b.n	8001bd6 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_2)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	2b04      	cmp	r3, #4
 8001ba2:	d105      	bne.n	8001bb0 <huansic_motor_init+0xb0>
		hmotor->posTimer->Instance->CCR2 = 0;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2200      	movs	r2, #0
 8001bac:	639a      	str	r2, [r3, #56]	; 0x38
 8001bae:	e012      	b.n	8001bd6 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_3)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	2b08      	cmp	r3, #8
 8001bb6:	d105      	bne.n	8001bc4 <huansic_motor_init+0xc4>
		hmotor->posTimer->Instance->CCR3 = 0;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	63da      	str	r2, [r3, #60]	; 0x3c
 8001bc2:	e008      	b.n	8001bd6 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_4)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	2b0c      	cmp	r3, #12
 8001bca:	d104      	bne.n	8001bd6 <huansic_motor_init+0xd6>
		hmotor->posTimer->Instance->CCR4 = 0;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	641a      	str	r2, [r3, #64]	; 0x40
	else
		;

	if (hmotor->negTimer) {
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d026      	beq.n	8001c2c <huansic_motor_init+0x12c>
		if (hmotor->neg_channel == TIM_CHANNEL_1)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d105      	bne.n	8001bf2 <huansic_motor_init+0xf2>
			hmotor->negTimer->Instance->CCR1 = 0;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2200      	movs	r2, #0
 8001bee:	635a      	str	r2, [r3, #52]	; 0x34
 8001bf0:	e01c      	b.n	8001c2c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_2)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d105      	bne.n	8001c06 <huansic_motor_init+0x106>
			hmotor->negTimer->Instance->CCR2 = 0;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2200      	movs	r2, #0
 8001c02:	639a      	str	r2, [r3, #56]	; 0x38
 8001c04:	e012      	b.n	8001c2c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_3)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	691b      	ldr	r3, [r3, #16]
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d105      	bne.n	8001c1a <huansic_motor_init+0x11a>
			hmotor->negTimer->Instance->CCR3 = 0;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2200      	movs	r2, #0
 8001c16:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c18:	e008      	b.n	8001c2c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	2b0c      	cmp	r3, #12
 8001c20:	d104      	bne.n	8001c2c <huansic_motor_init+0x12c>
			hmotor->negTimer->Instance->CCR4 = 0;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	641a      	str	r2, [r3, #64]	; 0x40
		else
			;
	}
	// and start the counter and timer
	HAL_TIM_Encoder_Start(hmotor->counter, TIM_CHANNEL_ALL);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	213c      	movs	r1, #60	; 0x3c
 8001c32:	4618      	mov	r0, r3
 8001c34:	f004 f856 	bl	8005ce4 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(hmotor->posTimer, hmotor->pos_channel);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	4619      	mov	r1, r3
 8001c42:	4610      	mov	r0, r2
 8001c44:	f003 fef2 	bl	8005a2c <HAL_TIM_PWM_Start>
	if (hmotor->negTimer)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d007      	beq.n	8001c60 <huansic_motor_init+0x160>
		HAL_TIM_PWM_Start(hmotor->negTimer, hmotor->neg_channel);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	f003 fee6 	bl	8005a2c <HAL_TIM_PWM_Start>
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	08009928 	.word	0x08009928
 8001c6c:	08009990 	.word	0x08009990
 8001c70:	08009938 	.word	0x08009938
 8001c74:	08009958 	.word	0x08009958
 8001c78:	0800996c 	.word	0x0800996c

08001c7c <huansic_motor_pid>:

void huansic_motor_pid(Motor_HandleTypeDef *hmotor) {
 8001c7c:	b590      	push	{r4, r7, lr}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
	int16_t diffTick = (0x0FFFF & hmotor->counter->Instance->CNT) - hmotor->lastTick;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	82fb      	strh	r3, [r7, #22]

	hmotor->lastTick = hmotor->counter->Instance->CNT;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	849a      	strh	r2, [r3, #36]	; 0x24

	hmotor->lastSpeed = (float) diffTick / hmotor->dt;
 8001ca6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f844 	bl	8000d38 <__aeabi_i2f>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a1b      	ldr	r3, [r3, #32]
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4610      	mov	r0, r2
 8001cba:	f7ff f945 	bl	8000f48 <__aeabi_fdiv>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	62da      	str	r2, [r3, #44]	; 0x2c
	//hmotor->last5Speed = (4.0 * hmotor->last5Speed + hmotor->lastSpeed) / 5.0;

	// Derivative
	float dError = hmotor->lastError - (hmotor->goalSpeed - hmotor->lastSpeed);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	f7fe ff79 	bl	8000bcc <__aeabi_fsub>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4620      	mov	r0, r4
 8001ce0:	f7fe ff74 	bl	8000bcc <__aeabi_fsub>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	613b      	str	r3, [r7, #16]

	// Proportional
	hmotor->lastError = hmotor->goalSpeed - hmotor->lastSpeed;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	f7fe ff6a 	bl	8000bcc <__aeabi_fsub>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	629a      	str	r2, [r3, #40]	; 0x28

	// Integral
	hmotor->sumError += hmotor->lastError;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	f7fe ff60 	bl	8000bd0 <__addsf3>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	635a      	str	r2, [r3, #52]	; 0x34

	// calculate and constrain the duty cycle
	float foutput = hmotor->kp * hmotor->lastError + hmotor->ki * hmotor->sumError
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	695a      	ldr	r2, [r3, #20]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d20:	4619      	mov	r1, r3
 8001d22:	4610      	mov	r0, r2
 8001d24:	f7ff f85c 	bl	8000de0 <__aeabi_fmul>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	461c      	mov	r4, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	699a      	ldr	r2, [r3, #24]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d34:	4619      	mov	r1, r3
 8001d36:	4610      	mov	r0, r2
 8001d38:	f7ff f852 	bl	8000de0 <__aeabi_fmul>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4620      	mov	r0, r4
 8001d42:	f7fe ff45 	bl	8000bd0 <__addsf3>
 8001d46:	4603      	mov	r3, r0
 8001d48:	461c      	mov	r4, r3
			+ hmotor->kd * dError;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	6939      	ldr	r1, [r7, #16]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff f845 	bl	8000de0 <__aeabi_fmul>
 8001d56:	4603      	mov	r3, r0
	float foutput = hmotor->kp * hmotor->lastError + hmotor->ki * hmotor->sumError
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4620      	mov	r0, r4
 8001d5c:	f7fe ff38 	bl	8000bd0 <__addsf3>
 8001d60:	4603      	mov	r3, r0
 8001d62:	60fb      	str	r3, [r7, #12]
	foutput = foutput > 1.0 ? 1.0 : (foutput < -1.0 ? -1.0 : foutput);
 8001d64:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001d68:	68f8      	ldr	r0, [r7, #12]
 8001d6a:	f7ff f9f5 	bl	8001158 <__aeabi_fcmpgt>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d002      	beq.n	8001d7a <huansic_motor_pid+0xfe>
 8001d74:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001d78:	e009      	b.n	8001d8e <huansic_motor_pid+0x112>
 8001d7a:	4954      	ldr	r1, [pc, #336]	; (8001ecc <huansic_motor_pid+0x250>)
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	f7ff f9cd 	bl	800111c <__aeabi_fcmplt>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <huansic_motor_pid+0x110>
 8001d88:	4b50      	ldr	r3, [pc, #320]	; (8001ecc <huansic_motor_pid+0x250>)
 8001d8a:	e000      	b.n	8001d8e <huansic_motor_pid+0x112>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	60fb      	str	r3, [r7, #12]

	// output to the timers
	uint16_t posoutput = foutput > 0 ? roundf(fabsf(foutput) * hmotor->posTimer->Instance->ARR) : 0;
 8001d90:	f04f 0100 	mov.w	r1, #0
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f7ff f9df 	bl	8001158 <__aeabi_fcmpgt>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d019      	beq.n	8001dd4 <huansic_motor_pid+0x158>
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7fe ffbe 	bl	8000d30 <__aeabi_ui2f>
 8001db4:	4603      	mov	r3, r0
 8001db6:	4619      	mov	r1, r3
 8001db8:	4620      	mov	r0, r4
 8001dba:	f7ff f811 	bl	8000de0 <__aeabi_fmul>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f006 fdcf 	bl	8008964 <roundf>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff f9cf 	bl	800116c <__aeabi_f2uiz>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	e000      	b.n	8001dd6 <huansic_motor_pid+0x15a>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	817b      	strh	r3, [r7, #10]
	uint16_t negoutput = foutput < 0 ? roundf(fabsf(foutput) * hmotor->negTimer->Instance->ARR) : 0;
 8001dd8:	f04f 0100 	mov.w	r1, #0
 8001ddc:	68f8      	ldr	r0, [r7, #12]
 8001dde:	f7ff f99d 	bl	800111c <__aeabi_fcmplt>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d019      	beq.n	8001e1c <huansic_motor_pid+0x1a0>
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7fe ff9a 	bl	8000d30 <__aeabi_ui2f>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4620      	mov	r0, r4
 8001e02:	f7fe ffed 	bl	8000de0 <__aeabi_fmul>
 8001e06:	4603      	mov	r3, r0
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f006 fdab 	bl	8008964 <roundf>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff f9ab 	bl	800116c <__aeabi_f2uiz>
 8001e16:	4603      	mov	r3, r0
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	e000      	b.n	8001e1e <huansic_motor_pid+0x1a2>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	813b      	strh	r3, [r7, #8]

	if (hmotor->pos_channel == TIM_CHANNEL_1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <huansic_motor_pid+0x1b8>
		hmotor->posTimer->Instance->CCR1 = posoutput;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	897a      	ldrh	r2, [r7, #10]
 8001e30:	635a      	str	r2, [r3, #52]	; 0x34
 8001e32:	e01c      	b.n	8001e6e <huansic_motor_pid+0x1f2>
	else if (hmotor->pos_channel == TIM_CHANNEL_2)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d105      	bne.n	8001e48 <huansic_motor_pid+0x1cc>
		hmotor->posTimer->Instance->CCR2 = posoutput;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	897a      	ldrh	r2, [r7, #10]
 8001e44:	639a      	str	r2, [r3, #56]	; 0x38
 8001e46:	e012      	b.n	8001e6e <huansic_motor_pid+0x1f2>
	else if (hmotor->pos_channel == TIM_CHANNEL_3)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d105      	bne.n	8001e5c <huansic_motor_pid+0x1e0>
		hmotor->posTimer->Instance->CCR3 = posoutput;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	897a      	ldrh	r2, [r7, #10]
 8001e58:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e5a:	e008      	b.n	8001e6e <huansic_motor_pid+0x1f2>
	else if (hmotor->pos_channel == TIM_CHANNEL_4)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	2b0c      	cmp	r3, #12
 8001e62:	d104      	bne.n	8001e6e <huansic_motor_pid+0x1f2>
		hmotor->posTimer->Instance->CCR4 = posoutput;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	897a      	ldrh	r2, [r7, #10]
 8001e6c:	641a      	str	r2, [r3, #64]	; 0x40
	else
		;

	if (hmotor->negTimer) {
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d026      	beq.n	8001ec4 <huansic_motor_pid+0x248>
		if (hmotor->neg_channel == TIM_CHANNEL_1)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d105      	bne.n	8001e8a <huansic_motor_pid+0x20e>
			hmotor->negTimer->Instance->CCR1 = negoutput;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	893a      	ldrh	r2, [r7, #8]
 8001e86:	635a      	str	r2, [r3, #52]	; 0x34
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
			hmotor->negTimer->Instance->CCR4 = negoutput;
		else
			;
	}
}
 8001e88:	e01c      	b.n	8001ec4 <huansic_motor_pid+0x248>
		else if (hmotor->neg_channel == TIM_CHANNEL_2)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2b04      	cmp	r3, #4
 8001e90:	d105      	bne.n	8001e9e <huansic_motor_pid+0x222>
			hmotor->negTimer->Instance->CCR2 = negoutput;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	893a      	ldrh	r2, [r7, #8]
 8001e9a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001e9c:	e012      	b.n	8001ec4 <huansic_motor_pid+0x248>
		else if (hmotor->neg_channel == TIM_CHANNEL_3)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d105      	bne.n	8001eb2 <huansic_motor_pid+0x236>
			hmotor->negTimer->Instance->CCR3 = negoutput;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	893a      	ldrh	r2, [r7, #8]
 8001eae:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001eb0:	e008      	b.n	8001ec4 <huansic_motor_pid+0x248>
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	2b0c      	cmp	r3, #12
 8001eb8:	d104      	bne.n	8001ec4 <huansic_motor_pid+0x248>
			hmotor->negTimer->Instance->CCR4 = negoutput;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	893a      	ldrh	r2, [r7, #8]
 8001ec2:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001ec4:	bf00      	nop
 8001ec6:	371c      	adds	r7, #28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd90      	pop	{r4, r7, pc}
 8001ecc:	bf800000 	.word	0xbf800000

08001ed0 <custom_order_new_failed>:
extern float myCharge;				// current charge returned by Master

// interchange information 1
extern uint32_t gameStageTimeLeft;		// in ms

__weak void custom_order_new_failed(uint8_t id) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]

}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr

08001ee4 <huansic_xb_init>:

void huansic_xb_init(XB_HandleTypeDef *hxb) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	hxb->nextPackageLength = 6;		// header length
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2206      	movs	r2, #6
 8001ef0:	725a      	strb	r2, [r3, #9]
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6818      	ldr	r0, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f103 010a 	add.w	r1, r3, #10
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	7a5b      	ldrb	r3, [r3, #9]
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	461a      	mov	r2, r3
 8001f04:	f004 fef2 	bl	8006cec <HAL_UART_Receive_DMA>
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <huansic_xb_decodeHeader>:

uint8_t huansic_xb_decodeHeader(XB_HandleTypeDef *hxb) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	// checksum
	if (hxb->buffer[5]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	7bda      	ldrb	r2, [r3, #15]
			!= (hxb->buffer[0] ^ hxb->buffer[1] ^ hxb->buffer[2] ^ hxb->buffer[3] ^ hxb->buffer[4]))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	7a99      	ldrb	r1, [r3, #10]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	7adb      	ldrb	r3, [r3, #11]
 8001f24:	404b      	eors	r3, r1
 8001f26:	b2d9      	uxtb	r1, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	7b1b      	ldrb	r3, [r3, #12]
 8001f2c:	404b      	eors	r3, r1
 8001f2e:	b2d9      	uxtb	r1, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	7b5b      	ldrb	r3, [r3, #13]
 8001f34:	404b      	eors	r3, r1
 8001f36:	b2d9      	uxtb	r1, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	7b9b      	ldrb	r3, [r3, #14]
 8001f3c:	404b      	eors	r3, r1
 8001f3e:	b2db      	uxtb	r3, r3
	if (hxb->buffer[5]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d001      	beq.n	8001f48 <huansic_xb_decodeHeader+0x38>
		return 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	e01d      	b.n	8001f84 <huansic_xb_decodeHeader+0x74>

	// get and check packet ID
	if (hxb->buffer[0] != 0x01 && hxb->buffer[0] != 0x05)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	7a9b      	ldrb	r3, [r3, #10]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d005      	beq.n	8001f5c <huansic_xb_decodeHeader+0x4c>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7a9b      	ldrb	r3, [r3, #10]
 8001f54:	2b05      	cmp	r3, #5
 8001f56:	d001      	beq.n	8001f5c <huansic_xb_decodeHeader+0x4c>
		return 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	e013      	b.n	8001f84 <huansic_xb_decodeHeader+0x74>
	hxb->nextPackageID = hxb->buffer[0];
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	7a9a      	ldrb	r2, [r3, #10]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	721a      	strb	r2, [r3, #8]

	// read next package length
	hxb->nextPackageLength = hxb->buffer[4]; // the length shall not be longer than 255 (the max possible is 225)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	7b9a      	ldrb	r2, [r3, #14]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	725a      	strb	r2, [r3, #9]

	// set up next DMA
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6818      	ldr	r0, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f103 010a 	add.w	r1, r3, #10
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	7a5b      	ldrb	r3, [r3, #9]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	f004 feb5 	bl	8006cec <HAL_UART_Receive_DMA>
	return 1;
 8001f82:	2301      	movs	r3, #1
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <huansic_xb_decodeBody>:

void huansic_xb_decodeBody(XB_HandleTypeDef *hxb) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	uint8_t listLength = 0, i, j, index = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	76fb      	strb	r3, [r7, #27]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	777b      	strb	r3, [r7, #29]
	uint32_t temp;
	if (hxb->nextPackageID == 0x01) {		// game information
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	7a1b      	ldrb	r3, [r3, #8]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	f040 816d 	bne.w	8002280 <huansic_xb_decodeBody+0x2f4>
		/* game stage */
		gameStage = hxb->buffer[index++];
 8001fa6:	7f7b      	ldrb	r3, [r7, #29]
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	777a      	strb	r2, [r7, #29]
 8001fac:	461a      	mov	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	7a9a      	ldrb	r2, [r3, #10]
 8001fb4:	4b8c      	ldr	r3, [pc, #560]	; (80021e8 <huansic_xb_decodeBody+0x25c>)
 8001fb6:	701a      	strb	r2, [r3, #0]

		/* barrier list */
		// listLength = hxb->buffer[index];		// the length is fixed to 5
		index++;
 8001fb8:	7f7b      	ldrb	r3, [r7, #29]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	777b      	strb	r3, [r7, #29]
		for (i = 0; i < 5; i++) {
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	77fb      	strb	r3, [r7, #31]
 8001fc2:	e075      	b.n	80020b0 <huansic_xb_decodeBody+0x124>
			index += 2;
 8001fc4:	7f7b      	ldrb	r3, [r7, #29]
 8001fc6:	3302      	adds	r3, #2
 8001fc8:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord1.x = (uint16_t) hxb->buffer[index++] << 8;
 8001fca:	7f7b      	ldrb	r3, [r7, #29]
 8001fcc:	1c5a      	adds	r2, r3, #1
 8001fce:	777a      	strb	r2, [r7, #29]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	7a9b      	ldrb	r3, [r3, #10]
 8001fd8:	021a      	lsls	r2, r3, #8
 8001fda:	7ffb      	ldrb	r3, [r7, #31]
 8001fdc:	b211      	sxth	r1, r2
 8001fde:	4a83      	ldr	r2, [pc, #524]	; (80021ec <huansic_xb_decodeBody+0x260>)
 8001fe0:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			obstacles[i].coord1.x = hxb->buffer[index++];
 8001fe4:	7f7b      	ldrb	r3, [r7, #29]
 8001fe6:	1c5a      	adds	r2, r3, #1
 8001fe8:	777a      	strb	r2, [r7, #29]
 8001fea:	461a      	mov	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4413      	add	r3, r2
 8001ff0:	7a9a      	ldrb	r2, [r3, #10]
 8001ff2:	7ffb      	ldrb	r3, [r7, #31]
 8001ff4:	b211      	sxth	r1, r2
 8001ff6:	4a7d      	ldr	r2, [pc, #500]	; (80021ec <huansic_xb_decodeBody+0x260>)
 8001ff8:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			index += 2;
 8001ffc:	7f7b      	ldrb	r3, [r7, #29]
 8001ffe:	3302      	adds	r3, #2
 8002000:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord1.y = (uint16_t) hxb->buffer[index++] << 8;
 8002002:	7f7b      	ldrb	r3, [r7, #29]
 8002004:	1c5a      	adds	r2, r3, #1
 8002006:	777a      	strb	r2, [r7, #29]
 8002008:	461a      	mov	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4413      	add	r3, r2
 800200e:	7a9b      	ldrb	r3, [r3, #10]
 8002010:	021a      	lsls	r2, r3, #8
 8002012:	7ffb      	ldrb	r3, [r7, #31]
 8002014:	b211      	sxth	r1, r2
 8002016:	4a75      	ldr	r2, [pc, #468]	; (80021ec <huansic_xb_decodeBody+0x260>)
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	4413      	add	r3, r2
 800201c:	460a      	mov	r2, r1
 800201e:	805a      	strh	r2, [r3, #2]
			obstacles[i].coord1.y = hxb->buffer[index];
 8002020:	7f7b      	ldrb	r3, [r7, #29]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	7a9a      	ldrb	r2, [r3, #10]
 8002028:	7ffb      	ldrb	r3, [r7, #31]
 800202a:	b211      	sxth	r1, r2
 800202c:	4a6f      	ldr	r2, [pc, #444]	; (80021ec <huansic_xb_decodeBody+0x260>)
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	4413      	add	r3, r2
 8002032:	460a      	mov	r2, r1
 8002034:	805a      	strh	r2, [r3, #2]
			index += 2;
 8002036:	7f7b      	ldrb	r3, [r7, #29]
 8002038:	3302      	adds	r3, #2
 800203a:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord2.x = (uint16_t) hxb->buffer[index++] << 8;
 800203c:	7f7b      	ldrb	r3, [r7, #29]
 800203e:	1c5a      	adds	r2, r3, #1
 8002040:	777a      	strb	r2, [r7, #29]
 8002042:	461a      	mov	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4413      	add	r3, r2
 8002048:	7a9b      	ldrb	r3, [r3, #10]
 800204a:	021a      	lsls	r2, r3, #8
 800204c:	7ffb      	ldrb	r3, [r7, #31]
 800204e:	b211      	sxth	r1, r2
 8002050:	4a66      	ldr	r2, [pc, #408]	; (80021ec <huansic_xb_decodeBody+0x260>)
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	4413      	add	r3, r2
 8002056:	460a      	mov	r2, r1
 8002058:	809a      	strh	r2, [r3, #4]
			obstacles[i].coord2.x = hxb->buffer[index];
 800205a:	7f7b      	ldrb	r3, [r7, #29]
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	4413      	add	r3, r2
 8002060:	7a9a      	ldrb	r2, [r3, #10]
 8002062:	7ffb      	ldrb	r3, [r7, #31]
 8002064:	b211      	sxth	r1, r2
 8002066:	4a61      	ldr	r2, [pc, #388]	; (80021ec <huansic_xb_decodeBody+0x260>)
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	4413      	add	r3, r2
 800206c:	460a      	mov	r2, r1
 800206e:	809a      	strh	r2, [r3, #4]
			index += 2;
 8002070:	7f7b      	ldrb	r3, [r7, #29]
 8002072:	3302      	adds	r3, #2
 8002074:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord2.y = (uint16_t) hxb->buffer[index++] << 8;
 8002076:	7f7b      	ldrb	r3, [r7, #29]
 8002078:	1c5a      	adds	r2, r3, #1
 800207a:	777a      	strb	r2, [r7, #29]
 800207c:	461a      	mov	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	7a9b      	ldrb	r3, [r3, #10]
 8002084:	021a      	lsls	r2, r3, #8
 8002086:	7ffb      	ldrb	r3, [r7, #31]
 8002088:	b211      	sxth	r1, r2
 800208a:	4a58      	ldr	r2, [pc, #352]	; (80021ec <huansic_xb_decodeBody+0x260>)
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	4413      	add	r3, r2
 8002090:	460a      	mov	r2, r1
 8002092:	80da      	strh	r2, [r3, #6]
			obstacles[i].coord2.y = hxb->buffer[index];
 8002094:	7f7b      	ldrb	r3, [r7, #29]
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	4413      	add	r3, r2
 800209a:	7a9a      	ldrb	r2, [r3, #10]
 800209c:	7ffb      	ldrb	r3, [r7, #31]
 800209e:	b211      	sxth	r1, r2
 80020a0:	4a52      	ldr	r2, [pc, #328]	; (80021ec <huansic_xb_decodeBody+0x260>)
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4413      	add	r3, r2
 80020a6:	460a      	mov	r2, r1
 80020a8:	80da      	strh	r2, [r3, #6]
		for (i = 0; i < 5; i++) {
 80020aa:	7ffb      	ldrb	r3, [r7, #31]
 80020ac:	3301      	adds	r3, #1
 80020ae:	77fb      	strb	r3, [r7, #31]
 80020b0:	7ffb      	ldrb	r3, [r7, #31]
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	d986      	bls.n	8001fc4 <huansic_xb_decodeBody+0x38>
		}

		/* total time of this round */
		index++;
 80020b6:	7f7b      	ldrb	r3, [r7, #29]
 80020b8:	3301      	adds	r3, #1
 80020ba:	777b      	strb	r3, [r7, #29]
		gameStageTimeLimit = hxb->buffer[index++];
 80020bc:	7f7b      	ldrb	r3, [r7, #29]
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	777a      	strb	r2, [r7, #29]
 80020c2:	461a      	mov	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4413      	add	r3, r2
 80020c8:	7a9b      	ldrb	r3, [r3, #10]
 80020ca:	461a      	mov	r2, r3
 80020cc:	4b48      	ldr	r3, [pc, #288]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 80020ce:	601a      	str	r2, [r3, #0]
		gameStageTimeLimit <<= 8;
 80020d0:	4b47      	ldr	r3, [pc, #284]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	021b      	lsls	r3, r3, #8
 80020d6:	4a46      	ldr	r2, [pc, #280]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 80020d8:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 80020da:	7f7b      	ldrb	r3, [r7, #29]
 80020dc:	1c5a      	adds	r2, r3, #1
 80020de:	777a      	strb	r2, [r7, #29]
 80020e0:	461a      	mov	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	7a9b      	ldrb	r3, [r3, #10]
 80020e8:	461a      	mov	r2, r3
 80020ea:	4b41      	ldr	r3, [pc, #260]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	4a3f      	ldr	r2, [pc, #252]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 80020f2:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit <<= 8;
 80020f4:	4b3e      	ldr	r3, [pc, #248]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	021b      	lsls	r3, r3, #8
 80020fa:	4a3d      	ldr	r2, [pc, #244]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 80020fc:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 80020fe:	7f7b      	ldrb	r3, [r7, #29]
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	777a      	strb	r2, [r7, #29]
 8002104:	461a      	mov	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	7a9b      	ldrb	r3, [r3, #10]
 800210c:	461a      	mov	r2, r3
 800210e:	4b38      	ldr	r3, [pc, #224]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4313      	orrs	r3, r2
 8002114:	4a36      	ldr	r2, [pc, #216]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 8002116:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit <<= 8;
 8002118:	4b35      	ldr	r3, [pc, #212]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	021b      	lsls	r3, r3, #8
 800211e:	4a34      	ldr	r2, [pc, #208]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 8002120:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 8002122:	7f7b      	ldrb	r3, [r7, #29]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	777a      	strb	r2, [r7, #29]
 8002128:	461a      	mov	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4413      	add	r3, r2
 800212e:	7a9b      	ldrb	r3, [r3, #10]
 8002130:	461a      	mov	r2, r3
 8002132:	4b2f      	ldr	r3, [pc, #188]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	4a2d      	ldr	r2, [pc, #180]	; (80021f0 <huansic_xb_decodeBody+0x264>)
 800213a:	6013      	str	r3, [r2, #0]

		/* ally beacons */
		listLength = hxb->buffer[index];
 800213c:	7f7b      	ldrb	r3, [r7, #29]
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	7a9b      	ldrb	r3, [r3, #10]
 8002144:	76fb      	strb	r3, [r7, #27]
		for (i = 0; i < listLength; i++) {
 8002146:	2300      	movs	r3, #0
 8002148:	77fb      	strb	r3, [r7, #31]
 800214a:	e03e      	b.n	80021ca <huansic_xb_decodeBody+0x23e>
			index += 2;
 800214c:	7f7b      	ldrb	r3, [r7, #29]
 800214e:	3302      	adds	r3, #2
 8002150:	777b      	strb	r3, [r7, #29]
			allyBeacons[i].x = (uint16_t) hxb->buffer[index++] << 8;
 8002152:	7f7b      	ldrb	r3, [r7, #29]
 8002154:	1c5a      	adds	r2, r3, #1
 8002156:	777a      	strb	r2, [r7, #29]
 8002158:	461a      	mov	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	7a9b      	ldrb	r3, [r3, #10]
 8002160:	021a      	lsls	r2, r3, #8
 8002162:	7ffb      	ldrb	r3, [r7, #31]
 8002164:	b211      	sxth	r1, r2
 8002166:	4a23      	ldr	r2, [pc, #140]	; (80021f4 <huansic_xb_decodeBody+0x268>)
 8002168:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			allyBeacons[i].x = hxb->buffer[index++];
 800216c:	7f7b      	ldrb	r3, [r7, #29]
 800216e:	1c5a      	adds	r2, r3, #1
 8002170:	777a      	strb	r2, [r7, #29]
 8002172:	461a      	mov	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4413      	add	r3, r2
 8002178:	7a9a      	ldrb	r2, [r3, #10]
 800217a:	7ffb      	ldrb	r3, [r7, #31]
 800217c:	b211      	sxth	r1, r2
 800217e:	4a1d      	ldr	r2, [pc, #116]	; (80021f4 <huansic_xb_decodeBody+0x268>)
 8002180:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			index += 2;
 8002184:	7f7b      	ldrb	r3, [r7, #29]
 8002186:	3302      	adds	r3, #2
 8002188:	777b      	strb	r3, [r7, #29]
			allyBeacons[i].y = (uint16_t) hxb->buffer[index++] << 8;
 800218a:	7f7b      	ldrb	r3, [r7, #29]
 800218c:	1c5a      	adds	r2, r3, #1
 800218e:	777a      	strb	r2, [r7, #29]
 8002190:	461a      	mov	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4413      	add	r3, r2
 8002196:	7a9b      	ldrb	r3, [r3, #10]
 8002198:	021a      	lsls	r2, r3, #8
 800219a:	7ffb      	ldrb	r3, [r7, #31]
 800219c:	b211      	sxth	r1, r2
 800219e:	4a15      	ldr	r2, [pc, #84]	; (80021f4 <huansic_xb_decodeBody+0x268>)
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	460a      	mov	r2, r1
 80021a6:	805a      	strh	r2, [r3, #2]
			allyBeacons[i].y = hxb->buffer[index++];
 80021a8:	7f7b      	ldrb	r3, [r7, #29]
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	777a      	strb	r2, [r7, #29]
 80021ae:	461a      	mov	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4413      	add	r3, r2
 80021b4:	7a9a      	ldrb	r2, [r3, #10]
 80021b6:	7ffb      	ldrb	r3, [r7, #31]
 80021b8:	b211      	sxth	r1, r2
 80021ba:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <huansic_xb_decodeBody+0x268>)
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	460a      	mov	r2, r1
 80021c2:	805a      	strh	r2, [r3, #2]
		for (i = 0; i < listLength; i++) {
 80021c4:	7ffb      	ldrb	r3, [r7, #31]
 80021c6:	3301      	adds	r3, #1
 80021c8:	77fb      	strb	r3, [r7, #31]
 80021ca:	7ffa      	ldrb	r2, [r7, #31]
 80021cc:	7efb      	ldrb	r3, [r7, #27]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d3bc      	bcc.n	800214c <huansic_xb_decodeBody+0x1c0>
		}

		/* opponent beacons */
		index++;
 80021d2:	7f7b      	ldrb	r3, [r7, #29]
 80021d4:	3301      	adds	r3, #1
 80021d6:	777b      	strb	r3, [r7, #29]
		listLength = hxb->buffer[index];
 80021d8:	7f7b      	ldrb	r3, [r7, #29]
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	4413      	add	r3, r2
 80021de:	7a9b      	ldrb	r3, [r3, #10]
 80021e0:	76fb      	strb	r3, [r7, #27]
		for (i = 0; i < listLength; i++) {
 80021e2:	2300      	movs	r3, #0
 80021e4:	77fb      	strb	r3, [r7, #31]
 80021e6:	e046      	b.n	8002276 <huansic_xb_decodeBody+0x2ea>
 80021e8:	20000b60 	.word	0x20000b60
 80021ec:	20000b6c 	.word	0x20000b6c
 80021f0:	20000b64 	.word	0x20000b64
 80021f4:	20000b94 	.word	0x20000b94
			index += 2;
 80021f8:	7f7b      	ldrb	r3, [r7, #29]
 80021fa:	3302      	adds	r3, #2
 80021fc:	777b      	strb	r3, [r7, #29]
			oppoBeacons[i].x = (uint16_t) hxb->buffer[index++] << 8;
 80021fe:	7f7b      	ldrb	r3, [r7, #29]
 8002200:	1c5a      	adds	r2, r3, #1
 8002202:	777a      	strb	r2, [r7, #29]
 8002204:	461a      	mov	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4413      	add	r3, r2
 800220a:	7a9b      	ldrb	r3, [r3, #10]
 800220c:	021a      	lsls	r2, r3, #8
 800220e:	7ffb      	ldrb	r3, [r7, #31]
 8002210:	b211      	sxth	r1, r2
 8002212:	4a9f      	ldr	r2, [pc, #636]	; (8002490 <huansic_xb_decodeBody+0x504>)
 8002214:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			oppoBeacons[i].x = hxb->buffer[index++];
 8002218:	7f7b      	ldrb	r3, [r7, #29]
 800221a:	1c5a      	adds	r2, r3, #1
 800221c:	777a      	strb	r2, [r7, #29]
 800221e:	461a      	mov	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4413      	add	r3, r2
 8002224:	7a9a      	ldrb	r2, [r3, #10]
 8002226:	7ffb      	ldrb	r3, [r7, #31]
 8002228:	b211      	sxth	r1, r2
 800222a:	4a99      	ldr	r2, [pc, #612]	; (8002490 <huansic_xb_decodeBody+0x504>)
 800222c:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			index += 2;
 8002230:	7f7b      	ldrb	r3, [r7, #29]
 8002232:	3302      	adds	r3, #2
 8002234:	777b      	strb	r3, [r7, #29]
			oppoBeacons[i].y = (uint16_t) hxb->buffer[index++] << 8;
 8002236:	7f7b      	ldrb	r3, [r7, #29]
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	777a      	strb	r2, [r7, #29]
 800223c:	461a      	mov	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	7a9b      	ldrb	r3, [r3, #10]
 8002244:	021a      	lsls	r2, r3, #8
 8002246:	7ffb      	ldrb	r3, [r7, #31]
 8002248:	b211      	sxth	r1, r2
 800224a:	4a91      	ldr	r2, [pc, #580]	; (8002490 <huansic_xb_decodeBody+0x504>)
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	4413      	add	r3, r2
 8002250:	460a      	mov	r2, r1
 8002252:	805a      	strh	r2, [r3, #2]
			oppoBeacons[i].y = hxb->buffer[index++];
 8002254:	7f7b      	ldrb	r3, [r7, #29]
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	777a      	strb	r2, [r7, #29]
 800225a:	461a      	mov	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4413      	add	r3, r2
 8002260:	7a9a      	ldrb	r2, [r3, #10]
 8002262:	7ffb      	ldrb	r3, [r7, #31]
 8002264:	b211      	sxth	r1, r2
 8002266:	4a8a      	ldr	r2, [pc, #552]	; (8002490 <huansic_xb_decodeBody+0x504>)
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	460a      	mov	r2, r1
 800226e:	805a      	strh	r2, [r3, #2]
		for (i = 0; i < listLength; i++) {
 8002270:	7ffb      	ldrb	r3, [r7, #31]
 8002272:	3301      	adds	r3, #1
 8002274:	77fb      	strb	r3, [r7, #31]
 8002276:	7ffa      	ldrb	r2, [r7, #31]
 8002278:	7efb      	ldrb	r3, [r7, #27]
 800227a:	429a      	cmp	r2, r3
 800227c:	d3bc      	bcc.n	80021f8 <huansic_xb_decodeBody+0x26c>
 800227e:	e31a      	b.n	80028b6 <huansic_xb_decodeBody+0x92a>
		}
	} else if (hxb->nextPackageID == 0x05) {		// game status
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	7a1b      	ldrb	r3, [r3, #8]
 8002284:	2b05      	cmp	r3, #5
 8002286:	f040 8316 	bne.w	80028b6 <huansic_xb_decodeBody+0x92a>
		/* game status */
		gameStatus = hxb->buffer[index++];
 800228a:	7f7b      	ldrb	r3, [r7, #29]
 800228c:	1c5a      	adds	r2, r3, #1
 800228e:	777a      	strb	r2, [r7, #29]
 8002290:	461a      	mov	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	7a9a      	ldrb	r2, [r3, #10]
 8002298:	4b7e      	ldr	r3, [pc, #504]	; (8002494 <huansic_xb_decodeBody+0x508>)
 800229a:	701a      	strb	r2, [r3, #0]

		/* time since round started */
		gameStageTimeSinceStart = hxb->buffer[index++];
 800229c:	7f7b      	ldrb	r3, [r7, #29]
 800229e:	1c5a      	adds	r2, r3, #1
 80022a0:	777a      	strb	r2, [r7, #29]
 80022a2:	461a      	mov	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4413      	add	r3, r2
 80022a8:	7a9b      	ldrb	r3, [r3, #10]
 80022aa:	461a      	mov	r2, r3
 80022ac:	4b7a      	ldr	r3, [pc, #488]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022ae:	601a      	str	r2, [r3, #0]
		gameStageTimeSinceStart <<= 8;
 80022b0:	4b79      	ldr	r3, [pc, #484]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	4a78      	ldr	r2, [pc, #480]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022b8:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 80022ba:	7f7b      	ldrb	r3, [r7, #29]
 80022bc:	1c5a      	adds	r2, r3, #1
 80022be:	777a      	strb	r2, [r7, #29]
 80022c0:	461a      	mov	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4413      	add	r3, r2
 80022c6:	7a9b      	ldrb	r3, [r3, #10]
 80022c8:	461a      	mov	r2, r3
 80022ca:	4b73      	ldr	r3, [pc, #460]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	4a71      	ldr	r2, [pc, #452]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022d2:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart <<= 8;
 80022d4:	4b70      	ldr	r3, [pc, #448]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	4a6f      	ldr	r2, [pc, #444]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022dc:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 80022de:	7f7b      	ldrb	r3, [r7, #29]
 80022e0:	1c5a      	adds	r2, r3, #1
 80022e2:	777a      	strb	r2, [r7, #29]
 80022e4:	461a      	mov	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	7a9b      	ldrb	r3, [r3, #10]
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b6a      	ldr	r3, [pc, #424]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	4a68      	ldr	r2, [pc, #416]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022f6:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart <<= 8;
 80022f8:	4b67      	ldr	r3, [pc, #412]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	4a66      	ldr	r2, [pc, #408]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 8002300:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 8002302:	7f7b      	ldrb	r3, [r7, #29]
 8002304:	1c5a      	adds	r2, r3, #1
 8002306:	777a      	strb	r2, [r7, #29]
 8002308:	461a      	mov	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4413      	add	r3, r2
 800230e:	7a9b      	ldrb	r3, [r3, #10]
 8002310:	461a      	mov	r2, r3
 8002312:	4b61      	ldr	r3, [pc, #388]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4313      	orrs	r3, r2
 8002318:	4a5f      	ldr	r2, [pc, #380]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 800231a:	6013      	str	r3, [r2, #0]
		gameStageTimeLeft = gameStageTimeLimit - gameStageTimeSinceStart;
 800231c:	4b5f      	ldr	r3, [pc, #380]	; (800249c <huansic_xb_decodeBody+0x510>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4b5d      	ldr	r3, [pc, #372]	; (8002498 <huansic_xb_decodeBody+0x50c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	4a5e      	ldr	r2, [pc, #376]	; (80024a0 <huansic_xb_decodeBody+0x514>)
 8002328:	6013      	str	r3, [r2, #0]

		/* fetch score */
		temp = hxb->buffer[index++];
 800232a:	7f7b      	ldrb	r3, [r7, #29]
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	777a      	strb	r2, [r7, #29]
 8002330:	461a      	mov	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	7a9b      	ldrb	r3, [r3, #10]
 8002338:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 8002340:	7f7b      	ldrb	r3, [r7, #29]
 8002342:	1c5a      	adds	r2, r3, #1
 8002344:	777a      	strb	r2, [r7, #29]
 8002346:	461a      	mov	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4413      	add	r3, r2
 800234c:	7a9b      	ldrb	r3, [r3, #10]
 800234e:	461a      	mov	r2, r3
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	4313      	orrs	r3, r2
 8002354:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 800235c:	7f7b      	ldrb	r3, [r7, #29]
 800235e:	1c5a      	adds	r2, r3, #1
 8002360:	777a      	strb	r2, [r7, #29]
 8002362:	461a      	mov	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4413      	add	r3, r2
 8002368:	7a9b      	ldrb	r3, [r3, #10]
 800236a:	461a      	mov	r2, r3
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 8002378:	7f7b      	ldrb	r3, [r7, #29]
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	777a      	strb	r2, [r7, #29]
 800237e:	461a      	mov	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4413      	add	r3, r2
 8002384:	7a9b      	ldrb	r3, [r3, #10]
 8002386:	461a      	mov	r2, r3
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	4313      	orrs	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
		myScore = *(float*) &temp;			// decode float from uint32
 800238e:	f107 0310 	add.w	r3, r7, #16
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a43      	ldr	r2, [pc, #268]	; (80024a4 <huansic_xb_decodeBody+0x518>)
 8002396:	6013      	str	r3, [r2, #0]

		/* my position */
		index += 2;
 8002398:	7f7b      	ldrb	r3, [r7, #29]
 800239a:	3302      	adds	r3, #2
 800239c:	777b      	strb	r3, [r7, #29]
		myCoord.x = (uint16_t) hxb->buffer[index++] << 8;
 800239e:	7f7b      	ldrb	r3, [r7, #29]
 80023a0:	1c5a      	adds	r2, r3, #1
 80023a2:	777a      	strb	r2, [r7, #29]
 80023a4:	461a      	mov	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	7a9b      	ldrb	r3, [r3, #10]
 80023ac:	021b      	lsls	r3, r3, #8
 80023ae:	b21a      	sxth	r2, r3
 80023b0:	4b3d      	ldr	r3, [pc, #244]	; (80024a8 <huansic_xb_decodeBody+0x51c>)
 80023b2:	801a      	strh	r2, [r3, #0]
		myCoord.x = hxb->buffer[index++];
 80023b4:	7f7b      	ldrb	r3, [r7, #29]
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	777a      	strb	r2, [r7, #29]
 80023ba:	461a      	mov	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4413      	add	r3, r2
 80023c0:	7a9b      	ldrb	r3, [r3, #10]
 80023c2:	b21a      	sxth	r2, r3
 80023c4:	4b38      	ldr	r3, [pc, #224]	; (80024a8 <huansic_xb_decodeBody+0x51c>)
 80023c6:	801a      	strh	r2, [r3, #0]
		index += 2;
 80023c8:	7f7b      	ldrb	r3, [r7, #29]
 80023ca:	3302      	adds	r3, #2
 80023cc:	777b      	strb	r3, [r7, #29]
		myCoord.y = (uint16_t) hxb->buffer[index++] << 8;
 80023ce:	7f7b      	ldrb	r3, [r7, #29]
 80023d0:	1c5a      	adds	r2, r3, #1
 80023d2:	777a      	strb	r2, [r7, #29]
 80023d4:	461a      	mov	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	7a9b      	ldrb	r3, [r3, #10]
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	b21a      	sxth	r2, r3
 80023e0:	4b31      	ldr	r3, [pc, #196]	; (80024a8 <huansic_xb_decodeBody+0x51c>)
 80023e2:	805a      	strh	r2, [r3, #2]
		myCoord.y = hxb->buffer[index++];
 80023e4:	7f7b      	ldrb	r3, [r7, #29]
 80023e6:	1c5a      	adds	r2, r3, #1
 80023e8:	777a      	strb	r2, [r7, #29]
 80023ea:	461a      	mov	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4413      	add	r3, r2
 80023f0:	7a9b      	ldrb	r3, [r3, #10]
 80023f2:	b21a      	sxth	r2, r3
 80023f4:	4b2c      	ldr	r3, [pc, #176]	; (80024a8 <huansic_xb_decodeBody+0x51c>)
 80023f6:	805a      	strh	r2, [r3, #2]

		/* fetch battery */
		temp = hxb->buffer[index++];
 80023f8:	7f7b      	ldrb	r3, [r7, #29]
 80023fa:	1c5a      	adds	r2, r3, #1
 80023fc:	777a      	strb	r2, [r7, #29]
 80023fe:	461a      	mov	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4413      	add	r3, r2
 8002404:	7a9b      	ldrb	r3, [r3, #10]
 8002406:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 800240e:	7f7b      	ldrb	r3, [r7, #29]
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	777a      	strb	r2, [r7, #29]
 8002414:	461a      	mov	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	7a9b      	ldrb	r3, [r3, #10]
 800241c:	461a      	mov	r2, r3
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	021b      	lsls	r3, r3, #8
 8002428:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 800242a:	7f7b      	ldrb	r3, [r7, #29]
 800242c:	1c5a      	adds	r2, r3, #1
 800242e:	777a      	strb	r2, [r7, #29]
 8002430:	461a      	mov	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	7a9b      	ldrb	r3, [r3, #10]
 8002438:	461a      	mov	r2, r3
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	021b      	lsls	r3, r3, #8
 8002444:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 8002446:	7f7b      	ldrb	r3, [r7, #29]
 8002448:	1c5a      	adds	r2, r3, #1
 800244a:	777a      	strb	r2, [r7, #29]
 800244c:	461a      	mov	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4413      	add	r3, r2
 8002452:	7a9b      	ldrb	r3, [r3, #10]
 8002454:	461a      	mov	r2, r3
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
		myCharge = *(float*) &temp;			// decode float from uint32
 800245c:	f107 0310 	add.w	r3, r7, #16
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a12      	ldr	r2, [pc, #72]	; (80024ac <huansic_xb_decodeBody+0x520>)
 8002464:	6013      	str	r3, [r2, #0]

		/* my orders */
		int8_t updatedOrder[] = { -1, -1, -1, -1, -1 };
 8002466:	4a12      	ldr	r2, [pc, #72]	; (80024b0 <huansic_xb_decodeBody+0x524>)
 8002468:	f107 0308 	add.w	r3, r7, #8
 800246c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002470:	6018      	str	r0, [r3, #0]
 8002472:	3304      	adds	r3, #4
 8002474:	7019      	strb	r1, [r3, #0]
		uint8_t updatedOrderIndex = 0;
 8002476:	2300      	movs	r3, #0
 8002478:	773b      	strb	r3, [r7, #28]
		Order *tempOrder;
		listLength = hxb->buffer[index++];
 800247a:	7f7b      	ldrb	r3, [r7, #29]
 800247c:	1c5a      	adds	r2, r3, #1
 800247e:	777a      	strb	r2, [r7, #29]
 8002480:	461a      	mov	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4413      	add	r3, r2
 8002486:	7a9b      	ldrb	r3, [r3, #10]
 8002488:	76fb      	strb	r3, [r7, #27]
		for (i = 0; i < listLength; i++) {
 800248a:	2300      	movs	r3, #0
 800248c:	77fb      	strb	r3, [r7, #31]
 800248e:	e0fd      	b.n	800268c <huansic_xb_decodeBody+0x700>
 8002490:	20000ba0 	.word	0x20000ba0
 8002494:	20000b61 	.word	0x20000b61
 8002498:	20000b68 	.word	0x20000b68
 800249c:	20000b64 	.word	0x20000b64
 80024a0:	20000bd0 	.word	0x20000bd0
 80024a4:	20000bc8 	.word	0x20000bc8
 80024a8:	20000bc0 	.word	0x20000bc0
 80024ac:	20000bcc 	.word	0x20000bcc
 80024b0:	08009978 	.word	0x08009978
			temp = hxb->buffer[index + 24];
 80024b4:	7f7b      	ldrb	r3, [r7, #29]
 80024b6:	3318      	adds	r3, #24
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	4413      	add	r3, r2
 80024bc:	7a9b      	ldrb	r3, [r3, #10]
 80024be:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	021b      	lsls	r3, r3, #8
 80024c4:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 25];
 80024c6:	7f7b      	ldrb	r3, [r7, #29]
 80024c8:	3319      	adds	r3, #25
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	7a9b      	ldrb	r3, [r3, #10]
 80024d0:	461a      	mov	r2, r3
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	021b      	lsls	r3, r3, #8
 80024dc:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 26];
 80024de:	7f7b      	ldrb	r3, [r7, #29]
 80024e0:	331a      	adds	r3, #26
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	4413      	add	r3, r2
 80024e6:	7a9b      	ldrb	r3, [r3, #10]
 80024e8:	461a      	mov	r2, r3
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	021b      	lsls	r3, r3, #8
 80024f4:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 27];
 80024f6:	7f7b      	ldrb	r3, [r7, #29]
 80024f8:	331b      	adds	r3, #27
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	4413      	add	r3, r2
 80024fe:	7a9b      	ldrb	r3, [r3, #10]
 8002500:	461a      	mov	r2, r3
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	4313      	orrs	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
			tempOrder = huansic_order_new(temp);
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	b25b      	sxtb	r3, r3
 800250c:	4618      	mov	r0, r3
 800250e:	f7ff fa87 	bl	8001a20 <huansic_order_new>
 8002512:	6178      	str	r0, [r7, #20]
			if (!tempOrder) {
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d108      	bne.n	800252c <huansic_xb_decodeBody+0x5a0>
				index += 28;
 800251a:	7f7b      	ldrb	r3, [r7, #29]
 800251c:	331c      	adds	r3, #28
 800251e:	777b      	strb	r3, [r7, #29]
				custom_order_new_failed(temp);
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	b2db      	uxtb	r3, r3
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff fcd3 	bl	8001ed0 <custom_order_new_failed>
				continue;
 800252a:	e0ac      	b.n	8002686 <huansic_xb_decodeBody+0x6fa>
			}
			// start coordinate
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 800252c:	7f7b      	ldrb	r3, [r7, #29]
 800252e:	3302      	adds	r3, #2
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	4413      	add	r3, r2
 8002534:	7a9b      	ldrb	r3, [r3, #10]
 8002536:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 3];
 8002538:	b21a      	sxth	r2, r3
 800253a:	7f7b      	ldrb	r3, [r7, #29]
 800253c:	3303      	adds	r3, #3
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	440b      	add	r3, r1
 8002542:	7a9b      	ldrb	r3, [r3, #10]
 8002544:	b21b      	sxth	r3, r3
 8002546:	4313      	orrs	r3, r2
 8002548:	b21a      	sxth	r2, r3
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	801a      	strh	r2, [r3, #0]
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 800254e:	7f7b      	ldrb	r3, [r7, #29]
 8002550:	3306      	adds	r3, #6
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	4413      	add	r3, r2
 8002556:	7a9b      	ldrb	r3, [r3, #10]
 8002558:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 7];
 800255a:	b21a      	sxth	r2, r3
 800255c:	7f7b      	ldrb	r3, [r7, #29]
 800255e:	3307      	adds	r3, #7
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	440b      	add	r3, r1
 8002564:	7a9b      	ldrb	r3, [r3, #10]
 8002566:	b21b      	sxth	r3, r3
 8002568:	4313      	orrs	r3, r2
 800256a:	b21a      	sxth	r2, r3
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	805a      	strh	r2, [r3, #2]
			// destination
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 8002570:	7f7b      	ldrb	r3, [r7, #29]
 8002572:	330a      	adds	r3, #10
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	4413      	add	r3, r2
 8002578:	7a9b      	ldrb	r3, [r3, #10]
 800257a:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 11];
 800257c:	b21a      	sxth	r2, r3
 800257e:	7f7b      	ldrb	r3, [r7, #29]
 8002580:	330b      	adds	r3, #11
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	440b      	add	r3, r1
 8002586:	7a9b      	ldrb	r3, [r3, #10]
 8002588:	b21b      	sxth	r3, r3
 800258a:	4313      	orrs	r3, r2
 800258c:	b21a      	sxth	r2, r3
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	809a      	strh	r2, [r3, #4]
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 8002592:	7f7b      	ldrb	r3, [r7, #29]
 8002594:	330e      	adds	r3, #14
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	7a9b      	ldrb	r3, [r3, #10]
 800259c:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 15];
 800259e:	b21a      	sxth	r2, r3
 80025a0:	7f7b      	ldrb	r3, [r7, #29]
 80025a2:	330f      	adds	r3, #15
 80025a4:	6879      	ldr	r1, [r7, #4]
 80025a6:	440b      	add	r3, r1
 80025a8:	7a9b      	ldrb	r3, [r3, #10]
 80025aa:	b21b      	sxth	r3, r3
 80025ac:	4313      	orrs	r3, r2
 80025ae:	b21a      	sxth	r2, r3
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	80da      	strh	r2, [r3, #6]
			// time limit
			temp = hxb->buffer[index + 16];
 80025b4:	7f7b      	ldrb	r3, [r7, #29]
 80025b6:	3310      	adds	r3, #16
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	4413      	add	r3, r2
 80025bc:	7a9b      	ldrb	r3, [r3, #10]
 80025be:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	021b      	lsls	r3, r3, #8
 80025c4:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 17];
 80025c6:	7f7b      	ldrb	r3, [r7, #29]
 80025c8:	3311      	adds	r3, #17
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	4413      	add	r3, r2
 80025ce:	7a9b      	ldrb	r3, [r3, #10]
 80025d0:	461a      	mov	r2, r3
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 18];
 80025de:	7f7b      	ldrb	r3, [r7, #29]
 80025e0:	3312      	adds	r3, #18
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	7a9b      	ldrb	r3, [r3, #10]
 80025e8:	461a      	mov	r2, r3
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	021b      	lsls	r3, r3, #8
 80025f4:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 19];
 80025f6:	7f7b      	ldrb	r3, [r7, #29]
 80025f8:	3313      	adds	r3, #19
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	4413      	add	r3, r2
 80025fe:	7a9b      	ldrb	r3, [r3, #10]
 8002600:	461a      	mov	r2, r3
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	4313      	orrs	r3, r2
 8002606:	613b      	str	r3, [r7, #16]
			tempOrder->timeLimit = temp;
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	609a      	str	r2, [r3, #8]
			// reward
			temp = hxb->buffer[index + 20];
 800260e:	7f7b      	ldrb	r3, [r7, #29]
 8002610:	3314      	adds	r3, #20
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	7a9b      	ldrb	r3, [r3, #10]
 8002618:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	021b      	lsls	r3, r3, #8
 800261e:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 21];
 8002620:	7f7b      	ldrb	r3, [r7, #29]
 8002622:	3315      	adds	r3, #21
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	4413      	add	r3, r2
 8002628:	7a9b      	ldrb	r3, [r3, #10]
 800262a:	461a      	mov	r2, r3
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	021b      	lsls	r3, r3, #8
 8002636:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 22];
 8002638:	7f7b      	ldrb	r3, [r7, #29]
 800263a:	3316      	adds	r3, #22
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	4413      	add	r3, r2
 8002640:	7a9b      	ldrb	r3, [r3, #10]
 8002642:	461a      	mov	r2, r3
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4313      	orrs	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	021b      	lsls	r3, r3, #8
 800264e:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 23];
 8002650:	7f7b      	ldrb	r3, [r7, #29]
 8002652:	3317      	adds	r3, #23
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	4413      	add	r3, r2
 8002658:	7a9b      	ldrb	r3, [r3, #10]
 800265a:	461a      	mov	r2, r3
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
			tempOrder->reward = *(float*) &temp;
 8002662:	f107 0310 	add.w	r3, r7, #16
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	615a      	str	r2, [r3, #20]
			// increment index and record id
			index += 28;
 800266c:	7f7b      	ldrb	r3, [r7, #29]
 800266e:	331c      	adds	r3, #28
 8002670:	777b      	strb	r3, [r7, #29]
			updatedOrder[updatedOrderIndex++] = tempOrder->id;
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	691a      	ldr	r2, [r3, #16]
 8002676:	7f3b      	ldrb	r3, [r7, #28]
 8002678:	1c59      	adds	r1, r3, #1
 800267a:	7739      	strb	r1, [r7, #28]
 800267c:	b252      	sxtb	r2, r2
 800267e:	3320      	adds	r3, #32
 8002680:	443b      	add	r3, r7
 8002682:	f803 2c18 	strb.w	r2, [r3, #-24]
		for (i = 0; i < listLength; i++) {
 8002686:	7ffb      	ldrb	r3, [r7, #31]
 8002688:	3301      	adds	r3, #1
 800268a:	77fb      	strb	r3, [r7, #31]
 800268c:	7ffa      	ldrb	r2, [r7, #31]
 800268e:	7efb      	ldrb	r3, [r7, #27]
 8002690:	429a      	cmp	r2, r3
 8002692:	f4ff af0f 	bcc.w	80024b4 <huansic_xb_decodeBody+0x528>
		}

		/* order management */
		for (i = 0; i < 5; i++)
 8002696:	2300      	movs	r3, #0
 8002698:	77fb      	strb	r3, [r7, #31]
 800269a:	e02d      	b.n	80026f8 <huansic_xb_decodeBody+0x76c>
			if (delivering[i]->id != -1) {
 800269c:	7ffb      	ldrb	r3, [r7, #31]
 800269e:	4a90      	ldr	r2, [pc, #576]	; (80028e0 <huansic_xb_decodeBody+0x954>)
 80026a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026aa:	d022      	beq.n	80026f2 <huansic_xb_decodeBody+0x766>
				for (j = 0; i < updatedOrderIndex; j++)
 80026ac:	2300      	movs	r3, #0
 80026ae:	77bb      	strb	r3, [r7, #30]
 80026b0:	e011      	b.n	80026d6 <huansic_xb_decodeBody+0x74a>
					if (delivering[i]->id == updatedOrder[j]) {		// pulled from remote
 80026b2:	7ffb      	ldrb	r3, [r7, #31]
 80026b4:	4a8a      	ldr	r2, [pc, #552]	; (80028e0 <huansic_xb_decodeBody+0x954>)
 80026b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	7fba      	ldrb	r2, [r7, #30]
 80026be:	3220      	adds	r2, #32
 80026c0:	443a      	add	r2, r7
 80026c2:	f912 2c18 	ldrsb.w	r2, [r2, #-24]
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d102      	bne.n	80026d0 <huansic_xb_decodeBody+0x744>
						j = 255;
 80026ca:	23ff      	movs	r3, #255	; 0xff
 80026cc:	77bb      	strb	r3, [r7, #30]
						break;
 80026ce:	e006      	b.n	80026de <huansic_xb_decodeBody+0x752>
				for (j = 0; i < updatedOrderIndex; j++)
 80026d0:	7fbb      	ldrb	r3, [r7, #30]
 80026d2:	3301      	adds	r3, #1
 80026d4:	77bb      	strb	r3, [r7, #30]
 80026d6:	7ffa      	ldrb	r2, [r7, #31]
 80026d8:	7f3b      	ldrb	r3, [r7, #28]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d3e9      	bcc.n	80026b2 <huansic_xb_decodeBody+0x726>
					}
				if (j != 255)
 80026de:	7fbb      	ldrb	r3, [r7, #30]
 80026e0:	2bff      	cmp	r3, #255	; 0xff
 80026e2:	d006      	beq.n	80026f2 <huansic_xb_decodeBody+0x766>
					huansic_order_delete(delivering[i]);// delete the order if the order is no longer in the delivery list
 80026e4:	7ffb      	ldrb	r3, [r7, #31]
 80026e6:	4a7e      	ldr	r2, [pc, #504]	; (80028e0 <huansic_xb_decodeBody+0x954>)
 80026e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff f9f1 	bl	8001ad4 <huansic_order_delete>
		for (i = 0; i < 5; i++)
 80026f2:	7ffb      	ldrb	r3, [r7, #31]
 80026f4:	3301      	adds	r3, #1
 80026f6:	77fb      	strb	r3, [r7, #31]
 80026f8:	7ffb      	ldrb	r3, [r7, #31]
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d9ce      	bls.n	800269c <huansic_xb_decodeBody+0x710>
			}

		/* record latest order */
		temp = hxb->buffer[index + 24];
 80026fe:	7f7b      	ldrb	r3, [r7, #29]
 8002700:	3318      	adds	r3, #24
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	4413      	add	r3, r2
 8002706:	7a9b      	ldrb	r3, [r3, #10]
 8002708:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	021b      	lsls	r3, r3, #8
 800270e:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index + 25];
 8002710:	7f7b      	ldrb	r3, [r7, #29]
 8002712:	3319      	adds	r3, #25
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	4413      	add	r3, r2
 8002718:	7a9b      	ldrb	r3, [r3, #10]
 800271a:	461a      	mov	r2, r3
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	4313      	orrs	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	021b      	lsls	r3, r3, #8
 8002726:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index + 26];
 8002728:	7f7b      	ldrb	r3, [r7, #29]
 800272a:	331a      	adds	r3, #26
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	4413      	add	r3, r2
 8002730:	7a9b      	ldrb	r3, [r3, #10]
 8002732:	461a      	mov	r2, r3
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	4313      	orrs	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index + 27];
 8002740:	7f7b      	ldrb	r3, [r7, #29]
 8002742:	331b      	adds	r3, #27
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	4413      	add	r3, r2
 8002748:	7a9b      	ldrb	r3, [r3, #10]
 800274a:	461a      	mov	r2, r3
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	4313      	orrs	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
		tempOrder = huansic_order_new(temp);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	b25b      	sxtb	r3, r3
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff f962 	bl	8001a20 <huansic_order_new>
 800275c:	6178      	str	r0, [r7, #20]
		if (!tempOrder) {
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d108      	bne.n	8002776 <huansic_xb_decodeBody+0x7ea>
			index += 28;
 8002764:	7f7b      	ldrb	r3, [r7, #29]
 8002766:	331c      	adds	r3, #28
 8002768:	777b      	strb	r3, [r7, #29]
			custom_order_new_failed(temp);
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	b2db      	uxtb	r3, r3
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff fbae 	bl	8001ed0 <custom_order_new_failed>
 8002774:	e09f      	b.n	80028b6 <huansic_xb_decodeBody+0x92a>
		} else {
			// start coordinate
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 8002776:	7f7b      	ldrb	r3, [r7, #29]
 8002778:	3302      	adds	r3, #2
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	4413      	add	r3, r2
 800277e:	7a9b      	ldrb	r3, [r3, #10]
 8002780:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 3];
 8002782:	b21a      	sxth	r2, r3
 8002784:	7f7b      	ldrb	r3, [r7, #29]
 8002786:	3303      	adds	r3, #3
 8002788:	6879      	ldr	r1, [r7, #4]
 800278a:	440b      	add	r3, r1
 800278c:	7a9b      	ldrb	r3, [r3, #10]
 800278e:	b21b      	sxth	r3, r3
 8002790:	4313      	orrs	r3, r2
 8002792:	b21a      	sxth	r2, r3
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	801a      	strh	r2, [r3, #0]
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 8002798:	7f7b      	ldrb	r3, [r7, #29]
 800279a:	3306      	adds	r3, #6
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	7a9b      	ldrb	r3, [r3, #10]
 80027a2:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 7];
 80027a4:	b21a      	sxth	r2, r3
 80027a6:	7f7b      	ldrb	r3, [r7, #29]
 80027a8:	3307      	adds	r3, #7
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	440b      	add	r3, r1
 80027ae:	7a9b      	ldrb	r3, [r3, #10]
 80027b0:	b21b      	sxth	r3, r3
 80027b2:	4313      	orrs	r3, r2
 80027b4:	b21a      	sxth	r2, r3
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	805a      	strh	r2, [r3, #2]
			// end coordinate
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 80027ba:	7f7b      	ldrb	r3, [r7, #29]
 80027bc:	330a      	adds	r3, #10
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	4413      	add	r3, r2
 80027c2:	7a9b      	ldrb	r3, [r3, #10]
 80027c4:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 11];
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	7f7b      	ldrb	r3, [r7, #29]
 80027ca:	330b      	adds	r3, #11
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	440b      	add	r3, r1
 80027d0:	7a9b      	ldrb	r3, [r3, #10]
 80027d2:	b21b      	sxth	r3, r3
 80027d4:	4313      	orrs	r3, r2
 80027d6:	b21a      	sxth	r2, r3
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	809a      	strh	r2, [r3, #4]
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 80027dc:	7f7b      	ldrb	r3, [r7, #29]
 80027de:	330e      	adds	r3, #14
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	4413      	add	r3, r2
 80027e4:	7a9b      	ldrb	r3, [r3, #10]
 80027e6:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 15];
 80027e8:	b21a      	sxth	r2, r3
 80027ea:	7f7b      	ldrb	r3, [r7, #29]
 80027ec:	330f      	adds	r3, #15
 80027ee:	6879      	ldr	r1, [r7, #4]
 80027f0:	440b      	add	r3, r1
 80027f2:	7a9b      	ldrb	r3, [r3, #10]
 80027f4:	b21b      	sxth	r3, r3
 80027f6:	4313      	orrs	r3, r2
 80027f8:	b21a      	sxth	r2, r3
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	80da      	strh	r2, [r3, #6]
			// time limit
			temp = hxb->buffer[index + 16];
 80027fe:	7f7b      	ldrb	r3, [r7, #29]
 8002800:	3310      	adds	r3, #16
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	7a9b      	ldrb	r3, [r3, #10]
 8002808:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	021b      	lsls	r3, r3, #8
 800280e:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 17];
 8002810:	7f7b      	ldrb	r3, [r7, #29]
 8002812:	3311      	adds	r3, #17
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	4413      	add	r3, r2
 8002818:	7a9b      	ldrb	r3, [r3, #10]
 800281a:	461a      	mov	r2, r3
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	021b      	lsls	r3, r3, #8
 8002826:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 18];
 8002828:	7f7b      	ldrb	r3, [r7, #29]
 800282a:	3312      	adds	r3, #18
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	4413      	add	r3, r2
 8002830:	7a9b      	ldrb	r3, [r3, #10]
 8002832:	461a      	mov	r2, r3
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	4313      	orrs	r3, r2
 8002838:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	021b      	lsls	r3, r3, #8
 800283e:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 19];
 8002840:	7f7b      	ldrb	r3, [r7, #29]
 8002842:	3313      	adds	r3, #19
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	4413      	add	r3, r2
 8002848:	7a9b      	ldrb	r3, [r3, #10]
 800284a:	461a      	mov	r2, r3
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	4313      	orrs	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
			tempOrder->timeLimit = temp;
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	609a      	str	r2, [r3, #8]
			// reward
			temp = hxb->buffer[index + 20];
 8002858:	7f7b      	ldrb	r3, [r7, #29]
 800285a:	3314      	adds	r3, #20
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	4413      	add	r3, r2
 8002860:	7a9b      	ldrb	r3, [r3, #10]
 8002862:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	021b      	lsls	r3, r3, #8
 8002868:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 21];
 800286a:	7f7b      	ldrb	r3, [r7, #29]
 800286c:	3315      	adds	r3, #21
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	7a9b      	ldrb	r3, [r3, #10]
 8002874:	461a      	mov	r2, r3
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	021b      	lsls	r3, r3, #8
 8002880:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 22];
 8002882:	7f7b      	ldrb	r3, [r7, #29]
 8002884:	3316      	adds	r3, #22
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	7a9b      	ldrb	r3, [r3, #10]
 800288c:	461a      	mov	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	4313      	orrs	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 23];
 800289a:	7f7b      	ldrb	r3, [r7, #29]
 800289c:	3317      	adds	r3, #23
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	4413      	add	r3, r2
 80028a2:	7a9b      	ldrb	r3, [r3, #10]
 80028a4:	461a      	mov	r2, r3
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
			tempOrder->reward = *(float*) &temp;
 80028ac:	f107 0310 	add.w	r3, r7, #16
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	615a      	str	r2, [r3, #20]
		}
	}

	// set up next DMA
	hxb->nextPackageLength = 6;		// header length
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2206      	movs	r2, #6
 80028ba:	725a      	strb	r2, [r3, #9]
	hxb->nextPackageID = 0x00;		// the next one is header
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	721a      	strb	r2, [r3, #8]
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6818      	ldr	r0, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f103 010a 	add.w	r1, r3, #10
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	7a5b      	ldrb	r3, [r3, #9]
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	461a      	mov	r2, r3
 80028d4:	f004 fa0a 	bl	8006cec <HAL_UART_Receive_DMA>
}
 80028d8:	bf00      	nop
 80028da:	3720      	adds	r7, #32
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20000bac 	.word	0x20000bac

080028e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80028ea:	f001 fa75 	bl	8003dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028ee:	f000 f89f 	bl	8002a30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028f2:	f000 fc99 	bl	8003228 <MX_GPIO_Init>
  MX_DMA_Init();
 80028f6:	f000 fc71 	bl	80031dc <MX_DMA_Init>
  MX_I2C1_Init();
 80028fa:	f000 f8df 	bl	8002abc <MX_I2C1_Init>
  MX_TIM1_Init();
 80028fe:	f000 f90b 	bl	8002b18 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002902:	f000 f9cd 	bl	8002ca0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002906:	f000 fa1f 	bl	8002d48 <MX_TIM3_Init>
  MX_TIM4_Init();
 800290a:	f000 fa71 	bl	8002df0 <MX_TIM4_Init>
  MX_TIM5_Init();
 800290e:	f000 fac3 	bl	8002e98 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002912:	f000 fb4b 	bl	8002fac <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8002916:	f000 fc0d 	bl	8003134 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800291a:	f000 fc35 	bl	8003188 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 800291e:	f000 fb0f 	bl	8002f40 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
    //Motor init
	HUAN_MOTOR1_Init();
 8002922:	f000 fcd7 	bl	80032d4 <HUAN_MOTOR1_Init>
	HUAN_MOTOR2_Init();
 8002926:	f000 fd05 	bl	8003334 <HUAN_MOTOR2_Init>
	HUAN_MOTOR3_Init();
 800292a:	f000 fd33 	bl	8003394 <HUAN_MOTOR3_Init>
	HUAN_MOTOR4_Init();
 800292e:	f000 fd61 	bl	80033f4 <HUAN_MOTOR4_Init>
	HUAN_IMU_Init();
 8002932:	f000 fd8f 	bl	8003454 <HUAN_IMU_Init>
	HUAN_ZIGBEE_Init();
 8002936:	f000 fd9b 	bl	8003470 <HUAN_ZIGBEE_Init>
	// tick per motor rev = 1080 (measured)
	// tick per rotor rev = 54 (calculated)
	// reduction ratio = 20 (given)

	//Set PID timer after data stables
	HAL_Delay(20);
 800293a:	2014      	movs	r0, #20
 800293c:	f001 faae 	bl	8003e9c <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim6);
 8002940:	4830      	ldr	r0, [pc, #192]	; (8002a04 <main+0x120>)
 8002942:	f002 ffbb 	bl	80058bc <HAL_TIM_Base_Start_IT>
	initangleZ = himu.theta[2];
 8002946:	4b30      	ldr	r3, [pc, #192]	; (8002a08 <main+0x124>)
 8002948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294a:	4a30      	ldr	r2, [pc, #192]	; (8002a0c <main+0x128>)
 800294c:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	myCoord.x = 0;
 800294e:	4b30      	ldr	r3, [pc, #192]	; (8002a10 <main+0x12c>)
 8002950:	2200      	movs	r2, #0
 8002952:	801a      	strh	r2, [r3, #0]
	myCoord.y = 0;
 8002954:	4b2e      	ldr	r3, [pc, #184]	; (8002a10 <main+0x12c>)
 8002956:	2200      	movs	r2, #0
 8002958:	805a      	strh	r2, [r3, #2]
	Coordinate goal;
	goal.x = 10;
 800295a:	230a      	movs	r3, #10
 800295c:	803b      	strh	r3, [r7, #0]
	goal.y = 0;
 800295e:	2300      	movs	r3, #0
 8002960:	807b      	strh	r3, [r7, #2]
	uint8_t isArrived = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	71fb      	strb	r3, [r7, #7]
    while (1) {

		HAL_Delay(1000);
 8002966:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800296a:	f001 fa97 	bl	8003e9c <HAL_Delay>
		chao_move_angle(180, 1000);
 800296e:	4929      	ldr	r1, [pc, #164]	; (8002a14 <main+0x130>)
 8002970:	4829      	ldr	r0, [pc, #164]	; (8002a18 <main+0x134>)
 8002972:	f7fe fc1d 	bl	80011b0 <chao_move_angle>

		HAL_Delay(1000);
 8002976:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800297a:	f001 fa8f 	bl	8003e9c <HAL_Delay>
		chao_move_angle(270, 1000);
 800297e:	4925      	ldr	r1, [pc, #148]	; (8002a14 <main+0x130>)
 8002980:	4826      	ldr	r0, [pc, #152]	; (8002a1c <main+0x138>)
 8002982:	f7fe fc15 	bl	80011b0 <chao_move_angle>

		HAL_Delay(1000);
 8002986:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800298a:	f001 fa87 	bl	8003e9c <HAL_Delay>
		chao_move_angle(0, 1000);
 800298e:	4921      	ldr	r1, [pc, #132]	; (8002a14 <main+0x130>)
 8002990:	f04f 0000 	mov.w	r0, #0
 8002994:	f7fe fc0c 	bl	80011b0 <chao_move_angle>

		HAL_Delay(1000);
 8002998:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800299c:	f001 fa7e 	bl	8003e9c <HAL_Delay>
		chao_move_angle(90, 1000);
 80029a0:	491c      	ldr	r1, [pc, #112]	; (8002a14 <main+0x130>)
 80029a2:	481f      	ldr	r0, [pc, #124]	; (8002a20 <main+0x13c>)
 80029a4:	f7fe fc04 	bl	80011b0 <chao_move_angle>

//    	isArrived = GotoDestination(goal); //暂时不用管，还没有调通
//    	if (isArrived == 1) break;

		while(!gameStatus){		// if the game is not running
 80029a8:	bf00      	nop
 80029aa:	4b1e      	ldr	r3, [pc, #120]	; (8002a24 <main+0x140>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10a      	bne.n	80029c8 <main+0xe4>
	    	LED1_ON;
 80029b2:	2201      	movs	r2, #1
 80029b4:	2101      	movs	r1, #1
 80029b6:	481c      	ldr	r0, [pc, #112]	; (8002a28 <main+0x144>)
 80029b8:	f002 f9b8 	bl	8004d2c <HAL_GPIO_WritePin>
			break;
 80029bc:	bf00      	nop
		}

		while (gameStage == 0) {		// pre-match
 80029be:	e003      	b.n	80029c8 <main+0xe4>
			if (!gameStatus)	// if the game stopped
 80029c0:	4b18      	ldr	r3, [pc, #96]	; (8002a24 <main+0x140>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d004      	beq.n	80029d2 <main+0xee>
		while (gameStage == 0) {		// pre-match
 80029c8:	4b18      	ldr	r3, [pc, #96]	; (8002a2c <main+0x148>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0f7      	beq.n	80029c0 <main+0xdc>
 80029d0:	e005      	b.n	80029de <main+0xfa>
				break;
 80029d2:	bf00      	nop
			// do some initialization

			// find angle offset
		}

		while (gameStage == 1){			// first-half
 80029d4:	e003      	b.n	80029de <main+0xfa>
			if (!gameStatus)	// if the game stopped
 80029d6:	4b13      	ldr	r3, [pc, #76]	; (8002a24 <main+0x140>)
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d004      	beq.n	80029e8 <main+0x104>
		while (gameStage == 1){			// first-half
 80029de:	4b13      	ldr	r3, [pc, #76]	; (8002a2c <main+0x148>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d0f7      	beq.n	80029d6 <main+0xf2>
 80029e6:	e005      	b.n	80029f4 <main+0x110>
				break;
 80029e8:	bf00      	nop

		}

		while (gameStage == 2){			// second-half
 80029ea:	e003      	b.n	80029f4 <main+0x110>
			if (!gameStatus)	// if the game stopped
 80029ec:	4b0d      	ldr	r3, [pc, #52]	; (8002a24 <main+0x140>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d004      	beq.n	80029fe <main+0x11a>
		while (gameStage == 2){			// second-half
 80029f4:	4b0d      	ldr	r3, [pc, #52]	; (8002a2c <main+0x148>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d0f7      	beq.n	80029ec <main+0x108>
 80029fc:	e7b3      	b.n	8002966 <main+0x82>
				break;
 80029fe:	bf00      	nop
		HAL_Delay(1000);
 8002a00:	e7b1      	b.n	8002966 <main+0x82>
 8002a02:	bf00      	nop
 8002a04:	200007ec 	.word	0x200007ec
 8002a08:	20000a7c 	.word	0x20000a7c
 8002a0c:	20000bc4 	.word	0x20000bc4
 8002a10:	20000bc0 	.word	0x20000bc0
 8002a14:	447a0000 	.word	0x447a0000
 8002a18:	43340000 	.word	0x43340000
 8002a1c:	43870000 	.word	0x43870000
 8002a20:	42b40000 	.word	0x42b40000
 8002a24:	20000b61 	.word	0x20000b61
 8002a28:	40010c00 	.word	0x40010c00
 8002a2c:	20000b60 	.word	0x20000b60

08002a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b090      	sub	sp, #64	; 0x40
 8002a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a36:	f107 0318 	add.w	r3, r7, #24
 8002a3a:	2228      	movs	r2, #40	; 0x28
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f004 ff30 	bl	80078a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a44:	1d3b      	adds	r3, r7, #4
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	609a      	str	r2, [r3, #8]
 8002a4e:	60da      	str	r2, [r3, #12]
 8002a50:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a52:	2301      	movs	r3, #1
 8002a54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a5a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a60:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a62:	2301      	movs	r3, #1
 8002a64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a66:	2302      	movs	r3, #2
 8002a68:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a70:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002a74:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a76:	f107 0318 	add.w	r3, r7, #24
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f002 fab2 	bl	8004fe4 <HAL_RCC_OscConfig>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8002a86:	f000 fd39 	bl	80034fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a8a:	230f      	movs	r3, #15
 8002a8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a8e:	2302      	movs	r3, #2
 8002a90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a9a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002aa0:	1d3b      	adds	r3, r7, #4
 8002aa2:	2102      	movs	r1, #2
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f002 fd1f 	bl	80054e8 <HAL_RCC_ClockConfig>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002ab0:	f000 fd24 	bl	80034fc <Error_Handler>
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	3740      	adds	r7, #64	; 0x40
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002ac2:	4a13      	ldr	r2, [pc, #76]	; (8002b10 <MX_I2C1_Init+0x54>)
 8002ac4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002ac6:	4b11      	ldr	r3, [pc, #68]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002ac8:	4a12      	ldr	r2, [pc, #72]	; (8002b14 <MX_I2C1_Init+0x58>)
 8002aca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002acc:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002ad2:	4b0e      	ldr	r3, [pc, #56]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002ada:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ade:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ae0:	4b0a      	ldr	r3, [pc, #40]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002ae6:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002aec:	4b07      	ldr	r3, [pc, #28]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002af2:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002af8:	4804      	ldr	r0, [pc, #16]	; (8002b0c <MX_I2C1_Init+0x50>)
 8002afa:	f002 f92f 	bl	8004d5c <HAL_I2C_Init>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002b04:	f000 fcfa 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b08:	bf00      	nop
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20000630 	.word	0x20000630
 8002b10:	40005400 	.word	0x40005400
 8002b14:	000186a0 	.word	0x000186a0

08002b18 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b096      	sub	sp, #88	; 0x58
 8002b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b1e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	605a      	str	r2, [r3, #4]
 8002b28:	609a      	str	r2, [r3, #8]
 8002b2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b2c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	605a      	str	r2, [r3, #4]
 8002b40:	609a      	str	r2, [r3, #8]
 8002b42:	60da      	str	r2, [r3, #12]
 8002b44:	611a      	str	r2, [r3, #16]
 8002b46:	615a      	str	r2, [r3, #20]
 8002b48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b4a:	1d3b      	adds	r3, r7, #4
 8002b4c:	2220      	movs	r2, #32
 8002b4e:	2100      	movs	r1, #0
 8002b50:	4618      	mov	r0, r3
 8002b52:	f004 fea7 	bl	80078a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b56:	4b50      	ldr	r3, [pc, #320]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b58:	4a50      	ldr	r2, [pc, #320]	; (8002c9c <MX_TIM1_Init+0x184>)
 8002b5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002b5c:	4b4e      	ldr	r3, [pc, #312]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b62:	4b4d      	ldr	r3, [pc, #308]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002b68:	4b4b      	ldr	r3, [pc, #300]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b6e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b70:	4b49      	ldr	r3, [pc, #292]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b76:	4b48      	ldr	r3, [pc, #288]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b7c:	4b46      	ldr	r3, [pc, #280]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b82:	4845      	ldr	r0, [pc, #276]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002b84:	f002 fe4a 	bl	800581c <HAL_TIM_Base_Init>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002b8e:	f000 fcb5 	bl	80034fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b96:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002b98:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	483e      	ldr	r0, [pc, #248]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002ba0:	f003 faf4 	bl	800618c <HAL_TIM_ConfigClockSource>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002baa:	f000 fca7 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002bae:	483a      	ldr	r0, [pc, #232]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002bb0:	f002 fee4 	bl	800597c <HAL_TIM_PWM_Init>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002bba:	f000 fc9f 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bc6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4832      	ldr	r0, [pc, #200]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002bce:	f003 feaf 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002bd8:	f000 fc90 	bl	80034fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bdc:	2360      	movs	r3, #96	; 0x60
 8002bde:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002be4:	2300      	movs	r3, #0
 8002be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002be8:	2300      	movs	r3, #0
 8002bea:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bec:	2300      	movs	r3, #0
 8002bee:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4825      	ldr	r0, [pc, #148]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002c02:	f003 fa05 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002c0c:	f000 fc76 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c14:	2204      	movs	r2, #4
 8002c16:	4619      	mov	r1, r3
 8002c18:	481f      	ldr	r0, [pc, #124]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002c1a:	f003 f9f9 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002c24:	f000 fc6a 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c2c:	2208      	movs	r2, #8
 8002c2e:	4619      	mov	r1, r3
 8002c30:	4819      	ldr	r0, [pc, #100]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002c32:	f003 f9ed 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002c3c:	f000 fc5e 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c44:	220c      	movs	r2, #12
 8002c46:	4619      	mov	r1, r3
 8002c48:	4813      	ldr	r0, [pc, #76]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002c4a:	f003 f9e1 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002c54:	f000 fc52 	bl	80034fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c60:	2300      	movs	r3, #0
 8002c62:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c70:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c72:	2300      	movs	r3, #0
 8002c74:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c76:	1d3b      	adds	r3, r7, #4
 8002c78:	4619      	mov	r1, r3
 8002c7a:	4807      	ldr	r0, [pc, #28]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002c7c:	f003 fec4 	bl	8006a08 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002c86:	f000 fc39 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002c8a:	4803      	ldr	r0, [pc, #12]	; (8002c98 <MX_TIM1_Init+0x180>)
 8002c8c:	f000 fdfc 	bl	8003888 <HAL_TIM_MspPostInit>

}
 8002c90:	bf00      	nop
 8002c92:	3758      	adds	r7, #88	; 0x58
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20000684 	.word	0x20000684
 8002c9c:	40012c00 	.word	0x40012c00

08002ca0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08c      	sub	sp, #48	; 0x30
 8002ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ca6:	f107 030c 	add.w	r3, r7, #12
 8002caa:	2224      	movs	r2, #36	; 0x24
 8002cac:	2100      	movs	r1, #0
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f004 fdf8 	bl	80078a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb4:	1d3b      	adds	r3, r7, #4
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cbc:	4b21      	ldr	r3, [pc, #132]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002cbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002cc4:	4b1f      	ldr	r3, [pc, #124]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cca:	4b1e      	ldr	r3, [pc, #120]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002cd0:	4b1c      	ldr	r3, [pc, #112]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002cd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cd6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd8:	4b1a      	ldr	r3, [pc, #104]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cde:	4b19      	ldr	r3, [pc, #100]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002cec:	2301      	movs	r3, #1
 8002cee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d00:	2300      	movs	r3, #0
 8002d02:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002d04:	2300      	movs	r3, #0
 8002d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002d08:	f107 030c 	add.w	r3, r7, #12
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	480d      	ldr	r0, [pc, #52]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002d10:	f002 ff46 	bl	8005ba0 <HAL_TIM_Encoder_Init>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002d1a:	f000 fbef 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d22:	2300      	movs	r3, #0
 8002d24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d26:	1d3b      	adds	r3, r7, #4
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4806      	ldr	r0, [pc, #24]	; (8002d44 <MX_TIM2_Init+0xa4>)
 8002d2c:	f003 fe00 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002d36:	f000 fbe1 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d3a:	bf00      	nop
 8002d3c:	3730      	adds	r7, #48	; 0x30
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	200006cc 	.word	0x200006cc

08002d48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b08c      	sub	sp, #48	; 0x30
 8002d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d4e:	f107 030c 	add.w	r3, r7, #12
 8002d52:	2224      	movs	r2, #36	; 0x24
 8002d54:	2100      	movs	r1, #0
 8002d56:	4618      	mov	r0, r3
 8002d58:	f004 fda4 	bl	80078a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d5c:	1d3b      	adds	r3, r7, #4
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d64:	4b20      	ldr	r3, [pc, #128]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002d66:	4a21      	ldr	r2, [pc, #132]	; (8002dec <MX_TIM3_Init+0xa4>)
 8002d68:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d6a:	4b1f      	ldr	r3, [pc, #124]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d70:	4b1d      	ldr	r3, [pc, #116]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d76:	4b1c      	ldr	r3, [pc, #112]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002d78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d7c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d7e:	4b1a      	ldr	r3, [pc, #104]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d84:	4b18      	ldr	r3, [pc, #96]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d92:	2301      	movs	r3, #1
 8002d94:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d96:	2300      	movs	r3, #0
 8002d98:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002da2:	2301      	movs	r3, #1
 8002da4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002da6:	2300      	movs	r3, #0
 8002da8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002dae:	f107 030c 	add.w	r3, r7, #12
 8002db2:	4619      	mov	r1, r3
 8002db4:	480c      	ldr	r0, [pc, #48]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002db6:	f002 fef3 	bl	8005ba0 <HAL_TIM_Encoder_Init>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002dc0:	f000 fb9c 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002dcc:	1d3b      	adds	r3, r7, #4
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4805      	ldr	r0, [pc, #20]	; (8002de8 <MX_TIM3_Init+0xa0>)
 8002dd2:	f003 fdad 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002ddc:	f000 fb8e 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002de0:	bf00      	nop
 8002de2:	3730      	adds	r7, #48	; 0x30
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	20000714 	.word	0x20000714
 8002dec:	40000400 	.word	0x40000400

08002df0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08c      	sub	sp, #48	; 0x30
 8002df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002df6:	f107 030c 	add.w	r3, r7, #12
 8002dfa:	2224      	movs	r2, #36	; 0x24
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f004 fd50 	bl	80078a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e04:	1d3b      	adds	r3, r7, #4
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e0c:	4b20      	ldr	r3, [pc, #128]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e0e:	4a21      	ldr	r2, [pc, #132]	; (8002e94 <MX_TIM4_Init+0xa4>)
 8002e10:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002e12:	4b1f      	ldr	r3, [pc, #124]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e18:	4b1d      	ldr	r3, [pc, #116]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e24:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e26:	4b1a      	ldr	r3, [pc, #104]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e2c:	4b18      	ldr	r3, [pc, #96]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002e32:	2301      	movs	r3, #1
 8002e34:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002e46:	2300      	movs	r3, #0
 8002e48:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002e56:	f107 030c 	add.w	r3, r7, #12
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	480c      	ldr	r0, [pc, #48]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e5e:	f002 fe9f 	bl	8005ba0 <HAL_TIM_Encoder_Init>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002e68:	f000 fb48 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e74:	1d3b      	adds	r3, r7, #4
 8002e76:	4619      	mov	r1, r3
 8002e78:	4805      	ldr	r0, [pc, #20]	; (8002e90 <MX_TIM4_Init+0xa0>)
 8002e7a:	f003 fd59 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002e84:	f000 fb3a 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002e88:	bf00      	nop
 8002e8a:	3730      	adds	r7, #48	; 0x30
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	2000075c 	.word	0x2000075c
 8002e94:	40000800 	.word	0x40000800

08002e98 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08c      	sub	sp, #48	; 0x30
 8002e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002e9e:	f107 030c 	add.w	r3, r7, #12
 8002ea2:	2224      	movs	r2, #36	; 0x24
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f004 fcfc 	bl	80078a4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eac:	1d3b      	adds	r3, r7, #4
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002eb4:	4b20      	ldr	r3, [pc, #128]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002eb6:	4a21      	ldr	r2, [pc, #132]	; (8002f3c <MX_TIM5_Init+0xa4>)
 8002eb8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002eba:	4b1f      	ldr	r3, [pc, #124]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ec0:	4b1d      	ldr	r3, [pc, #116]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002ec6:	4b1c      	ldr	r3, [pc, #112]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002ec8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ecc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ece:	4b1a      	ldr	r3, [pc, #104]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ed4:	4b18      	ldr	r3, [pc, #96]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002eda:	2301      	movs	r3, #1
 8002edc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002efe:	f107 030c 	add.w	r3, r7, #12
 8002f02:	4619      	mov	r1, r3
 8002f04:	480c      	ldr	r0, [pc, #48]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002f06:	f002 fe4b 	bl	8005ba0 <HAL_TIM_Encoder_Init>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002f10:	f000 faf4 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f14:	2300      	movs	r3, #0
 8002f16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002f1c:	1d3b      	adds	r3, r7, #4
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4805      	ldr	r0, [pc, #20]	; (8002f38 <MX_TIM5_Init+0xa0>)
 8002f22:	f003 fd05 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8002f2c:	f000 fae6 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002f30:	bf00      	nop
 8002f32:	3730      	adds	r7, #48	; 0x30
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	200007a4 	.word	0x200007a4
 8002f3c:	40000c00 	.word	0x40000c00

08002f40 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f46:	463b      	mov	r3, r7
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002f4e:	4b15      	ldr	r3, [pc, #84]	; (8002fa4 <MX_TIM6_Init+0x64>)
 8002f50:	4a15      	ldr	r2, [pc, #84]	; (8002fa8 <MX_TIM6_Init+0x68>)
 8002f52:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72 - 1;
 8002f54:	4b13      	ldr	r3, [pc, #76]	; (8002fa4 <MX_TIM6_Init+0x64>)
 8002f56:	2247      	movs	r2, #71	; 0x47
 8002f58:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f5a:	4b12      	ldr	r3, [pc, #72]	; (8002fa4 <MX_TIM6_Init+0x64>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50000;
 8002f60:	4b10      	ldr	r3, [pc, #64]	; (8002fa4 <MX_TIM6_Init+0x64>)
 8002f62:	f24c 3250 	movw	r2, #50000	; 0xc350
 8002f66:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f68:	4b0e      	ldr	r3, [pc, #56]	; (8002fa4 <MX_TIM6_Init+0x64>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002f6e:	480d      	ldr	r0, [pc, #52]	; (8002fa4 <MX_TIM6_Init+0x64>)
 8002f70:	f002 fc54 	bl	800581c <HAL_TIM_Base_Init>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002f7a:	f000 fabf 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002f86:	463b      	mov	r3, r7
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4806      	ldr	r0, [pc, #24]	; (8002fa4 <MX_TIM6_Init+0x64>)
 8002f8c:	f003 fcd0 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002f96:	f000 fab1 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002f9a:	bf00      	nop
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	200007ec 	.word	0x200007ec
 8002fa8:	40001000 	.word	0x40001000

08002fac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b096      	sub	sp, #88	; 0x58
 8002fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fb2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	605a      	str	r2, [r3, #4]
 8002fbc:	609a      	str	r2, [r3, #8]
 8002fbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fc0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fce:	2200      	movs	r2, #0
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	605a      	str	r2, [r3, #4]
 8002fd4:	609a      	str	r2, [r3, #8]
 8002fd6:	60da      	str	r2, [r3, #12]
 8002fd8:	611a      	str	r2, [r3, #16]
 8002fda:	615a      	str	r2, [r3, #20]
 8002fdc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fde:	1d3b      	adds	r3, r7, #4
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	2100      	movs	r1, #0
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f004 fc5d 	bl	80078a4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002fea:	4b50      	ldr	r3, [pc, #320]	; (800312c <MX_TIM8_Init+0x180>)
 8002fec:	4a50      	ldr	r2, [pc, #320]	; (8003130 <MX_TIM8_Init+0x184>)
 8002fee:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002ff0:	4b4e      	ldr	r3, [pc, #312]	; (800312c <MX_TIM8_Init+0x180>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ff6:	4b4d      	ldr	r3, [pc, #308]	; (800312c <MX_TIM8_Init+0x180>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002ffc:	4b4b      	ldr	r3, [pc, #300]	; (800312c <MX_TIM8_Init+0x180>)
 8002ffe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003002:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003004:	4b49      	ldr	r3, [pc, #292]	; (800312c <MX_TIM8_Init+0x180>)
 8003006:	2200      	movs	r2, #0
 8003008:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800300a:	4b48      	ldr	r3, [pc, #288]	; (800312c <MX_TIM8_Init+0x180>)
 800300c:	2200      	movs	r2, #0
 800300e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003010:	4b46      	ldr	r3, [pc, #280]	; (800312c <MX_TIM8_Init+0x180>)
 8003012:	2200      	movs	r2, #0
 8003014:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003016:	4845      	ldr	r0, [pc, #276]	; (800312c <MX_TIM8_Init+0x180>)
 8003018:	f002 fc00 	bl	800581c <HAL_TIM_Base_Init>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8003022:	f000 fa6b 	bl	80034fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003026:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800302a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800302c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003030:	4619      	mov	r1, r3
 8003032:	483e      	ldr	r0, [pc, #248]	; (800312c <MX_TIM8_Init+0x180>)
 8003034:	f003 f8aa 	bl	800618c <HAL_TIM_ConfigClockSource>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800303e:	f000 fa5d 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003042:	483a      	ldr	r0, [pc, #232]	; (800312c <MX_TIM8_Init+0x180>)
 8003044:	f002 fc9a 	bl	800597c <HAL_TIM_PWM_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800304e:	f000 fa55 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003052:	2300      	movs	r3, #0
 8003054:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003056:	2300      	movs	r3, #0
 8003058:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800305a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800305e:	4619      	mov	r1, r3
 8003060:	4832      	ldr	r0, [pc, #200]	; (800312c <MX_TIM8_Init+0x180>)
 8003062:	f003 fc65 	bl	8006930 <HAL_TIMEx_MasterConfigSynchronization>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800306c:	f000 fa46 	bl	80034fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003070:	2360      	movs	r3, #96	; 0x60
 8003072:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003074:	2300      	movs	r3, #0
 8003076:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003078:	2300      	movs	r3, #0
 800307a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800307c:	2300      	movs	r3, #0
 800307e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003080:	2300      	movs	r3, #0
 8003082:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003084:	2300      	movs	r3, #0
 8003086:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003088:	2300      	movs	r3, #0
 800308a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800308c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003090:	2200      	movs	r2, #0
 8003092:	4619      	mov	r1, r3
 8003094:	4825      	ldr	r0, [pc, #148]	; (800312c <MX_TIM8_Init+0x180>)
 8003096:	f002 ffbb 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80030a0:	f000 fa2c 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80030a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030a8:	2204      	movs	r2, #4
 80030aa:	4619      	mov	r1, r3
 80030ac:	481f      	ldr	r0, [pc, #124]	; (800312c <MX_TIM8_Init+0x180>)
 80030ae:	f002 ffaf 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80030b8:	f000 fa20 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80030bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c0:	2208      	movs	r2, #8
 80030c2:	4619      	mov	r1, r3
 80030c4:	4819      	ldr	r0, [pc, #100]	; (800312c <MX_TIM8_Init+0x180>)
 80030c6:	f002 ffa3 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80030d0:	f000 fa14 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80030d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030d8:	220c      	movs	r2, #12
 80030da:	4619      	mov	r1, r3
 80030dc:	4813      	ldr	r0, [pc, #76]	; (800312c <MX_TIM8_Init+0x180>)
 80030de:	f002 ff97 	bl	8006010 <HAL_TIM_PWM_ConfigChannel>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 80030e8:	f000 fa08 	bl	80034fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030ec:	2300      	movs	r3, #0
 80030ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80030f0:	2300      	movs	r3, #0
 80030f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80030f4:	2300      	movs	r3, #0
 80030f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003100:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003104:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003106:	2300      	movs	r3, #0
 8003108:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800310a:	1d3b      	adds	r3, r7, #4
 800310c:	4619      	mov	r1, r3
 800310e:	4807      	ldr	r0, [pc, #28]	; (800312c <MX_TIM8_Init+0x180>)
 8003110:	f003 fc7a 	bl	8006a08 <HAL_TIMEx_ConfigBreakDeadTime>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 800311a:	f000 f9ef 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800311e:	4803      	ldr	r0, [pc, #12]	; (800312c <MX_TIM8_Init+0x180>)
 8003120:	f000 fbb2 	bl	8003888 <HAL_TIM_MspPostInit>

}
 8003124:	bf00      	nop
 8003126:	3758      	adds	r7, #88	; 0x58
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000834 	.word	0x20000834
 8003130:	40013400 	.word	0x40013400

08003134 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003138:	4b11      	ldr	r3, [pc, #68]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800313a:	4a12      	ldr	r2, [pc, #72]	; (8003184 <MX_USART2_UART_Init+0x50>)
 800313c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800313e:	4b10      	ldr	r3, [pc, #64]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003140:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003144:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003146:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003148:	2200      	movs	r2, #0
 800314a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800314c:	4b0c      	ldr	r3, [pc, #48]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800314e:	2200      	movs	r2, #0
 8003150:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003152:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003154:	2200      	movs	r2, #0
 8003156:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003158:	4b09      	ldr	r3, [pc, #36]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800315a:	220c      	movs	r2, #12
 800315c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800315e:	4b08      	ldr	r3, [pc, #32]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003160:	2200      	movs	r2, #0
 8003162:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003164:	4b06      	ldr	r3, [pc, #24]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003166:	2200      	movs	r2, #0
 8003168:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800316a:	4805      	ldr	r0, [pc, #20]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800316c:	f003 fcaf 	bl	8006ace <HAL_UART_Init>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003176:	f000 f9c1 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	2000087c 	.word	0x2000087c
 8003184:	40004400 	.word	0x40004400

08003188 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800318c:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 800318e:	4a12      	ldr	r2, [pc, #72]	; (80031d8 <MX_USART3_UART_Init+0x50>)
 8003190:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003192:	4b10      	ldr	r3, [pc, #64]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 8003194:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003198:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800319a:	4b0e      	ldr	r3, [pc, #56]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 800319c:	2200      	movs	r2, #0
 800319e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80031a0:	4b0c      	ldr	r3, [pc, #48]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80031a6:	4b0b      	ldr	r3, [pc, #44]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80031ac:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031ae:	220c      	movs	r2, #12
 80031b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031b2:	4b08      	ldr	r3, [pc, #32]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80031b8:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031be:	4805      	ldr	r0, [pc, #20]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031c0:	f003 fc85 	bl	8006ace <HAL_UART_Init>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80031ca:	f000 f997 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	200008c0 	.word	0x200008c0
 80031d8:	40004800 	.word	0x40004800

080031dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031e2:	4b10      	ldr	r3, [pc, #64]	; (8003224 <MX_DMA_Init+0x48>)
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	4a0f      	ldr	r2, [pc, #60]	; (8003224 <MX_DMA_Init+0x48>)
 80031e8:	f043 0301 	orr.w	r3, r3, #1
 80031ec:	6153      	str	r3, [r2, #20]
 80031ee:	4b0d      	ldr	r3, [pc, #52]	; (8003224 <MX_DMA_Init+0x48>)
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	607b      	str	r3, [r7, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 2, 0);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2102      	movs	r1, #2
 80031fe:	200d      	movs	r0, #13
 8003200:	f000 ff47 	bl	8004092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003204:	200d      	movs	r0, #13
 8003206:	f000 ff60 	bl	80040ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 2, 0);
 800320a:	2200      	movs	r2, #0
 800320c:	2102      	movs	r1, #2
 800320e:	2010      	movs	r0, #16
 8003210:	f000 ff3f 	bl	8004092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003214:	2010      	movs	r0, #16
 8003216:	f000 ff58 	bl	80040ca <HAL_NVIC_EnableIRQ>

}
 800321a:	bf00      	nop
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	40021000 	.word	0x40021000

08003228 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800322e:	f107 0310 	add.w	r3, r7, #16
 8003232:	2200      	movs	r2, #0
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	605a      	str	r2, [r3, #4]
 8003238:	609a      	str	r2, [r3, #8]
 800323a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800323c:	4b23      	ldr	r3, [pc, #140]	; (80032cc <MX_GPIO_Init+0xa4>)
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <MX_GPIO_Init+0xa4>)
 8003242:	f043 0320 	orr.w	r3, r3, #32
 8003246:	6193      	str	r3, [r2, #24]
 8003248:	4b20      	ldr	r3, [pc, #128]	; (80032cc <MX_GPIO_Init+0xa4>)
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	f003 0320 	and.w	r3, r3, #32
 8003250:	60fb      	str	r3, [r7, #12]
 8003252:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003254:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <MX_GPIO_Init+0xa4>)
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	4a1c      	ldr	r2, [pc, #112]	; (80032cc <MX_GPIO_Init+0xa4>)
 800325a:	f043 0304 	orr.w	r3, r3, #4
 800325e:	6193      	str	r3, [r2, #24]
 8003260:	4b1a      	ldr	r3, [pc, #104]	; (80032cc <MX_GPIO_Init+0xa4>)
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	f003 0304 	and.w	r3, r3, #4
 8003268:	60bb      	str	r3, [r7, #8]
 800326a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800326c:	4b17      	ldr	r3, [pc, #92]	; (80032cc <MX_GPIO_Init+0xa4>)
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	4a16      	ldr	r2, [pc, #88]	; (80032cc <MX_GPIO_Init+0xa4>)
 8003272:	f043 0308 	orr.w	r3, r3, #8
 8003276:	6193      	str	r3, [r2, #24]
 8003278:	4b14      	ldr	r3, [pc, #80]	; (80032cc <MX_GPIO_Init+0xa4>)
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	f003 0308 	and.w	r3, r3, #8
 8003280:	607b      	str	r3, [r7, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003284:	4b11      	ldr	r3, [pc, #68]	; (80032cc <MX_GPIO_Init+0xa4>)
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	4a10      	ldr	r2, [pc, #64]	; (80032cc <MX_GPIO_Init+0xa4>)
 800328a:	f043 0310 	orr.w	r3, r3, #16
 800328e:	6193      	str	r3, [r2, #24]
 8003290:	4b0e      	ldr	r3, [pc, #56]	; (80032cc <MX_GPIO_Init+0xa4>)
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f003 0310 	and.w	r3, r3, #16
 8003298:	603b      	str	r3, [r7, #0]
 800329a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 800329c:	2200      	movs	r2, #0
 800329e:	2107      	movs	r1, #7
 80032a0:	480b      	ldr	r0, [pc, #44]	; (80032d0 <MX_GPIO_Init+0xa8>)
 80032a2:	f001 fd43 	bl	8004d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 80032a6:	2307      	movs	r3, #7
 80032a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032aa:	2301      	movs	r3, #1
 80032ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ae:	2300      	movs	r3, #0
 80032b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032b2:	2302      	movs	r3, #2
 80032b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b6:	f107 0310 	add.w	r3, r7, #16
 80032ba:	4619      	mov	r1, r3
 80032bc:	4804      	ldr	r0, [pc, #16]	; (80032d0 <MX_GPIO_Init+0xa8>)
 80032be:	f001 fba1 	bl	8004a04 <HAL_GPIO_Init>

}
 80032c2:	bf00      	nop
 80032c4:	3720      	adds	r7, #32
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40010c00 	.word	0x40010c00

080032d4 <HUAN_MOTOR1_Init>:

/* USER CODE BEGIN 4 */

static void HUAN_MOTOR1_Init(void) {
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
	cmotor_lf.counter = &htim2;
 80032d8:	4b0f      	ldr	r3, [pc, #60]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 80032da:	4a10      	ldr	r2, [pc, #64]	; (800331c <HUAN_MOTOR1_Init+0x48>)
 80032dc:	601a      	str	r2, [r3, #0]
	cmotor_lf.dt = 0.05;
 80032de:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 80032e0:	4a0f      	ldr	r2, [pc, #60]	; (8003320 <HUAN_MOTOR1_Init+0x4c>)
 80032e2:	621a      	str	r2, [r3, #32]
	cmotor_lf.posTimer = &htim1;
 80032e4:	4b0c      	ldr	r3, [pc, #48]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 80032e6:	4a0f      	ldr	r2, [pc, #60]	; (8003324 <HUAN_MOTOR1_Init+0x50>)
 80032e8:	605a      	str	r2, [r3, #4]
//	cmotor_lf.pos_channel = TIM_CHANNEL_4;
	cmotor_lf.pos_channel = TIM_CHANNEL_3;
 80032ea:	4b0b      	ldr	r3, [pc, #44]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 80032ec:	2208      	movs	r2, #8
 80032ee:	60da      	str	r2, [r3, #12]
	cmotor_lf.negTimer = &htim1;
 80032f0:	4b09      	ldr	r3, [pc, #36]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 80032f2:	4a0c      	ldr	r2, [pc, #48]	; (8003324 <HUAN_MOTOR1_Init+0x50>)
 80032f4:	609a      	str	r2, [r3, #8]
//	cmotor_lf.neg_channel = TIM_CHANNEL_3;
	cmotor_lf.neg_channel = TIM_CHANNEL_4;
 80032f6:	4b08      	ldr	r3, [pc, #32]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 80032f8:	220c      	movs	r2, #12
 80032fa:	611a      	str	r2, [r3, #16]
	cmotor_lf.kp = 0.0003;
 80032fc:	4b06      	ldr	r3, [pc, #24]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 80032fe:	4a0a      	ldr	r2, [pc, #40]	; (8003328 <HUAN_MOTOR1_Init+0x54>)
 8003300:	615a      	str	r2, [r3, #20]
	cmotor_lf.ki = 0.00002;
 8003302:	4b05      	ldr	r3, [pc, #20]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 8003304:	4a09      	ldr	r2, [pc, #36]	; (800332c <HUAN_MOTOR1_Init+0x58>)
 8003306:	619a      	str	r2, [r3, #24]
	cmotor_lf.kd = 0.00006;
 8003308:	4b03      	ldr	r3, [pc, #12]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 800330a:	4a09      	ldr	r2, [pc, #36]	; (8003330 <HUAN_MOTOR1_Init+0x5c>)
 800330c:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_lf);
 800330e:	4802      	ldr	r0, [pc, #8]	; (8003318 <HUAN_MOTOR1_Init+0x44>)
 8003310:	f7fe fbf6 	bl	8001b00 <huansic_motor_init>
}
 8003314:	bf00      	nop
 8003316:	bd80      	pop	{r7, pc}
 8003318:	2000098c 	.word	0x2000098c
 800331c:	200006cc 	.word	0x200006cc
 8003320:	3d4ccccd 	.word	0x3d4ccccd
 8003324:	20000684 	.word	0x20000684
 8003328:	399d4952 	.word	0x399d4952
 800332c:	37a7c5ac 	.word	0x37a7c5ac
 8003330:	387ba882 	.word	0x387ba882

08003334 <HUAN_MOTOR2_Init>:

static void HUAN_MOTOR2_Init(void) {
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
	cmotor_rf.counter = &htim4;
 8003338:	4b0f      	ldr	r3, [pc, #60]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 800333a:	4a10      	ldr	r2, [pc, #64]	; (800337c <HUAN_MOTOR2_Init+0x48>)
 800333c:	601a      	str	r2, [r3, #0]
	cmotor_rf.dt = 0.05;
 800333e:	4b0e      	ldr	r3, [pc, #56]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 8003340:	4a0f      	ldr	r2, [pc, #60]	; (8003380 <HUAN_MOTOR2_Init+0x4c>)
 8003342:	621a      	str	r2, [r3, #32]
	cmotor_rf.posTimer = &htim1;
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 8003346:	4a0f      	ldr	r2, [pc, #60]	; (8003384 <HUAN_MOTOR2_Init+0x50>)
 8003348:	605a      	str	r2, [r3, #4]
	cmotor_rf.pos_channel = TIM_CHANNEL_1;
 800334a:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 800334c:	2200      	movs	r2, #0
 800334e:	60da      	str	r2, [r3, #12]
	cmotor_rf.negTimer = &htim1;
 8003350:	4b09      	ldr	r3, [pc, #36]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 8003352:	4a0c      	ldr	r2, [pc, #48]	; (8003384 <HUAN_MOTOR2_Init+0x50>)
 8003354:	609a      	str	r2, [r3, #8]
	cmotor_rf.neg_channel = TIM_CHANNEL_2;
 8003356:	4b08      	ldr	r3, [pc, #32]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 8003358:	2204      	movs	r2, #4
 800335a:	611a      	str	r2, [r3, #16]
	cmotor_rf.kp = 0.0003;
 800335c:	4b06      	ldr	r3, [pc, #24]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 800335e:	4a0a      	ldr	r2, [pc, #40]	; (8003388 <HUAN_MOTOR2_Init+0x54>)
 8003360:	615a      	str	r2, [r3, #20]
	cmotor_rf.ki = 0.00002;
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 8003364:	4a09      	ldr	r2, [pc, #36]	; (800338c <HUAN_MOTOR2_Init+0x58>)
 8003366:	619a      	str	r2, [r3, #24]
	cmotor_rf.kd = 0.00006;
 8003368:	4b03      	ldr	r3, [pc, #12]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 800336a:	4a09      	ldr	r2, [pc, #36]	; (8003390 <HUAN_MOTOR2_Init+0x5c>)
 800336c:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_rf);
 800336e:	4802      	ldr	r0, [pc, #8]	; (8003378 <HUAN_MOTOR2_Init+0x44>)
 8003370:	f7fe fbc6 	bl	8001b00 <huansic_motor_init>
}
 8003374:	bf00      	nop
 8003376:	bd80      	pop	{r7, pc}
 8003378:	200009c8 	.word	0x200009c8
 800337c:	2000075c 	.word	0x2000075c
 8003380:	3d4ccccd 	.word	0x3d4ccccd
 8003384:	20000684 	.word	0x20000684
 8003388:	399d4952 	.word	0x399d4952
 800338c:	37a7c5ac 	.word	0x37a7c5ac
 8003390:	387ba882 	.word	0x387ba882

08003394 <HUAN_MOTOR3_Init>:

static void HUAN_MOTOR3_Init(void) {
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
	cmotor_lb.counter = &htim3;
 8003398:	4b0f      	ldr	r3, [pc, #60]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 800339a:	4a10      	ldr	r2, [pc, #64]	; (80033dc <HUAN_MOTOR3_Init+0x48>)
 800339c:	601a      	str	r2, [r3, #0]
	cmotor_lb.dt = 0.05;
 800339e:	4b0e      	ldr	r3, [pc, #56]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033a0:	4a0f      	ldr	r2, [pc, #60]	; (80033e0 <HUAN_MOTOR3_Init+0x4c>)
 80033a2:	621a      	str	r2, [r3, #32]
	cmotor_lb.posTimer = &htim8;
 80033a4:	4b0c      	ldr	r3, [pc, #48]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033a6:	4a0f      	ldr	r2, [pc, #60]	; (80033e4 <HUAN_MOTOR3_Init+0x50>)
 80033a8:	605a      	str	r2, [r3, #4]
//	cmotor_lb.pos_channel = TIM_CHANNEL_4;
	cmotor_lb.pos_channel = TIM_CHANNEL_3;
 80033aa:	4b0b      	ldr	r3, [pc, #44]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033ac:	2208      	movs	r2, #8
 80033ae:	60da      	str	r2, [r3, #12]
	cmotor_lb.negTimer = &htim8;
 80033b0:	4b09      	ldr	r3, [pc, #36]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033b2:	4a0c      	ldr	r2, [pc, #48]	; (80033e4 <HUAN_MOTOR3_Init+0x50>)
 80033b4:	609a      	str	r2, [r3, #8]
//	cmotor_lb.neg_channel = TIM_CHANNEL_3;
	cmotor_lb.neg_channel = TIM_CHANNEL_4;
 80033b6:	4b08      	ldr	r3, [pc, #32]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033b8:	220c      	movs	r2, #12
 80033ba:	611a      	str	r2, [r3, #16]
	cmotor_lb.kp = 0.0003;
 80033bc:	4b06      	ldr	r3, [pc, #24]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033be:	4a0a      	ldr	r2, [pc, #40]	; (80033e8 <HUAN_MOTOR3_Init+0x54>)
 80033c0:	615a      	str	r2, [r3, #20]
	cmotor_lb.ki = 0.00002;
 80033c2:	4b05      	ldr	r3, [pc, #20]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033c4:	4a09      	ldr	r2, [pc, #36]	; (80033ec <HUAN_MOTOR3_Init+0x58>)
 80033c6:	619a      	str	r2, [r3, #24]
	cmotor_lb.kd = 0.00006;
 80033c8:	4b03      	ldr	r3, [pc, #12]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033ca:	4a09      	ldr	r2, [pc, #36]	; (80033f0 <HUAN_MOTOR3_Init+0x5c>)
 80033cc:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_lb);
 80033ce:	4802      	ldr	r0, [pc, #8]	; (80033d8 <HUAN_MOTOR3_Init+0x44>)
 80033d0:	f7fe fb96 	bl	8001b00 <huansic_motor_init>
}
 80033d4:	bf00      	nop
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	20000a04 	.word	0x20000a04
 80033dc:	20000714 	.word	0x20000714
 80033e0:	3d4ccccd 	.word	0x3d4ccccd
 80033e4:	20000834 	.word	0x20000834
 80033e8:	399d4952 	.word	0x399d4952
 80033ec:	37a7c5ac 	.word	0x37a7c5ac
 80033f0:	387ba882 	.word	0x387ba882

080033f4 <HUAN_MOTOR4_Init>:

static void HUAN_MOTOR4_Init(void) {
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
	cmotor_rb.counter = &htim5;
 80033f8:	4b0f      	ldr	r3, [pc, #60]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 80033fa:	4a10      	ldr	r2, [pc, #64]	; (800343c <HUAN_MOTOR4_Init+0x48>)
 80033fc:	601a      	str	r2, [r3, #0]
	cmotor_rb.dt = 0.05;
 80033fe:	4b0e      	ldr	r3, [pc, #56]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 8003400:	4a0f      	ldr	r2, [pc, #60]	; (8003440 <HUAN_MOTOR4_Init+0x4c>)
 8003402:	621a      	str	r2, [r3, #32]
	cmotor_rb.posTimer = &htim8;
 8003404:	4b0c      	ldr	r3, [pc, #48]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 8003406:	4a0f      	ldr	r2, [pc, #60]	; (8003444 <HUAN_MOTOR4_Init+0x50>)
 8003408:	605a      	str	r2, [r3, #4]
	cmotor_rb.pos_channel = TIM_CHANNEL_1;
 800340a:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 800340c:	2200      	movs	r2, #0
 800340e:	60da      	str	r2, [r3, #12]
	cmotor_rb.negTimer = &htim8;
 8003410:	4b09      	ldr	r3, [pc, #36]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 8003412:	4a0c      	ldr	r2, [pc, #48]	; (8003444 <HUAN_MOTOR4_Init+0x50>)
 8003414:	609a      	str	r2, [r3, #8]
	cmotor_rb.neg_channel = TIM_CHANNEL_2;
 8003416:	4b08      	ldr	r3, [pc, #32]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 8003418:	2204      	movs	r2, #4
 800341a:	611a      	str	r2, [r3, #16]
	cmotor_rb.kp = 0.0003;
 800341c:	4b06      	ldr	r3, [pc, #24]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 800341e:	4a0a      	ldr	r2, [pc, #40]	; (8003448 <HUAN_MOTOR4_Init+0x54>)
 8003420:	615a      	str	r2, [r3, #20]
	cmotor_rb.ki = 0.00002;
 8003422:	4b05      	ldr	r3, [pc, #20]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 8003424:	4a09      	ldr	r2, [pc, #36]	; (800344c <HUAN_MOTOR4_Init+0x58>)
 8003426:	619a      	str	r2, [r3, #24]
	cmotor_rb.kd = 0.00006;
 8003428:	4b03      	ldr	r3, [pc, #12]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 800342a:	4a09      	ldr	r2, [pc, #36]	; (8003450 <HUAN_MOTOR4_Init+0x5c>)
 800342c:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_rb);
 800342e:	4802      	ldr	r0, [pc, #8]	; (8003438 <HUAN_MOTOR4_Init+0x44>)
 8003430:	f7fe fb66 	bl	8001b00 <huansic_motor_init>
}
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000a40 	.word	0x20000a40
 800343c:	200007a4 	.word	0x200007a4
 8003440:	3d4ccccd 	.word	0x3d4ccccd
 8003444:	20000834 	.word	0x20000834
 8003448:	399d4952 	.word	0x399d4952
 800344c:	37a7c5ac 	.word	0x37a7c5ac
 8003450:	387ba882 	.word	0x387ba882

08003454 <HUAN_IMU_Init>:

static void HUAN_IMU_Init(void) {
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
	himu.huart = &huart3;
 8003458:	4b03      	ldr	r3, [pc, #12]	; (8003468 <HUAN_IMU_Init+0x14>)
 800345a:	4a04      	ldr	r2, [pc, #16]	; (800346c <HUAN_IMU_Init+0x18>)
 800345c:	601a      	str	r2, [r3, #0]
	huansic_jy62_init(&himu);
 800345e:	4802      	ldr	r0, [pc, #8]	; (8003468 <HUAN_IMU_Init+0x14>)
 8003460:	f7fd ffc0 	bl	80013e4 <huansic_jy62_init>
}
 8003464:	bf00      	nop
 8003466:	bd80      	pop	{r7, pc}
 8003468:	20000a7c 	.word	0x20000a7c
 800346c:	200008c0 	.word	0x200008c0

08003470 <HUAN_ZIGBEE_Init>:

static void HUAN_ZIGBEE_Init(void) {
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
	hxb.uartPort = &huart2;
 8003474:	4b03      	ldr	r3, [pc, #12]	; (8003484 <HUAN_ZIGBEE_Init+0x14>)
 8003476:	4a04      	ldr	r2, [pc, #16]	; (8003488 <HUAN_ZIGBEE_Init+0x18>)
 8003478:	601a      	str	r2, [r3, #0]
	huansic_xb_init(&hxb);
 800347a:	4802      	ldr	r0, [pc, #8]	; (8003484 <HUAN_ZIGBEE_Init+0x14>)
 800347c:	f7fe fd32 	bl	8001ee4 <huansic_xb_init>
}
 8003480:	bf00      	nop
 8003482:	bd80      	pop	{r7, pc}
 8003484:	20000ad4 	.word	0x20000ad4
 8003488:	2000087c 	.word	0x2000087c

0800348c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
	if (himu.huart == huart) {
 8003494:	4b0a      	ldr	r3, [pc, #40]	; (80034c0 <HAL_UART_RxCpltCallback+0x34>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	429a      	cmp	r2, r3
 800349c:	d10b      	bne.n	80034b6 <HAL_UART_RxCpltCallback+0x2a>
		if (himu.pending_alignment)
 800349e:	4b08      	ldr	r3, [pc, #32]	; (80034c0 <HAL_UART_RxCpltCallback+0x34>)
 80034a0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <HAL_UART_RxCpltCallback+0x24>
			huansic_jy62_isr(&himu);
 80034a8:	4805      	ldr	r0, [pc, #20]	; (80034c0 <HAL_UART_RxCpltCallback+0x34>)
 80034aa:	f7fe f8f1 	bl	8001690 <huansic_jy62_isr>
		else
			huansic_jy62_dma_isr(&himu);
	} /*else if(){

	} */
}
 80034ae:	e002      	b.n	80034b6 <HAL_UART_RxCpltCallback+0x2a>
			huansic_jy62_dma_isr(&himu);
 80034b0:	4803      	ldr	r0, [pc, #12]	; (80034c0 <HAL_UART_RxCpltCallback+0x34>)
 80034b2:	f7fd ffcd 	bl	8001450 <huansic_jy62_dma_isr>
}
 80034b6:	bf00      	nop
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	20000a7c 	.word	0x20000a7c

080034c4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
	if (himu.huart == huart) {
 80034cc:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <HAL_UART_ErrorCallback+0x34>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d10b      	bne.n	80034ee <HAL_UART_ErrorCallback+0x2a>
		if (himu.pending_alignment)
 80034d6:	4b08      	ldr	r3, [pc, #32]	; (80034f8 <HAL_UART_ErrorCallback+0x34>)
 80034d8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_UART_ErrorCallback+0x24>
			huansic_jy62_error(&himu);
 80034e0:	4805      	ldr	r0, [pc, #20]	; (80034f8 <HAL_UART_ErrorCallback+0x34>)
 80034e2:	f7fe f920 	bl	8001726 <huansic_jy62_error>
		else
			huansic_jy62_dma_error(&himu);
	} /*else if(){

	}*/
}
 80034e6:	e002      	b.n	80034ee <HAL_UART_ErrorCallback+0x2a>
			huansic_jy62_dma_error(&himu);
 80034e8:	4803      	ldr	r0, [pc, #12]	; (80034f8 <HAL_UART_ErrorCallback+0x34>)
 80034ea:	f7fe f908 	bl	80016fe <huansic_jy62_dma_error>
}
 80034ee:	bf00      	nop
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20000a7c 	.word	0x20000a7c

080034fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003500:	b672      	cpsid	i
}
 8003502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003504:	e7fe      	b.n	8003504 <Error_Handler+0x8>
	...

08003508 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800350e:	4b15      	ldr	r3, [pc, #84]	; (8003564 <HAL_MspInit+0x5c>)
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	4a14      	ldr	r2, [pc, #80]	; (8003564 <HAL_MspInit+0x5c>)
 8003514:	f043 0301 	orr.w	r3, r3, #1
 8003518:	6193      	str	r3, [r2, #24]
 800351a:	4b12      	ldr	r3, [pc, #72]	; (8003564 <HAL_MspInit+0x5c>)
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	60bb      	str	r3, [r7, #8]
 8003524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003526:	4b0f      	ldr	r3, [pc, #60]	; (8003564 <HAL_MspInit+0x5c>)
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	4a0e      	ldr	r2, [pc, #56]	; (8003564 <HAL_MspInit+0x5c>)
 800352c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003530:	61d3      	str	r3, [r2, #28]
 8003532:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <HAL_MspInit+0x5c>)
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353a:	607b      	str	r3, [r7, #4]
 800353c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800353e:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <HAL_MspInit+0x60>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	60fb      	str	r3, [r7, #12]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003552:	60fb      	str	r3, [r7, #12]
 8003554:	4a04      	ldr	r2, [pc, #16]	; (8003568 <HAL_MspInit+0x60>)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800355a:	bf00      	nop
 800355c:	3714      	adds	r7, #20
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr
 8003564:	40021000 	.word	0x40021000
 8003568:	40010000 	.word	0x40010000

0800356c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b08a      	sub	sp, #40	; 0x28
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003574:	f107 0314 	add.w	r3, r7, #20
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	605a      	str	r2, [r3, #4]
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a1d      	ldr	r2, [pc, #116]	; (80035fc <HAL_I2C_MspInit+0x90>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d132      	bne.n	80035f2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800358c:	4b1c      	ldr	r3, [pc, #112]	; (8003600 <HAL_I2C_MspInit+0x94>)
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	4a1b      	ldr	r2, [pc, #108]	; (8003600 <HAL_I2C_MspInit+0x94>)
 8003592:	f043 0308 	orr.w	r3, r3, #8
 8003596:	6193      	str	r3, [r2, #24]
 8003598:	4b19      	ldr	r3, [pc, #100]	; (8003600 <HAL_I2C_MspInit+0x94>)
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	f003 0308 	and.w	r3, r3, #8
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80035a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035aa:	2312      	movs	r3, #18
 80035ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035ae:	2303      	movs	r3, #3
 80035b0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b2:	f107 0314 	add.w	r3, r7, #20
 80035b6:	4619      	mov	r1, r3
 80035b8:	4812      	ldr	r0, [pc, #72]	; (8003604 <HAL_I2C_MspInit+0x98>)
 80035ba:	f001 fa23 	bl	8004a04 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80035be:	4b12      	ldr	r3, [pc, #72]	; (8003608 <HAL_I2C_MspInit+0x9c>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	627b      	str	r3, [r7, #36]	; 0x24
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80035ca:	627b      	str	r3, [r7, #36]	; 0x24
 80035cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ce:	f043 0302 	orr.w	r3, r3, #2
 80035d2:	627b      	str	r3, [r7, #36]	; 0x24
 80035d4:	4a0c      	ldr	r2, [pc, #48]	; (8003608 <HAL_I2C_MspInit+0x9c>)
 80035d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035da:	4b09      	ldr	r3, [pc, #36]	; (8003600 <HAL_I2C_MspInit+0x94>)
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	4a08      	ldr	r2, [pc, #32]	; (8003600 <HAL_I2C_MspInit+0x94>)
 80035e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035e4:	61d3      	str	r3, [r2, #28]
 80035e6:	4b06      	ldr	r3, [pc, #24]	; (8003600 <HAL_I2C_MspInit+0x94>)
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80035f2:	bf00      	nop
 80035f4:	3728      	adds	r7, #40	; 0x28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40005400 	.word	0x40005400
 8003600:	40021000 	.word	0x40021000
 8003604:	40010c00 	.word	0x40010c00
 8003608:	40010000 	.word	0x40010000

0800360c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1f      	ldr	r2, [pc, #124]	; (8003698 <HAL_TIM_Base_MspInit+0x8c>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d10c      	bne.n	8003638 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800361e:	4b1f      	ldr	r3, [pc, #124]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	4a1e      	ldr	r2, [pc, #120]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 8003624:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003628:	6193      	str	r3, [r2, #24]
 800362a:	4b1c      	ldr	r3, [pc, #112]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003632:	617b      	str	r3, [r7, #20]
 8003634:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003636:	e02a      	b.n	800368e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a18      	ldr	r2, [pc, #96]	; (80036a0 <HAL_TIM_Base_MspInit+0x94>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d114      	bne.n	800366c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003642:	4b16      	ldr	r3, [pc, #88]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	4a15      	ldr	r2, [pc, #84]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 8003648:	f043 0310 	orr.w	r3, r3, #16
 800364c:	61d3      	str	r3, [r2, #28]
 800364e:	4b13      	ldr	r3, [pc, #76]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	613b      	str	r3, [r7, #16]
 8003658:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 800365a:	2200      	movs	r2, #0
 800365c:	2101      	movs	r1, #1
 800365e:	2036      	movs	r0, #54	; 0x36
 8003660:	f000 fd17 	bl	8004092 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003664:	2036      	movs	r0, #54	; 0x36
 8003666:	f000 fd30 	bl	80040ca <HAL_NVIC_EnableIRQ>
}
 800366a:	e010      	b.n	800368e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0c      	ldr	r2, [pc, #48]	; (80036a4 <HAL_TIM_Base_MspInit+0x98>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d10b      	bne.n	800368e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003676:	4b09      	ldr	r3, [pc, #36]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	4a08      	ldr	r2, [pc, #32]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 800367c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003680:	6193      	str	r3, [r2, #24]
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <HAL_TIM_Base_MspInit+0x90>)
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]
}
 800368e:	bf00      	nop
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40012c00 	.word	0x40012c00
 800369c:	40021000 	.word	0x40021000
 80036a0:	40001000 	.word	0x40001000
 80036a4:	40013400 	.word	0x40013400

080036a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b090      	sub	sp, #64	; 0x40
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]
 80036b8:	605a      	str	r2, [r3, #4]
 80036ba:	609a      	str	r2, [r3, #8]
 80036bc:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036c6:	d14f      	bne.n	8003768 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036c8:	4b68      	ldr	r3, [pc, #416]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036ca:	69db      	ldr	r3, [r3, #28]
 80036cc:	4a67      	ldr	r2, [pc, #412]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	61d3      	str	r3, [r2, #28]
 80036d4:	4b65      	ldr	r3, [pc, #404]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	f003 0301 	and.w	r3, r3, #1
 80036dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80036de:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e0:	4b62      	ldr	r3, [pc, #392]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	4a61      	ldr	r2, [pc, #388]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036e6:	f043 0304 	orr.w	r3, r3, #4
 80036ea:	6193      	str	r3, [r2, #24]
 80036ec:	4b5f      	ldr	r3, [pc, #380]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	627b      	str	r3, [r7, #36]	; 0x24
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036f8:	4b5c      	ldr	r3, [pc, #368]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	4a5b      	ldr	r2, [pc, #364]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036fe:	f043 0308 	orr.w	r3, r3, #8
 8003702:	6193      	str	r3, [r2, #24]
 8003704:	4b59      	ldr	r3, [pc, #356]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	f003 0308 	and.w	r3, r3, #8
 800370c:	623b      	str	r3, [r7, #32]
 800370e:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003710:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003714:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003716:	2300      	movs	r3, #0
 8003718:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371a:	2300      	movs	r3, #0
 800371c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800371e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003722:	4619      	mov	r1, r3
 8003724:	4852      	ldr	r0, [pc, #328]	; (8003870 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8003726:	f001 f96d 	bl	8004a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800372a:	2308      	movs	r3, #8
 800372c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800372e:	2300      	movs	r3, #0
 8003730:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003732:	2300      	movs	r3, #0
 8003734:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003736:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800373a:	4619      	mov	r1, r3
 800373c:	484d      	ldr	r0, [pc, #308]	; (8003874 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800373e:	f001 f961 	bl	8004a04 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003742:	4b4d      	ldr	r3, [pc, #308]	; (8003878 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003748:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800374a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800374e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003752:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003756:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003758:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800375a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800375e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003760:	4a45      	ldr	r2, [pc, #276]	; (8003878 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003762:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003764:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003766:	e07c      	b.n	8003862 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM3)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a43      	ldr	r2, [pc, #268]	; (800387c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d124      	bne.n	80037bc <HAL_TIM_Encoder_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003772:	4b3e      	ldr	r3, [pc, #248]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	4a3d      	ldr	r2, [pc, #244]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003778:	f043 0302 	orr.w	r3, r3, #2
 800377c:	61d3      	str	r3, [r2, #28]
 800377e:	4b3b      	ldr	r3, [pc, #236]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	61fb      	str	r3, [r7, #28]
 8003788:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800378a:	4b38      	ldr	r3, [pc, #224]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	4a37      	ldr	r2, [pc, #220]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003790:	f043 0304 	orr.w	r3, r3, #4
 8003794:	6193      	str	r3, [r2, #24]
 8003796:	4b35      	ldr	r3, [pc, #212]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	f003 0304 	and.w	r3, r3, #4
 800379e:	61bb      	str	r3, [r7, #24]
 80037a0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80037a2:	23c0      	movs	r3, #192	; 0xc0
 80037a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037a6:	2300      	movs	r3, #0
 80037a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037aa:	2300      	movs	r3, #0
 80037ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80037b2:	4619      	mov	r1, r3
 80037b4:	482e      	ldr	r0, [pc, #184]	; (8003870 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80037b6:	f001 f925 	bl	8004a04 <HAL_GPIO_Init>
}
 80037ba:	e052      	b.n	8003862 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM4)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a2f      	ldr	r2, [pc, #188]	; (8003880 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d124      	bne.n	8003810 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80037c6:	4b29      	ldr	r3, [pc, #164]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	4a28      	ldr	r2, [pc, #160]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80037cc:	f043 0304 	orr.w	r3, r3, #4
 80037d0:	61d3      	str	r3, [r2, #28]
 80037d2:	4b26      	ldr	r3, [pc, #152]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80037d4:	69db      	ldr	r3, [r3, #28]
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037de:	4b23      	ldr	r3, [pc, #140]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	4a22      	ldr	r2, [pc, #136]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80037e4:	f043 0308 	orr.w	r3, r3, #8
 80037e8:	6193      	str	r3, [r2, #24]
 80037ea:	4b20      	ldr	r3, [pc, #128]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80037f6:	23c0      	movs	r3, #192	; 0xc0
 80037f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037fa:	2300      	movs	r3, #0
 80037fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fe:	2300      	movs	r3, #0
 8003800:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003802:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003806:	4619      	mov	r1, r3
 8003808:	481a      	ldr	r0, [pc, #104]	; (8003874 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800380a:	f001 f8fb 	bl	8004a04 <HAL_GPIO_Init>
}
 800380e:	e028      	b.n	8003862 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM5)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a1b      	ldr	r2, [pc, #108]	; (8003884 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d123      	bne.n	8003862 <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800381a:	4b14      	ldr	r3, [pc, #80]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	4a13      	ldr	r2, [pc, #76]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003820:	f043 0308 	orr.w	r3, r3, #8
 8003824:	61d3      	str	r3, [r2, #28]
 8003826:	4b11      	ldr	r3, [pc, #68]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003828:	69db      	ldr	r3, [r3, #28]
 800382a:	f003 0308 	and.w	r3, r3, #8
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003832:	4b0e      	ldr	r3, [pc, #56]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	4a0d      	ldr	r2, [pc, #52]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003838:	f043 0304 	orr.w	r3, r3, #4
 800383c:	6193      	str	r3, [r2, #24]
 800383e:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	60bb      	str	r3, [r7, #8]
 8003848:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800384a:	2303      	movs	r3, #3
 800384c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800384e:	2300      	movs	r3, #0
 8003850:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003856:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800385a:	4619      	mov	r1, r3
 800385c:	4804      	ldr	r0, [pc, #16]	; (8003870 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800385e:	f001 f8d1 	bl	8004a04 <HAL_GPIO_Init>
}
 8003862:	bf00      	nop
 8003864:	3740      	adds	r7, #64	; 0x40
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40021000 	.word	0x40021000
 8003870:	40010800 	.word	0x40010800
 8003874:	40010c00 	.word	0x40010c00
 8003878:	40010000 	.word	0x40010000
 800387c:	40000400 	.word	0x40000400
 8003880:	40000800 	.word	0x40000800
 8003884:	40000c00 	.word	0x40000c00

08003888 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b088      	sub	sp, #32
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003890:	f107 0310 	add.w	r3, r7, #16
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	605a      	str	r2, [r3, #4]
 800389a:	609a      	str	r2, [r3, #8]
 800389c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1f      	ldr	r2, [pc, #124]	; (8003920 <HAL_TIM_MspPostInit+0x98>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d119      	bne.n	80038dc <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a8:	4b1e      	ldr	r3, [pc, #120]	; (8003924 <HAL_TIM_MspPostInit+0x9c>)
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	4a1d      	ldr	r2, [pc, #116]	; (8003924 <HAL_TIM_MspPostInit+0x9c>)
 80038ae:	f043 0304 	orr.w	r3, r3, #4
 80038b2:	6193      	str	r3, [r2, #24]
 80038b4:	4b1b      	ldr	r3, [pc, #108]	; (8003924 <HAL_TIM_MspPostInit+0x9c>)
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	60fb      	str	r3, [r7, #12]
 80038be:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80038c0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80038c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c6:	2302      	movs	r3, #2
 80038c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ca:	2302      	movs	r3, #2
 80038cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ce:	f107 0310 	add.w	r3, r7, #16
 80038d2:	4619      	mov	r1, r3
 80038d4:	4814      	ldr	r0, [pc, #80]	; (8003928 <HAL_TIM_MspPostInit+0xa0>)
 80038d6:	f001 f895 	bl	8004a04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80038da:	e01d      	b.n	8003918 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM8)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a12      	ldr	r2, [pc, #72]	; (800392c <HAL_TIM_MspPostInit+0xa4>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d118      	bne.n	8003918 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038e6:	4b0f      	ldr	r3, [pc, #60]	; (8003924 <HAL_TIM_MspPostInit+0x9c>)
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	4a0e      	ldr	r2, [pc, #56]	; (8003924 <HAL_TIM_MspPostInit+0x9c>)
 80038ec:	f043 0310 	orr.w	r3, r3, #16
 80038f0:	6193      	str	r3, [r2, #24]
 80038f2:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <HAL_TIM_MspPostInit+0x9c>)
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	f003 0310 	and.w	r3, r3, #16
 80038fa:	60bb      	str	r3, [r7, #8]
 80038fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80038fe:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003902:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003904:	2302      	movs	r3, #2
 8003906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003908:	2302      	movs	r3, #2
 800390a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800390c:	f107 0310 	add.w	r3, r7, #16
 8003910:	4619      	mov	r1, r3
 8003912:	4807      	ldr	r0, [pc, #28]	; (8003930 <HAL_TIM_MspPostInit+0xa8>)
 8003914:	f001 f876 	bl	8004a04 <HAL_GPIO_Init>
}
 8003918:	bf00      	nop
 800391a:	3720      	adds	r7, #32
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40012c00 	.word	0x40012c00
 8003924:	40021000 	.word	0x40021000
 8003928:	40010800 	.word	0x40010800
 800392c:	40013400 	.word	0x40013400
 8003930:	40011000 	.word	0x40011000

08003934 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08c      	sub	sp, #48	; 0x30
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800393c:	f107 031c 	add.w	r3, r7, #28
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	609a      	str	r2, [r3, #8]
 8003948:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a6a      	ldr	r2, [pc, #424]	; (8003af8 <HAL_UART_MspInit+0x1c4>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d156      	bne.n	8003a02 <HAL_UART_MspInit+0xce>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003954:	4b69      	ldr	r3, [pc, #420]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003956:	69db      	ldr	r3, [r3, #28]
 8003958:	4a68      	ldr	r2, [pc, #416]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 800395a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800395e:	61d3      	str	r3, [r2, #28]
 8003960:	4b66      	ldr	r3, [pc, #408]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003962:	69db      	ldr	r3, [r3, #28]
 8003964:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003968:	61bb      	str	r3, [r7, #24]
 800396a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800396c:	4b63      	ldr	r3, [pc, #396]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	4a62      	ldr	r2, [pc, #392]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003972:	f043 0304 	orr.w	r3, r3, #4
 8003976:	6193      	str	r3, [r2, #24]
 8003978:	4b60      	ldr	r3, [pc, #384]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = XB_TX_Pin;
 8003984:	2304      	movs	r3, #4
 8003986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003988:	2302      	movs	r3, #2
 800398a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800398c:	2303      	movs	r3, #3
 800398e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(XB_TX_GPIO_Port, &GPIO_InitStruct);
 8003990:	f107 031c 	add.w	r3, r7, #28
 8003994:	4619      	mov	r1, r3
 8003996:	485a      	ldr	r0, [pc, #360]	; (8003b00 <HAL_UART_MspInit+0x1cc>)
 8003998:	f001 f834 	bl	8004a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = XB_RX_Pin;
 800399c:	2308      	movs	r3, #8
 800399e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039a0:	2300      	movs	r3, #0
 80039a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(XB_RX_GPIO_Port, &GPIO_InitStruct);
 80039a8:	f107 031c 	add.w	r3, r7, #28
 80039ac:	4619      	mov	r1, r3
 80039ae:	4854      	ldr	r0, [pc, #336]	; (8003b00 <HAL_UART_MspInit+0x1cc>)
 80039b0:	f001 f828 	bl	8004a04 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80039b4:	4b53      	ldr	r3, [pc, #332]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039b6:	4a54      	ldr	r2, [pc, #336]	; (8003b08 <HAL_UART_MspInit+0x1d4>)
 80039b8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039ba:	4b52      	ldr	r3, [pc, #328]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039bc:	2200      	movs	r2, #0
 80039be:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039c0:	4b50      	ldr	r3, [pc, #320]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039c6:	4b4f      	ldr	r3, [pc, #316]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039c8:	2280      	movs	r2, #128	; 0x80
 80039ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039cc:	4b4d      	ldr	r3, [pc, #308]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039d2:	4b4c      	ldr	r3, [pc, #304]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80039d8:	4b4a      	ldr	r3, [pc, #296]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039da:	2200      	movs	r2, #0
 80039dc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039de:	4b49      	ldr	r3, [pc, #292]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80039e4:	4847      	ldr	r0, [pc, #284]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039e6:	f000 fb8b 	bl	8004100 <HAL_DMA_Init>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80039f0:	f7ff fd84 	bl	80034fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a43      	ldr	r2, [pc, #268]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039f8:	639a      	str	r2, [r3, #56]	; 0x38
 80039fa:	4a42      	ldr	r2, [pc, #264]	; (8003b04 <HAL_UART_MspInit+0x1d0>)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003a00:	e076      	b.n	8003af0 <HAL_UART_MspInit+0x1bc>
  else if(huart->Instance==USART3)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a41      	ldr	r2, [pc, #260]	; (8003b0c <HAL_UART_MspInit+0x1d8>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d171      	bne.n	8003af0 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a0c:	4b3b      	ldr	r3, [pc, #236]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	4a3a      	ldr	r2, [pc, #232]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003a12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a16:	61d3      	str	r3, [r2, #28]
 8003a18:	4b38      	ldr	r3, [pc, #224]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003a1a:	69db      	ldr	r3, [r3, #28]
 8003a1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a20:	613b      	str	r3, [r7, #16]
 8003a22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a24:	4b35      	ldr	r3, [pc, #212]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	4a34      	ldr	r2, [pc, #208]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003a2a:	f043 0310 	orr.w	r3, r3, #16
 8003a2e:	6193      	str	r3, [r2, #24]
 8003a30:	4b32      	ldr	r3, [pc, #200]	; (8003afc <HAL_UART_MspInit+0x1c8>)
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = JY_TX_Pin;
 8003a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a42:	2302      	movs	r3, #2
 8003a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a46:	2303      	movs	r3, #3
 8003a48:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(JY_TX_GPIO_Port, &GPIO_InitStruct);
 8003a4a:	f107 031c 	add.w	r3, r7, #28
 8003a4e:	4619      	mov	r1, r3
 8003a50:	482f      	ldr	r0, [pc, #188]	; (8003b10 <HAL_UART_MspInit+0x1dc>)
 8003a52:	f000 ffd7 	bl	8004a04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = JY_RX_Pin;
 8003a56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a60:	2300      	movs	r3, #0
 8003a62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(JY_RX_GPIO_Port, &GPIO_InitStruct);
 8003a64:	f107 031c 	add.w	r3, r7, #28
 8003a68:	4619      	mov	r1, r3
 8003a6a:	4829      	ldr	r0, [pc, #164]	; (8003b10 <HAL_UART_MspInit+0x1dc>)
 8003a6c:	f000 ffca 	bl	8004a04 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003a70:	4b28      	ldr	r3, [pc, #160]	; (8003b14 <HAL_UART_MspInit+0x1e0>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a78:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a80:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003a84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a88:	f043 0310 	orr.w	r3, r3, #16
 8003a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a8e:	4a21      	ldr	r2, [pc, #132]	; (8003b14 <HAL_UART_MspInit+0x1e0>)
 8003a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a92:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003a94:	4b20      	ldr	r3, [pc, #128]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003a96:	4a21      	ldr	r2, [pc, #132]	; (8003b1c <HAL_UART_MspInit+0x1e8>)
 8003a98:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a9a:	4b1f      	ldr	r3, [pc, #124]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003aa0:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003aa6:	4b1c      	ldr	r3, [pc, #112]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003aa8:	2280      	movs	r2, #128	; 0x80
 8003aaa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aac:	4b1a      	ldr	r3, [pc, #104]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ab2:	4b19      	ldr	r3, [pc, #100]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003ab8:	4b17      	ldr	r3, [pc, #92]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003abe:	4b16      	ldr	r3, [pc, #88]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003ac4:	4814      	ldr	r0, [pc, #80]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003ac6:	f000 fb1b 	bl	8004100 <HAL_DMA_Init>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8003ad0:	f7ff fd14 	bl	80034fc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a10      	ldr	r2, [pc, #64]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003ad8:	639a      	str	r2, [r3, #56]	; 0x38
 8003ada:	4a0f      	ldr	r2, [pc, #60]	; (8003b18 <HAL_UART_MspInit+0x1e4>)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	2102      	movs	r1, #2
 8003ae4:	2027      	movs	r0, #39	; 0x27
 8003ae6:	f000 fad4 	bl	8004092 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003aea:	2027      	movs	r0, #39	; 0x27
 8003aec:	f000 faed 	bl	80040ca <HAL_NVIC_EnableIRQ>
}
 8003af0:	bf00      	nop
 8003af2:	3730      	adds	r7, #48	; 0x30
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40004400 	.word	0x40004400
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40010800 	.word	0x40010800
 8003b04:	20000904 	.word	0x20000904
 8003b08:	4002006c 	.word	0x4002006c
 8003b0c:	40004800 	.word	0x40004800
 8003b10:	40011000 	.word	0x40011000
 8003b14:	40010000 	.word	0x40010000
 8003b18:	20000948 	.word	0x20000948
 8003b1c:	40020030 	.word	0x40020030

08003b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8003b24:	e7fe      	b.n	8003b24 <NMI_Handler+0x4>

08003b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b26:	b480      	push	{r7}
 8003b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b2a:	e7fe      	b.n	8003b2a <HardFault_Handler+0x4>

08003b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b30:	e7fe      	b.n	8003b30 <MemManage_Handler+0x4>

08003b32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b32:	b480      	push	{r7}
 8003b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b36:	e7fe      	b.n	8003b36 <BusFault_Handler+0x4>

08003b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b3c:	e7fe      	b.n	8003b3c <UsageFault_Handler+0x4>

08003b3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b42:	bf00      	nop
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr

08003b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b4e:	bf00      	nop
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr

08003b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b56:	b480      	push	{r7}
 8003b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b5a:	bf00      	nop
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bc80      	pop	{r7}
 8003b60:	4770      	bx	lr

08003b62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b66:	f000 f97d 	bl	8003e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b6a:	bf00      	nop
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003b74:	4802      	ldr	r0, [pc, #8]	; (8003b80 <DMA1_Channel3_IRQHandler+0x10>)
 8003b76:	f000 fcdb 	bl	8004530 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003b7a:	bf00      	nop
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	20000948 	.word	0x20000948

08003b84 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if (hxb.nextPackageID == 0x00)
 8003b88:	4b07      	ldr	r3, [pc, #28]	; (8003ba8 <DMA1_Channel6_IRQHandler+0x24>)
 8003b8a:	7a1b      	ldrb	r3, [r3, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d103      	bne.n	8003b98 <DMA1_Channel6_IRQHandler+0x14>
		huansic_xb_decodeHeader(&hxb);
 8003b90:	4805      	ldr	r0, [pc, #20]	; (8003ba8 <DMA1_Channel6_IRQHandler+0x24>)
 8003b92:	f7fe f9bd 	bl	8001f10 <huansic_xb_decodeHeader>
 8003b96:	e002      	b.n	8003b9e <DMA1_Channel6_IRQHandler+0x1a>
	else
		huansic_xb_decodeBody(&hxb);
 8003b98:	4803      	ldr	r0, [pc, #12]	; (8003ba8 <DMA1_Channel6_IRQHandler+0x24>)
 8003b9a:	f7fe f9f7 	bl	8001f8c <huansic_xb_decodeBody>
  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003b9e:	4803      	ldr	r0, [pc, #12]	; (8003bac <DMA1_Channel6_IRQHandler+0x28>)
 8003ba0:	f000 fcc6 	bl	8004530 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003ba4:	bf00      	nop
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	20000ad4 	.word	0x20000ad4
 8003bac:	20000904 	.word	0x20000904

08003bb0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003bb4:	4802      	ldr	r0, [pc, #8]	; (8003bc0 <USART3_IRQHandler+0x10>)
 8003bb6:	f003 f8c9 	bl	8006d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003bba:	bf00      	nop
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	200008c0 	.word	0x200008c0

08003bc4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */
	huansic_motor_pid(&cmotor_lf);
 8003bc8:	4808      	ldr	r0, [pc, #32]	; (8003bec <TIM6_IRQHandler+0x28>)
 8003bca:	f7fe f857 	bl	8001c7c <huansic_motor_pid>
	huansic_motor_pid(&cmotor_rf);
 8003bce:	4808      	ldr	r0, [pc, #32]	; (8003bf0 <TIM6_IRQHandler+0x2c>)
 8003bd0:	f7fe f854 	bl	8001c7c <huansic_motor_pid>
	huansic_motor_pid(&cmotor_lb);
 8003bd4:	4807      	ldr	r0, [pc, #28]	; (8003bf4 <TIM6_IRQHandler+0x30>)
 8003bd6:	f7fe f851 	bl	8001c7c <huansic_motor_pid>
	huansic_motor_pid(&cmotor_rb);
 8003bda:	4807      	ldr	r0, [pc, #28]	; (8003bf8 <TIM6_IRQHandler+0x34>)
 8003bdc:	f7fe f84e 	bl	8001c7c <huansic_motor_pid>
  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003be0:	4806      	ldr	r0, [pc, #24]	; (8003bfc <TIM6_IRQHandler+0x38>)
 8003be2:	f002 f90d 	bl	8005e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003be6:	bf00      	nop
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	2000098c 	.word	0x2000098c
 8003bf0:	200009c8 	.word	0x200009c8
 8003bf4:	20000a04 	.word	0x20000a04
 8003bf8:	20000a40 	.word	0x20000a40
 8003bfc:	200007ec 	.word	0x200007ec

08003c00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
	return 1;
 8003c04:	2301      	movs	r3, #1
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bc80      	pop	{r7}
 8003c0c:	4770      	bx	lr

08003c0e <_kill>:

int _kill(int pid, int sig)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b082      	sub	sp, #8
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
 8003c16:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003c18:	f003 fe08 	bl	800782c <__errno>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2216      	movs	r2, #22
 8003c20:	601a      	str	r2, [r3, #0]
	return -1;
 8003c22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <_exit>:

void _exit (int status)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b082      	sub	sp, #8
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003c36:	f04f 31ff 	mov.w	r1, #4294967295
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7ff ffe7 	bl	8003c0e <_kill>
	while (1) {}		/* Make sure we hang here */
 8003c40:	e7fe      	b.n	8003c40 <_exit+0x12>

08003c42 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b086      	sub	sp, #24
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	60f8      	str	r0, [r7, #12]
 8003c4a:	60b9      	str	r1, [r7, #8]
 8003c4c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c4e:	2300      	movs	r3, #0
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	e00a      	b.n	8003c6a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003c54:	f3af 8000 	nop.w
 8003c58:	4601      	mov	r1, r0
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	60ba      	str	r2, [r7, #8]
 8003c60:	b2ca      	uxtb	r2, r1
 8003c62:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	3301      	adds	r3, #1
 8003c68:	617b      	str	r3, [r7, #20]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	dbf0      	blt.n	8003c54 <_read+0x12>
	}

return len;
 8003c72:	687b      	ldr	r3, [r7, #4]
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c88:	2300      	movs	r3, #0
 8003c8a:	617b      	str	r3, [r7, #20]
 8003c8c:	e009      	b.n	8003ca2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	1c5a      	adds	r2, r3, #1
 8003c92:	60ba      	str	r2, [r7, #8]
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	617b      	str	r3, [r7, #20]
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	dbf1      	blt.n	8003c8e <_write+0x12>
	}
	return len;
 8003caa:	687b      	ldr	r3, [r7, #4]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3718      	adds	r7, #24
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <_close>:

int _close(int file)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
	return -1;
 8003cbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bc80      	pop	{r7}
 8003cc8:	4770      	bx	lr

08003cca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
 8003cd2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cda:	605a      	str	r2, [r3, #4]
	return 0;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bc80      	pop	{r7}
 8003ce6:	4770      	bx	lr

08003ce8 <_isatty>:

int _isatty(int file)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
	return 1;
 8003cf0:	2301      	movs	r3, #1
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
	return 0;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bc80      	pop	{r7}
 8003d12:	4770      	bx	lr

08003d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d1c:	4a14      	ldr	r2, [pc, #80]	; (8003d70 <_sbrk+0x5c>)
 8003d1e:	4b15      	ldr	r3, [pc, #84]	; (8003d74 <_sbrk+0x60>)
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d28:	4b13      	ldr	r3, [pc, #76]	; (8003d78 <_sbrk+0x64>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d102      	bne.n	8003d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d30:	4b11      	ldr	r3, [pc, #68]	; (8003d78 <_sbrk+0x64>)
 8003d32:	4a12      	ldr	r2, [pc, #72]	; (8003d7c <_sbrk+0x68>)
 8003d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d36:	4b10      	ldr	r3, [pc, #64]	; (8003d78 <_sbrk+0x64>)
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d207      	bcs.n	8003d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d44:	f003 fd72 	bl	800782c <__errno>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	220c      	movs	r2, #12
 8003d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d52:	e009      	b.n	8003d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d54:	4b08      	ldr	r3, [pc, #32]	; (8003d78 <_sbrk+0x64>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d5a:	4b07      	ldr	r3, [pc, #28]	; (8003d78 <_sbrk+0x64>)
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4413      	add	r3, r2
 8003d62:	4a05      	ldr	r2, [pc, #20]	; (8003d78 <_sbrk+0x64>)
 8003d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d66:	68fb      	ldr	r3, [r7, #12]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	2000c000 	.word	0x2000c000
 8003d74:	00000400 	.word	0x00000400
 8003d78:	20000bd4 	.word	0x20000bd4
 8003d7c:	20000bf0 	.word	0x20000bf0

08003d80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr

08003d8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d8c:	480c      	ldr	r0, [pc, #48]	; (8003dc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003d8e:	490d      	ldr	r1, [pc, #52]	; (8003dc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003d90:	4a0d      	ldr	r2, [pc, #52]	; (8003dc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003d92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d94:	e002      	b.n	8003d9c <LoopCopyDataInit>

08003d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d9a:	3304      	adds	r3, #4

08003d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003da0:	d3f9      	bcc.n	8003d96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003da2:	4a0a      	ldr	r2, [pc, #40]	; (8003dcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003da4:	4c0a      	ldr	r4, [pc, #40]	; (8003dd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003da8:	e001      	b.n	8003dae <LoopFillZerobss>

08003daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003dac:	3204      	adds	r2, #4

08003dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003db0:	d3fb      	bcc.n	8003daa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003db2:	f7ff ffe5 	bl	8003d80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003db6:	f003 fd51 	bl	800785c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003dba:	f7fe fd93 	bl	80028e4 <main>
  bx lr
 8003dbe:	4770      	bx	lr
  ldr r0, =_sdata
 8003dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003dc4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8003dc8:	08009c70 	.word	0x08009c70
  ldr r2, =_sbss
 8003dcc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8003dd0:	20000bec 	.word	0x20000bec

08003dd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003dd4:	e7fe      	b.n	8003dd4 <ADC1_2_IRQHandler>
	...

08003dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ddc:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <HAL_Init+0x28>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a07      	ldr	r2, [pc, #28]	; (8003e00 <HAL_Init+0x28>)
 8003de2:	f043 0310 	orr.w	r3, r3, #16
 8003de6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003de8:	2003      	movs	r0, #3
 8003dea:	f000 f947 	bl	800407c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003dee:	200f      	movs	r0, #15
 8003df0:	f000 f808 	bl	8003e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003df4:	f7ff fb88 	bl	8003508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40022000 	.word	0x40022000

08003e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e0c:	4b12      	ldr	r3, [pc, #72]	; (8003e58 <HAL_InitTick+0x54>)
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	4b12      	ldr	r3, [pc, #72]	; (8003e5c <HAL_InitTick+0x58>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	4619      	mov	r1, r3
 8003e16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 f95f 	bl	80040e6 <HAL_SYSTICK_Config>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e00e      	b.n	8003e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b0f      	cmp	r3, #15
 8003e36:	d80a      	bhi.n	8003e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e38:	2200      	movs	r2, #0
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e40:	f000 f927 	bl	8004092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e44:	4a06      	ldr	r2, [pc, #24]	; (8003e60 <HAL_InitTick+0x5c>)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	e000      	b.n	8003e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3708      	adds	r7, #8
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	20000004 	.word	0x20000004
 8003e5c:	2000000c 	.word	0x2000000c
 8003e60:	20000008 	.word	0x20000008

08003e64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e68:	4b05      	ldr	r3, [pc, #20]	; (8003e80 <HAL_IncTick+0x1c>)
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	4b05      	ldr	r3, [pc, #20]	; (8003e84 <HAL_IncTick+0x20>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4413      	add	r3, r2
 8003e74:	4a03      	ldr	r2, [pc, #12]	; (8003e84 <HAL_IncTick+0x20>)
 8003e76:	6013      	str	r3, [r2, #0]
}
 8003e78:	bf00      	nop
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bc80      	pop	{r7}
 8003e7e:	4770      	bx	lr
 8003e80:	2000000c 	.word	0x2000000c
 8003e84:	20000bd8 	.word	0x20000bd8

08003e88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003e8c:	4b02      	ldr	r3, [pc, #8]	; (8003e98 <HAL_GetTick+0x10>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr
 8003e98:	20000bd8 	.word	0x20000bd8

08003e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ea4:	f7ff fff0 	bl	8003e88 <HAL_GetTick>
 8003ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb4:	d005      	beq.n	8003ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	; (8003ee0 <HAL_Delay+0x44>)
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ec2:	bf00      	nop
 8003ec4:	f7ff ffe0 	bl	8003e88 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d8f7      	bhi.n	8003ec4 <HAL_Delay+0x28>
  {
  }
}
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	2000000c 	.word	0x2000000c

08003ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f003 0307 	and.w	r3, r3, #7
 8003ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ef4:	4b0c      	ldr	r3, [pc, #48]	; (8003f28 <__NVIC_SetPriorityGrouping+0x44>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f00:	4013      	ands	r3, r2
 8003f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f16:	4a04      	ldr	r2, [pc, #16]	; (8003f28 <__NVIC_SetPriorityGrouping+0x44>)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	60d3      	str	r3, [r2, #12]
}
 8003f1c:	bf00      	nop
 8003f1e:	3714      	adds	r7, #20
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bc80      	pop	{r7}
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	e000ed00 	.word	0xe000ed00

08003f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f30:	4b04      	ldr	r3, [pc, #16]	; (8003f44 <__NVIC_GetPriorityGrouping+0x18>)
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	0a1b      	lsrs	r3, r3, #8
 8003f36:	f003 0307 	and.w	r3, r3, #7
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bc80      	pop	{r7}
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	e000ed00 	.word	0xe000ed00

08003f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	4603      	mov	r3, r0
 8003f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	db0b      	blt.n	8003f72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f5a:	79fb      	ldrb	r3, [r7, #7]
 8003f5c:	f003 021f 	and.w	r2, r3, #31
 8003f60:	4906      	ldr	r1, [pc, #24]	; (8003f7c <__NVIC_EnableIRQ+0x34>)
 8003f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f66:	095b      	lsrs	r3, r3, #5
 8003f68:	2001      	movs	r0, #1
 8003f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr
 8003f7c:	e000e100 	.word	0xe000e100

08003f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	6039      	str	r1, [r7, #0]
 8003f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	db0a      	blt.n	8003faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	b2da      	uxtb	r2, r3
 8003f98:	490c      	ldr	r1, [pc, #48]	; (8003fcc <__NVIC_SetPriority+0x4c>)
 8003f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9e:	0112      	lsls	r2, r2, #4
 8003fa0:	b2d2      	uxtb	r2, r2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fa8:	e00a      	b.n	8003fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	4908      	ldr	r1, [pc, #32]	; (8003fd0 <__NVIC_SetPriority+0x50>)
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	f003 030f 	and.w	r3, r3, #15
 8003fb6:	3b04      	subs	r3, #4
 8003fb8:	0112      	lsls	r2, r2, #4
 8003fba:	b2d2      	uxtb	r2, r2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	761a      	strb	r2, [r3, #24]
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc80      	pop	{r7}
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	e000e100 	.word	0xe000e100
 8003fd0:	e000ed00 	.word	0xe000ed00

08003fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b089      	sub	sp, #36	; 0x24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f1c3 0307 	rsb	r3, r3, #7
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	bf28      	it	cs
 8003ff2:	2304      	movcs	r3, #4
 8003ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	3304      	adds	r3, #4
 8003ffa:	2b06      	cmp	r3, #6
 8003ffc:	d902      	bls.n	8004004 <NVIC_EncodePriority+0x30>
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	3b03      	subs	r3, #3
 8004002:	e000      	b.n	8004006 <NVIC_EncodePriority+0x32>
 8004004:	2300      	movs	r3, #0
 8004006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004008:	f04f 32ff 	mov.w	r2, #4294967295
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	43da      	mvns	r2, r3
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	401a      	ands	r2, r3
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800401c:	f04f 31ff 	mov.w	r1, #4294967295
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	fa01 f303 	lsl.w	r3, r1, r3
 8004026:	43d9      	mvns	r1, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800402c:	4313      	orrs	r3, r2
         );
}
 800402e:	4618      	mov	r0, r3
 8004030:	3724      	adds	r7, #36	; 0x24
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr

08004038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	3b01      	subs	r3, #1
 8004044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004048:	d301      	bcc.n	800404e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800404a:	2301      	movs	r3, #1
 800404c:	e00f      	b.n	800406e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800404e:	4a0a      	ldr	r2, [pc, #40]	; (8004078 <SysTick_Config+0x40>)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3b01      	subs	r3, #1
 8004054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004056:	210f      	movs	r1, #15
 8004058:	f04f 30ff 	mov.w	r0, #4294967295
 800405c:	f7ff ff90 	bl	8003f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004060:	4b05      	ldr	r3, [pc, #20]	; (8004078 <SysTick_Config+0x40>)
 8004062:	2200      	movs	r2, #0
 8004064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004066:	4b04      	ldr	r3, [pc, #16]	; (8004078 <SysTick_Config+0x40>)
 8004068:	2207      	movs	r2, #7
 800406a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	e000e010 	.word	0xe000e010

0800407c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff ff2d 	bl	8003ee4 <__NVIC_SetPriorityGrouping>
}
 800408a:	bf00      	nop
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004092:	b580      	push	{r7, lr}
 8004094:	b086      	sub	sp, #24
 8004096:	af00      	add	r7, sp, #0
 8004098:	4603      	mov	r3, r0
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
 800409e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040a4:	f7ff ff42 	bl	8003f2c <__NVIC_GetPriorityGrouping>
 80040a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68b9      	ldr	r1, [r7, #8]
 80040ae:	6978      	ldr	r0, [r7, #20]
 80040b0:	f7ff ff90 	bl	8003fd4 <NVIC_EncodePriority>
 80040b4:	4602      	mov	r2, r0
 80040b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ba:	4611      	mov	r1, r2
 80040bc:	4618      	mov	r0, r3
 80040be:	f7ff ff5f 	bl	8003f80 <__NVIC_SetPriority>
}
 80040c2:	bf00      	nop
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b082      	sub	sp, #8
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	4603      	mov	r3, r0
 80040d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff ff35 	bl	8003f48 <__NVIC_EnableIRQ>
}
 80040de:	bf00      	nop
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b082      	sub	sp, #8
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7ff ffa2 	bl	8004038 <SysTick_Config>
 80040f4:	4603      	mov	r3, r0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
	...

08004100 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e059      	b.n	80041ca <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	4b2d      	ldr	r3, [pc, #180]	; (80041d4 <HAL_DMA_Init+0xd4>)
 800411e:	429a      	cmp	r2, r3
 8004120:	d80f      	bhi.n	8004142 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	461a      	mov	r2, r3
 8004128:	4b2b      	ldr	r3, [pc, #172]	; (80041d8 <HAL_DMA_Init+0xd8>)
 800412a:	4413      	add	r3, r2
 800412c:	4a2b      	ldr	r2, [pc, #172]	; (80041dc <HAL_DMA_Init+0xdc>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	091b      	lsrs	r3, r3, #4
 8004134:	009a      	lsls	r2, r3, #2
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a28      	ldr	r2, [pc, #160]	; (80041e0 <HAL_DMA_Init+0xe0>)
 800413e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004140:	e00e      	b.n	8004160 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	461a      	mov	r2, r3
 8004148:	4b26      	ldr	r3, [pc, #152]	; (80041e4 <HAL_DMA_Init+0xe4>)
 800414a:	4413      	add	r3, r2
 800414c:	4a23      	ldr	r2, [pc, #140]	; (80041dc <HAL_DMA_Init+0xdc>)
 800414e:	fba2 2303 	umull	r2, r3, r2, r3
 8004152:	091b      	lsrs	r3, r3, #4
 8004154:	009a      	lsls	r2, r3, #2
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a22      	ldr	r2, [pc, #136]	; (80041e8 <HAL_DMA_Init+0xe8>)
 800415e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004176:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800417a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004184:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004190:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800419c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3714      	adds	r7, #20
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bc80      	pop	{r7}
 80041d2:	4770      	bx	lr
 80041d4:	40020407 	.word	0x40020407
 80041d8:	bffdfff8 	.word	0xbffdfff8
 80041dc:	cccccccd 	.word	0xcccccccd
 80041e0:	40020000 	.word	0x40020000
 80041e4:	bffdfbf8 	.word	0xbffdfbf8
 80041e8:	40020400 	.word	0x40020400

080041ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
 80041f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d101      	bne.n	800420c <HAL_DMA_Start_IT+0x20>
 8004208:	2302      	movs	r3, #2
 800420a:	e04a      	b.n	80042a2 <HAL_DMA_Start_IT+0xb6>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800421a:	2b01      	cmp	r3, #1
 800421c:	d13a      	bne.n	8004294 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2202      	movs	r2, #2
 8004222:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 0201 	bic.w	r2, r2, #1
 800423a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	68b9      	ldr	r1, [r7, #8]
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f000 fbb0 	bl	80049a8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	2b00      	cmp	r3, #0
 800424e:	d008      	beq.n	8004262 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f042 020e 	orr.w	r2, r2, #14
 800425e:	601a      	str	r2, [r3, #0]
 8004260:	e00f      	b.n	8004282 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0204 	bic.w	r2, r2, #4
 8004270:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f042 020a 	orr.w	r2, r2, #10
 8004280:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0201 	orr.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	e005      	b.n	80042a0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800429c:	2302      	movs	r3, #2
 800429e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80042a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b2:	2300      	movs	r3, #0
 80042b4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d008      	beq.n	80042d2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2204      	movs	r2, #4
 80042c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e020      	b.n	8004314 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 020e 	bic.w	r2, r2, #14
 80042e0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fa:	2101      	movs	r1, #1
 80042fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004300:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004312:	7bfb      	ldrb	r3, [r7, #15]
}
 8004314:	4618      	mov	r0, r3
 8004316:	3714      	adds	r7, #20
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr
	...

08004320 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004328:	2300      	movs	r3, #0
 800432a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004332:	2b02      	cmp	r3, #2
 8004334:	d005      	beq.n	8004342 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2204      	movs	r2, #4
 800433a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	73fb      	strb	r3, [r7, #15]
 8004340:	e0d6      	b.n	80044f0 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 020e 	bic.w	r2, r2, #14
 8004350:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 0201 	bic.w	r2, r2, #1
 8004360:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	4b64      	ldr	r3, [pc, #400]	; (80044fc <HAL_DMA_Abort_IT+0x1dc>)
 800436a:	429a      	cmp	r2, r3
 800436c:	d958      	bls.n	8004420 <HAL_DMA_Abort_IT+0x100>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a63      	ldr	r2, [pc, #396]	; (8004500 <HAL_DMA_Abort_IT+0x1e0>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d04f      	beq.n	8004418 <HAL_DMA_Abort_IT+0xf8>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a61      	ldr	r2, [pc, #388]	; (8004504 <HAL_DMA_Abort_IT+0x1e4>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d048      	beq.n	8004414 <HAL_DMA_Abort_IT+0xf4>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a60      	ldr	r2, [pc, #384]	; (8004508 <HAL_DMA_Abort_IT+0x1e8>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d040      	beq.n	800440e <HAL_DMA_Abort_IT+0xee>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a5e      	ldr	r2, [pc, #376]	; (800450c <HAL_DMA_Abort_IT+0x1ec>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d038      	beq.n	8004408 <HAL_DMA_Abort_IT+0xe8>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a5d      	ldr	r2, [pc, #372]	; (8004510 <HAL_DMA_Abort_IT+0x1f0>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d030      	beq.n	8004402 <HAL_DMA_Abort_IT+0xe2>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a5b      	ldr	r2, [pc, #364]	; (8004514 <HAL_DMA_Abort_IT+0x1f4>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d028      	beq.n	80043fc <HAL_DMA_Abort_IT+0xdc>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a53      	ldr	r2, [pc, #332]	; (80044fc <HAL_DMA_Abort_IT+0x1dc>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d020      	beq.n	80043f6 <HAL_DMA_Abort_IT+0xd6>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a57      	ldr	r2, [pc, #348]	; (8004518 <HAL_DMA_Abort_IT+0x1f8>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d019      	beq.n	80043f2 <HAL_DMA_Abort_IT+0xd2>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a56      	ldr	r2, [pc, #344]	; (800451c <HAL_DMA_Abort_IT+0x1fc>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d012      	beq.n	80043ee <HAL_DMA_Abort_IT+0xce>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a54      	ldr	r2, [pc, #336]	; (8004520 <HAL_DMA_Abort_IT+0x200>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00a      	beq.n	80043e8 <HAL_DMA_Abort_IT+0xc8>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a53      	ldr	r2, [pc, #332]	; (8004524 <HAL_DMA_Abort_IT+0x204>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d102      	bne.n	80043e2 <HAL_DMA_Abort_IT+0xc2>
 80043dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043e0:	e01b      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 80043e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043e6:	e018      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 80043e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043ec:	e015      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 80043ee:	2310      	movs	r3, #16
 80043f0:	e013      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 80043f2:	2301      	movs	r3, #1
 80043f4:	e011      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 80043f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043fa:	e00e      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 80043fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004400:	e00b      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 8004402:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004406:	e008      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 8004408:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800440c:	e005      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 800440e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004412:	e002      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 8004414:	2310      	movs	r3, #16
 8004416:	e000      	b.n	800441a <HAL_DMA_Abort_IT+0xfa>
 8004418:	2301      	movs	r3, #1
 800441a:	4a43      	ldr	r2, [pc, #268]	; (8004528 <HAL_DMA_Abort_IT+0x208>)
 800441c:	6053      	str	r3, [r2, #4]
 800441e:	e057      	b.n	80044d0 <HAL_DMA_Abort_IT+0x1b0>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a36      	ldr	r2, [pc, #216]	; (8004500 <HAL_DMA_Abort_IT+0x1e0>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d04f      	beq.n	80044ca <HAL_DMA_Abort_IT+0x1aa>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a35      	ldr	r2, [pc, #212]	; (8004504 <HAL_DMA_Abort_IT+0x1e4>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d048      	beq.n	80044c6 <HAL_DMA_Abort_IT+0x1a6>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a33      	ldr	r2, [pc, #204]	; (8004508 <HAL_DMA_Abort_IT+0x1e8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d040      	beq.n	80044c0 <HAL_DMA_Abort_IT+0x1a0>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a32      	ldr	r2, [pc, #200]	; (800450c <HAL_DMA_Abort_IT+0x1ec>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d038      	beq.n	80044ba <HAL_DMA_Abort_IT+0x19a>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a30      	ldr	r2, [pc, #192]	; (8004510 <HAL_DMA_Abort_IT+0x1f0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d030      	beq.n	80044b4 <HAL_DMA_Abort_IT+0x194>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a2f      	ldr	r2, [pc, #188]	; (8004514 <HAL_DMA_Abort_IT+0x1f4>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d028      	beq.n	80044ae <HAL_DMA_Abort_IT+0x18e>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a26      	ldr	r2, [pc, #152]	; (80044fc <HAL_DMA_Abort_IT+0x1dc>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d020      	beq.n	80044a8 <HAL_DMA_Abort_IT+0x188>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a2b      	ldr	r2, [pc, #172]	; (8004518 <HAL_DMA_Abort_IT+0x1f8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d019      	beq.n	80044a4 <HAL_DMA_Abort_IT+0x184>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a29      	ldr	r2, [pc, #164]	; (800451c <HAL_DMA_Abort_IT+0x1fc>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d012      	beq.n	80044a0 <HAL_DMA_Abort_IT+0x180>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a28      	ldr	r2, [pc, #160]	; (8004520 <HAL_DMA_Abort_IT+0x200>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d00a      	beq.n	800449a <HAL_DMA_Abort_IT+0x17a>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a26      	ldr	r2, [pc, #152]	; (8004524 <HAL_DMA_Abort_IT+0x204>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d102      	bne.n	8004494 <HAL_DMA_Abort_IT+0x174>
 800448e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004492:	e01b      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 8004494:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004498:	e018      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 800449a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800449e:	e015      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044a0:	2310      	movs	r3, #16
 80044a2:	e013      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044a4:	2301      	movs	r3, #1
 80044a6:	e011      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044ac:	e00e      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80044b2:	e00b      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044b8:	e008      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044be:	e005      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044c4:	e002      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044c6:	2310      	movs	r3, #16
 80044c8:	e000      	b.n	80044cc <HAL_DMA_Abort_IT+0x1ac>
 80044ca:	2301      	movs	r3, #1
 80044cc:	4a17      	ldr	r2, [pc, #92]	; (800452c <HAL_DMA_Abort_IT+0x20c>)
 80044ce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	4798      	blx	r3
    } 
  }
  return status;
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40020080 	.word	0x40020080
 8004500:	40020008 	.word	0x40020008
 8004504:	4002001c 	.word	0x4002001c
 8004508:	40020030 	.word	0x40020030
 800450c:	40020044 	.word	0x40020044
 8004510:	40020058 	.word	0x40020058
 8004514:	4002006c 	.word	0x4002006c
 8004518:	40020408 	.word	0x40020408
 800451c:	4002041c 	.word	0x4002041c
 8004520:	40020430 	.word	0x40020430
 8004524:	40020444 	.word	0x40020444
 8004528:	40020400 	.word	0x40020400
 800452c:	40020000 	.word	0x40020000

08004530 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454c:	2204      	movs	r2, #4
 800454e:	409a      	lsls	r2, r3
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	4013      	ands	r3, r2
 8004554:	2b00      	cmp	r3, #0
 8004556:	f000 80f1 	beq.w	800473c <HAL_DMA_IRQHandler+0x20c>
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f003 0304 	and.w	r3, r3, #4
 8004560:	2b00      	cmp	r3, #0
 8004562:	f000 80eb 	beq.w	800473c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0320 	and.w	r3, r3, #32
 8004570:	2b00      	cmp	r3, #0
 8004572:	d107      	bne.n	8004584 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 0204 	bic.w	r2, r2, #4
 8004582:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	461a      	mov	r2, r3
 800458a:	4b5f      	ldr	r3, [pc, #380]	; (8004708 <HAL_DMA_IRQHandler+0x1d8>)
 800458c:	429a      	cmp	r2, r3
 800458e:	d958      	bls.n	8004642 <HAL_DMA_IRQHandler+0x112>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a5d      	ldr	r2, [pc, #372]	; (800470c <HAL_DMA_IRQHandler+0x1dc>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d04f      	beq.n	800463a <HAL_DMA_IRQHandler+0x10a>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a5c      	ldr	r2, [pc, #368]	; (8004710 <HAL_DMA_IRQHandler+0x1e0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d048      	beq.n	8004636 <HAL_DMA_IRQHandler+0x106>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a5a      	ldr	r2, [pc, #360]	; (8004714 <HAL_DMA_IRQHandler+0x1e4>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d040      	beq.n	8004630 <HAL_DMA_IRQHandler+0x100>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a59      	ldr	r2, [pc, #356]	; (8004718 <HAL_DMA_IRQHandler+0x1e8>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d038      	beq.n	800462a <HAL_DMA_IRQHandler+0xfa>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a57      	ldr	r2, [pc, #348]	; (800471c <HAL_DMA_IRQHandler+0x1ec>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d030      	beq.n	8004624 <HAL_DMA_IRQHandler+0xf4>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a56      	ldr	r2, [pc, #344]	; (8004720 <HAL_DMA_IRQHandler+0x1f0>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d028      	beq.n	800461e <HAL_DMA_IRQHandler+0xee>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a4d      	ldr	r2, [pc, #308]	; (8004708 <HAL_DMA_IRQHandler+0x1d8>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d020      	beq.n	8004618 <HAL_DMA_IRQHandler+0xe8>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a52      	ldr	r2, [pc, #328]	; (8004724 <HAL_DMA_IRQHandler+0x1f4>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d019      	beq.n	8004614 <HAL_DMA_IRQHandler+0xe4>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a50      	ldr	r2, [pc, #320]	; (8004728 <HAL_DMA_IRQHandler+0x1f8>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d012      	beq.n	8004610 <HAL_DMA_IRQHandler+0xe0>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a4f      	ldr	r2, [pc, #316]	; (800472c <HAL_DMA_IRQHandler+0x1fc>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00a      	beq.n	800460a <HAL_DMA_IRQHandler+0xda>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a4d      	ldr	r2, [pc, #308]	; (8004730 <HAL_DMA_IRQHandler+0x200>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d102      	bne.n	8004604 <HAL_DMA_IRQHandler+0xd4>
 80045fe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004602:	e01b      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 8004604:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004608:	e018      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 800460a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800460e:	e015      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 8004610:	2340      	movs	r3, #64	; 0x40
 8004612:	e013      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 8004614:	2304      	movs	r3, #4
 8004616:	e011      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 8004618:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800461c:	e00e      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 800461e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004622:	e00b      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 8004624:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004628:	e008      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 800462a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800462e:	e005      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 8004630:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004634:	e002      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 8004636:	2340      	movs	r3, #64	; 0x40
 8004638:	e000      	b.n	800463c <HAL_DMA_IRQHandler+0x10c>
 800463a:	2304      	movs	r3, #4
 800463c:	4a3d      	ldr	r2, [pc, #244]	; (8004734 <HAL_DMA_IRQHandler+0x204>)
 800463e:	6053      	str	r3, [r2, #4]
 8004640:	e057      	b.n	80046f2 <HAL_DMA_IRQHandler+0x1c2>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a31      	ldr	r2, [pc, #196]	; (800470c <HAL_DMA_IRQHandler+0x1dc>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d04f      	beq.n	80046ec <HAL_DMA_IRQHandler+0x1bc>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a2f      	ldr	r2, [pc, #188]	; (8004710 <HAL_DMA_IRQHandler+0x1e0>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d048      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x1b8>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a2e      	ldr	r2, [pc, #184]	; (8004714 <HAL_DMA_IRQHandler+0x1e4>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d040      	beq.n	80046e2 <HAL_DMA_IRQHandler+0x1b2>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a2c      	ldr	r2, [pc, #176]	; (8004718 <HAL_DMA_IRQHandler+0x1e8>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d038      	beq.n	80046dc <HAL_DMA_IRQHandler+0x1ac>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a2b      	ldr	r2, [pc, #172]	; (800471c <HAL_DMA_IRQHandler+0x1ec>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d030      	beq.n	80046d6 <HAL_DMA_IRQHandler+0x1a6>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a29      	ldr	r2, [pc, #164]	; (8004720 <HAL_DMA_IRQHandler+0x1f0>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d028      	beq.n	80046d0 <HAL_DMA_IRQHandler+0x1a0>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a21      	ldr	r2, [pc, #132]	; (8004708 <HAL_DMA_IRQHandler+0x1d8>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d020      	beq.n	80046ca <HAL_DMA_IRQHandler+0x19a>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a25      	ldr	r2, [pc, #148]	; (8004724 <HAL_DMA_IRQHandler+0x1f4>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d019      	beq.n	80046c6 <HAL_DMA_IRQHandler+0x196>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a24      	ldr	r2, [pc, #144]	; (8004728 <HAL_DMA_IRQHandler+0x1f8>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d012      	beq.n	80046c2 <HAL_DMA_IRQHandler+0x192>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a22      	ldr	r2, [pc, #136]	; (800472c <HAL_DMA_IRQHandler+0x1fc>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00a      	beq.n	80046bc <HAL_DMA_IRQHandler+0x18c>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a21      	ldr	r2, [pc, #132]	; (8004730 <HAL_DMA_IRQHandler+0x200>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d102      	bne.n	80046b6 <HAL_DMA_IRQHandler+0x186>
 80046b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80046b4:	e01b      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046b6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80046ba:	e018      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046c0:	e015      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046c2:	2340      	movs	r3, #64	; 0x40
 80046c4:	e013      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046c6:	2304      	movs	r3, #4
 80046c8:	e011      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80046ce:	e00e      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046d4:	e00b      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80046da:	e008      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80046e0:	e005      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046e6:	e002      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046e8:	2340      	movs	r3, #64	; 0x40
 80046ea:	e000      	b.n	80046ee <HAL_DMA_IRQHandler+0x1be>
 80046ec:	2304      	movs	r3, #4
 80046ee:	4a12      	ldr	r2, [pc, #72]	; (8004738 <HAL_DMA_IRQHandler+0x208>)
 80046f0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 8136 	beq.w	8004968 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004704:	e130      	b.n	8004968 <HAL_DMA_IRQHandler+0x438>
 8004706:	bf00      	nop
 8004708:	40020080 	.word	0x40020080
 800470c:	40020008 	.word	0x40020008
 8004710:	4002001c 	.word	0x4002001c
 8004714:	40020030 	.word	0x40020030
 8004718:	40020044 	.word	0x40020044
 800471c:	40020058 	.word	0x40020058
 8004720:	4002006c 	.word	0x4002006c
 8004724:	40020408 	.word	0x40020408
 8004728:	4002041c 	.word	0x4002041c
 800472c:	40020430 	.word	0x40020430
 8004730:	40020444 	.word	0x40020444
 8004734:	40020400 	.word	0x40020400
 8004738:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	2202      	movs	r2, #2
 8004742:	409a      	lsls	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4013      	ands	r3, r2
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 80dd 	beq.w	8004908 <HAL_DMA_IRQHandler+0x3d8>
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 80d7 	beq.w	8004908 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0320 	and.w	r3, r3, #32
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10b      	bne.n	8004780 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 020a 	bic.w	r2, r2, #10
 8004776:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	461a      	mov	r2, r3
 8004786:	4b7b      	ldr	r3, [pc, #492]	; (8004974 <HAL_DMA_IRQHandler+0x444>)
 8004788:	429a      	cmp	r2, r3
 800478a:	d958      	bls.n	800483e <HAL_DMA_IRQHandler+0x30e>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a79      	ldr	r2, [pc, #484]	; (8004978 <HAL_DMA_IRQHandler+0x448>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d04f      	beq.n	8004836 <HAL_DMA_IRQHandler+0x306>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a78      	ldr	r2, [pc, #480]	; (800497c <HAL_DMA_IRQHandler+0x44c>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d048      	beq.n	8004832 <HAL_DMA_IRQHandler+0x302>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a76      	ldr	r2, [pc, #472]	; (8004980 <HAL_DMA_IRQHandler+0x450>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d040      	beq.n	800482c <HAL_DMA_IRQHandler+0x2fc>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a75      	ldr	r2, [pc, #468]	; (8004984 <HAL_DMA_IRQHandler+0x454>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d038      	beq.n	8004826 <HAL_DMA_IRQHandler+0x2f6>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a73      	ldr	r2, [pc, #460]	; (8004988 <HAL_DMA_IRQHandler+0x458>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d030      	beq.n	8004820 <HAL_DMA_IRQHandler+0x2f0>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a72      	ldr	r2, [pc, #456]	; (800498c <HAL_DMA_IRQHandler+0x45c>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d028      	beq.n	800481a <HAL_DMA_IRQHandler+0x2ea>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a69      	ldr	r2, [pc, #420]	; (8004974 <HAL_DMA_IRQHandler+0x444>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d020      	beq.n	8004814 <HAL_DMA_IRQHandler+0x2e4>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a6e      	ldr	r2, [pc, #440]	; (8004990 <HAL_DMA_IRQHandler+0x460>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d019      	beq.n	8004810 <HAL_DMA_IRQHandler+0x2e0>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a6c      	ldr	r2, [pc, #432]	; (8004994 <HAL_DMA_IRQHandler+0x464>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d012      	beq.n	800480c <HAL_DMA_IRQHandler+0x2dc>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a6b      	ldr	r2, [pc, #428]	; (8004998 <HAL_DMA_IRQHandler+0x468>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00a      	beq.n	8004806 <HAL_DMA_IRQHandler+0x2d6>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a69      	ldr	r2, [pc, #420]	; (800499c <HAL_DMA_IRQHandler+0x46c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d102      	bne.n	8004800 <HAL_DMA_IRQHandler+0x2d0>
 80047fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047fe:	e01b      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004800:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004804:	e018      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004806:	f44f 7300 	mov.w	r3, #512	; 0x200
 800480a:	e015      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 800480c:	2320      	movs	r3, #32
 800480e:	e013      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004810:	2302      	movs	r3, #2
 8004812:	e011      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004814:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004818:	e00e      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 800481a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800481e:	e00b      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004820:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004824:	e008      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004826:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800482a:	e005      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 800482c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004830:	e002      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004832:	2320      	movs	r3, #32
 8004834:	e000      	b.n	8004838 <HAL_DMA_IRQHandler+0x308>
 8004836:	2302      	movs	r3, #2
 8004838:	4a59      	ldr	r2, [pc, #356]	; (80049a0 <HAL_DMA_IRQHandler+0x470>)
 800483a:	6053      	str	r3, [r2, #4]
 800483c:	e057      	b.n	80048ee <HAL_DMA_IRQHandler+0x3be>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a4d      	ldr	r2, [pc, #308]	; (8004978 <HAL_DMA_IRQHandler+0x448>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d04f      	beq.n	80048e8 <HAL_DMA_IRQHandler+0x3b8>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a4b      	ldr	r2, [pc, #300]	; (800497c <HAL_DMA_IRQHandler+0x44c>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d048      	beq.n	80048e4 <HAL_DMA_IRQHandler+0x3b4>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a4a      	ldr	r2, [pc, #296]	; (8004980 <HAL_DMA_IRQHandler+0x450>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d040      	beq.n	80048de <HAL_DMA_IRQHandler+0x3ae>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a48      	ldr	r2, [pc, #288]	; (8004984 <HAL_DMA_IRQHandler+0x454>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d038      	beq.n	80048d8 <HAL_DMA_IRQHandler+0x3a8>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a47      	ldr	r2, [pc, #284]	; (8004988 <HAL_DMA_IRQHandler+0x458>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d030      	beq.n	80048d2 <HAL_DMA_IRQHandler+0x3a2>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a45      	ldr	r2, [pc, #276]	; (800498c <HAL_DMA_IRQHandler+0x45c>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d028      	beq.n	80048cc <HAL_DMA_IRQHandler+0x39c>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a3d      	ldr	r2, [pc, #244]	; (8004974 <HAL_DMA_IRQHandler+0x444>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d020      	beq.n	80048c6 <HAL_DMA_IRQHandler+0x396>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a41      	ldr	r2, [pc, #260]	; (8004990 <HAL_DMA_IRQHandler+0x460>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d019      	beq.n	80048c2 <HAL_DMA_IRQHandler+0x392>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a40      	ldr	r2, [pc, #256]	; (8004994 <HAL_DMA_IRQHandler+0x464>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d012      	beq.n	80048be <HAL_DMA_IRQHandler+0x38e>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a3e      	ldr	r2, [pc, #248]	; (8004998 <HAL_DMA_IRQHandler+0x468>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00a      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x388>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a3d      	ldr	r2, [pc, #244]	; (800499c <HAL_DMA_IRQHandler+0x46c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d102      	bne.n	80048b2 <HAL_DMA_IRQHandler+0x382>
 80048ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048b0:	e01b      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048b6:	e018      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048bc:	e015      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048be:	2320      	movs	r3, #32
 80048c0:	e013      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048c2:	2302      	movs	r3, #2
 80048c4:	e011      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80048ca:	e00e      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80048d0:	e00b      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048d6:	e008      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048dc:	e005      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048e2:	e002      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048e4:	2320      	movs	r3, #32
 80048e6:	e000      	b.n	80048ea <HAL_DMA_IRQHandler+0x3ba>
 80048e8:	2302      	movs	r3, #2
 80048ea:	4a2e      	ldr	r2, [pc, #184]	; (80049a4 <HAL_DMA_IRQHandler+0x474>)
 80048ec:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d034      	beq.n	8004968 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004906:	e02f      	b.n	8004968 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490c:	2208      	movs	r2, #8
 800490e:	409a      	lsls	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4013      	ands	r3, r2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d028      	beq.n	800496a <HAL_DMA_IRQHandler+0x43a>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d023      	beq.n	800496a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 020e 	bic.w	r2, r2, #14
 8004930:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493a:	2101      	movs	r1, #1
 800493c:	fa01 f202 	lsl.w	r2, r1, r2
 8004940:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495c:	2b00      	cmp	r3, #0
 800495e:	d004      	beq.n	800496a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	4798      	blx	r3
    }
  }
  return;
 8004968:	bf00      	nop
 800496a:	bf00      	nop
}
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40020080 	.word	0x40020080
 8004978:	40020008 	.word	0x40020008
 800497c:	4002001c 	.word	0x4002001c
 8004980:	40020030 	.word	0x40020030
 8004984:	40020044 	.word	0x40020044
 8004988:	40020058 	.word	0x40020058
 800498c:	4002006c 	.word	0x4002006c
 8004990:	40020408 	.word	0x40020408
 8004994:	4002041c 	.word	0x4002041c
 8004998:	40020430 	.word	0x40020430
 800499c:	40020444 	.word	0x40020444
 80049a0:	40020400 	.word	0x40020400
 80049a4:	40020000 	.word	0x40020000

080049a8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
 80049b4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049be:	2101      	movs	r1, #1
 80049c0:	fa01 f202 	lsl.w	r2, r1, r2
 80049c4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2b10      	cmp	r3, #16
 80049d4:	d108      	bne.n	80049e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80049e6:	e007      	b.n	80049f8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	60da      	str	r2, [r3, #12]
}
 80049f8:	bf00      	nop
 80049fa:	3714      	adds	r7, #20
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr
	...

08004a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b08b      	sub	sp, #44	; 0x2c
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004a12:	2300      	movs	r3, #0
 8004a14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a16:	e179      	b.n	8004d0c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004a18:	2201      	movs	r2, #1
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	69fa      	ldr	r2, [r7, #28]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004a2c:	69ba      	ldr	r2, [r7, #24]
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	f040 8168 	bne.w	8004d06 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	4a96      	ldr	r2, [pc, #600]	; (8004c94 <HAL_GPIO_Init+0x290>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d05e      	beq.n	8004afe <HAL_GPIO_Init+0xfa>
 8004a40:	4a94      	ldr	r2, [pc, #592]	; (8004c94 <HAL_GPIO_Init+0x290>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d875      	bhi.n	8004b32 <HAL_GPIO_Init+0x12e>
 8004a46:	4a94      	ldr	r2, [pc, #592]	; (8004c98 <HAL_GPIO_Init+0x294>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d058      	beq.n	8004afe <HAL_GPIO_Init+0xfa>
 8004a4c:	4a92      	ldr	r2, [pc, #584]	; (8004c98 <HAL_GPIO_Init+0x294>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d86f      	bhi.n	8004b32 <HAL_GPIO_Init+0x12e>
 8004a52:	4a92      	ldr	r2, [pc, #584]	; (8004c9c <HAL_GPIO_Init+0x298>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d052      	beq.n	8004afe <HAL_GPIO_Init+0xfa>
 8004a58:	4a90      	ldr	r2, [pc, #576]	; (8004c9c <HAL_GPIO_Init+0x298>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d869      	bhi.n	8004b32 <HAL_GPIO_Init+0x12e>
 8004a5e:	4a90      	ldr	r2, [pc, #576]	; (8004ca0 <HAL_GPIO_Init+0x29c>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d04c      	beq.n	8004afe <HAL_GPIO_Init+0xfa>
 8004a64:	4a8e      	ldr	r2, [pc, #568]	; (8004ca0 <HAL_GPIO_Init+0x29c>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d863      	bhi.n	8004b32 <HAL_GPIO_Init+0x12e>
 8004a6a:	4a8e      	ldr	r2, [pc, #568]	; (8004ca4 <HAL_GPIO_Init+0x2a0>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d046      	beq.n	8004afe <HAL_GPIO_Init+0xfa>
 8004a70:	4a8c      	ldr	r2, [pc, #560]	; (8004ca4 <HAL_GPIO_Init+0x2a0>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d85d      	bhi.n	8004b32 <HAL_GPIO_Init+0x12e>
 8004a76:	2b12      	cmp	r3, #18
 8004a78:	d82a      	bhi.n	8004ad0 <HAL_GPIO_Init+0xcc>
 8004a7a:	2b12      	cmp	r3, #18
 8004a7c:	d859      	bhi.n	8004b32 <HAL_GPIO_Init+0x12e>
 8004a7e:	a201      	add	r2, pc, #4	; (adr r2, 8004a84 <HAL_GPIO_Init+0x80>)
 8004a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a84:	08004aff 	.word	0x08004aff
 8004a88:	08004ad9 	.word	0x08004ad9
 8004a8c:	08004aeb 	.word	0x08004aeb
 8004a90:	08004b2d 	.word	0x08004b2d
 8004a94:	08004b33 	.word	0x08004b33
 8004a98:	08004b33 	.word	0x08004b33
 8004a9c:	08004b33 	.word	0x08004b33
 8004aa0:	08004b33 	.word	0x08004b33
 8004aa4:	08004b33 	.word	0x08004b33
 8004aa8:	08004b33 	.word	0x08004b33
 8004aac:	08004b33 	.word	0x08004b33
 8004ab0:	08004b33 	.word	0x08004b33
 8004ab4:	08004b33 	.word	0x08004b33
 8004ab8:	08004b33 	.word	0x08004b33
 8004abc:	08004b33 	.word	0x08004b33
 8004ac0:	08004b33 	.word	0x08004b33
 8004ac4:	08004b33 	.word	0x08004b33
 8004ac8:	08004ae1 	.word	0x08004ae1
 8004acc:	08004af5 	.word	0x08004af5
 8004ad0:	4a75      	ldr	r2, [pc, #468]	; (8004ca8 <HAL_GPIO_Init+0x2a4>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d013      	beq.n	8004afe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004ad6:	e02c      	b.n	8004b32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	623b      	str	r3, [r7, #32]
          break;
 8004ade:	e029      	b.n	8004b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	623b      	str	r3, [r7, #32]
          break;
 8004ae8:	e024      	b.n	8004b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	3308      	adds	r3, #8
 8004af0:	623b      	str	r3, [r7, #32]
          break;
 8004af2:	e01f      	b.n	8004b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	330c      	adds	r3, #12
 8004afa:	623b      	str	r3, [r7, #32]
          break;
 8004afc:	e01a      	b.n	8004b34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d102      	bne.n	8004b0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b06:	2304      	movs	r3, #4
 8004b08:	623b      	str	r3, [r7, #32]
          break;
 8004b0a:	e013      	b.n	8004b34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d105      	bne.n	8004b20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b14:	2308      	movs	r3, #8
 8004b16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	69fa      	ldr	r2, [r7, #28]
 8004b1c:	611a      	str	r2, [r3, #16]
          break;
 8004b1e:	e009      	b.n	8004b34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b20:	2308      	movs	r3, #8
 8004b22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	615a      	str	r2, [r3, #20]
          break;
 8004b2a:	e003      	b.n	8004b34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	623b      	str	r3, [r7, #32]
          break;
 8004b30:	e000      	b.n	8004b34 <HAL_GPIO_Init+0x130>
          break;
 8004b32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	2bff      	cmp	r3, #255	; 0xff
 8004b38:	d801      	bhi.n	8004b3e <HAL_GPIO_Init+0x13a>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	e001      	b.n	8004b42 <HAL_GPIO_Init+0x13e>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3304      	adds	r3, #4
 8004b42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	2bff      	cmp	r3, #255	; 0xff
 8004b48:	d802      	bhi.n	8004b50 <HAL_GPIO_Init+0x14c>
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	e002      	b.n	8004b56 <HAL_GPIO_Init+0x152>
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	3b08      	subs	r3, #8
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	210f      	movs	r1, #15
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	fa01 f303 	lsl.w	r3, r1, r3
 8004b64:	43db      	mvns	r3, r3
 8004b66:	401a      	ands	r2, r3
 8004b68:	6a39      	ldr	r1, [r7, #32]
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b70:	431a      	orrs	r2, r3
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 80c1 	beq.w	8004d06 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004b84:	4b49      	ldr	r3, [pc, #292]	; (8004cac <HAL_GPIO_Init+0x2a8>)
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	4a48      	ldr	r2, [pc, #288]	; (8004cac <HAL_GPIO_Init+0x2a8>)
 8004b8a:	f043 0301 	orr.w	r3, r3, #1
 8004b8e:	6193      	str	r3, [r2, #24]
 8004b90:	4b46      	ldr	r3, [pc, #280]	; (8004cac <HAL_GPIO_Init+0x2a8>)
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	60bb      	str	r3, [r7, #8]
 8004b9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004b9c:	4a44      	ldr	r2, [pc, #272]	; (8004cb0 <HAL_GPIO_Init+0x2ac>)
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba0:	089b      	lsrs	r3, r3, #2
 8004ba2:	3302      	adds	r3, #2
 8004ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	220f      	movs	r2, #15
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	43db      	mvns	r3, r3
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a3c      	ldr	r2, [pc, #240]	; (8004cb4 <HAL_GPIO_Init+0x2b0>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d01f      	beq.n	8004c08 <HAL_GPIO_Init+0x204>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a3b      	ldr	r2, [pc, #236]	; (8004cb8 <HAL_GPIO_Init+0x2b4>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d019      	beq.n	8004c04 <HAL_GPIO_Init+0x200>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a3a      	ldr	r2, [pc, #232]	; (8004cbc <HAL_GPIO_Init+0x2b8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d013      	beq.n	8004c00 <HAL_GPIO_Init+0x1fc>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a39      	ldr	r2, [pc, #228]	; (8004cc0 <HAL_GPIO_Init+0x2bc>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d00d      	beq.n	8004bfc <HAL_GPIO_Init+0x1f8>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a38      	ldr	r2, [pc, #224]	; (8004cc4 <HAL_GPIO_Init+0x2c0>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d007      	beq.n	8004bf8 <HAL_GPIO_Init+0x1f4>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a37      	ldr	r2, [pc, #220]	; (8004cc8 <HAL_GPIO_Init+0x2c4>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d101      	bne.n	8004bf4 <HAL_GPIO_Init+0x1f0>
 8004bf0:	2305      	movs	r3, #5
 8004bf2:	e00a      	b.n	8004c0a <HAL_GPIO_Init+0x206>
 8004bf4:	2306      	movs	r3, #6
 8004bf6:	e008      	b.n	8004c0a <HAL_GPIO_Init+0x206>
 8004bf8:	2304      	movs	r3, #4
 8004bfa:	e006      	b.n	8004c0a <HAL_GPIO_Init+0x206>
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e004      	b.n	8004c0a <HAL_GPIO_Init+0x206>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e002      	b.n	8004c0a <HAL_GPIO_Init+0x206>
 8004c04:	2301      	movs	r3, #1
 8004c06:	e000      	b.n	8004c0a <HAL_GPIO_Init+0x206>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c0c:	f002 0203 	and.w	r2, r2, #3
 8004c10:	0092      	lsls	r2, r2, #2
 8004c12:	4093      	lsls	r3, r2
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004c1a:	4925      	ldr	r1, [pc, #148]	; (8004cb0 <HAL_GPIO_Init+0x2ac>)
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	089b      	lsrs	r3, r3, #2
 8004c20:	3302      	adds	r3, #2
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d006      	beq.n	8004c42 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004c34:	4b25      	ldr	r3, [pc, #148]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	4924      	ldr	r1, [pc, #144]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	600b      	str	r3, [r1, #0]
 8004c40:	e006      	b.n	8004c50 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004c42:	4b22      	ldr	r3, [pc, #136]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	4920      	ldr	r1, [pc, #128]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d006      	beq.n	8004c6a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004c5c:	4b1b      	ldr	r3, [pc, #108]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	491a      	ldr	r1, [pc, #104]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	604b      	str	r3, [r1, #4]
 8004c68:	e006      	b.n	8004c78 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004c6a:	4b18      	ldr	r3, [pc, #96]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	43db      	mvns	r3, r3
 8004c72:	4916      	ldr	r1, [pc, #88]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c74:	4013      	ands	r3, r2
 8004c76:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d025      	beq.n	8004cd0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004c84:	4b11      	ldr	r3, [pc, #68]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	4910      	ldr	r1, [pc, #64]	; (8004ccc <HAL_GPIO_Init+0x2c8>)
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	608b      	str	r3, [r1, #8]
 8004c90:	e025      	b.n	8004cde <HAL_GPIO_Init+0x2da>
 8004c92:	bf00      	nop
 8004c94:	10320000 	.word	0x10320000
 8004c98:	10310000 	.word	0x10310000
 8004c9c:	10220000 	.word	0x10220000
 8004ca0:	10210000 	.word	0x10210000
 8004ca4:	10120000 	.word	0x10120000
 8004ca8:	10110000 	.word	0x10110000
 8004cac:	40021000 	.word	0x40021000
 8004cb0:	40010000 	.word	0x40010000
 8004cb4:	40010800 	.word	0x40010800
 8004cb8:	40010c00 	.word	0x40010c00
 8004cbc:	40011000 	.word	0x40011000
 8004cc0:	40011400 	.word	0x40011400
 8004cc4:	40011800 	.word	0x40011800
 8004cc8:	40011c00 	.word	0x40011c00
 8004ccc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004cd0:	4b15      	ldr	r3, [pc, #84]	; (8004d28 <HAL_GPIO_Init+0x324>)
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	43db      	mvns	r3, r3
 8004cd8:	4913      	ldr	r1, [pc, #76]	; (8004d28 <HAL_GPIO_Init+0x324>)
 8004cda:	4013      	ands	r3, r2
 8004cdc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d006      	beq.n	8004cf8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004cea:	4b0f      	ldr	r3, [pc, #60]	; (8004d28 <HAL_GPIO_Init+0x324>)
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	490e      	ldr	r1, [pc, #56]	; (8004d28 <HAL_GPIO_Init+0x324>)
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60cb      	str	r3, [r1, #12]
 8004cf6:	e006      	b.n	8004d06 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004cf8:	4b0b      	ldr	r3, [pc, #44]	; (8004d28 <HAL_GPIO_Init+0x324>)
 8004cfa:	68da      	ldr	r2, [r3, #12]
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	4909      	ldr	r1, [pc, #36]	; (8004d28 <HAL_GPIO_Init+0x324>)
 8004d02:	4013      	ands	r3, r2
 8004d04:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d08:	3301      	adds	r3, #1
 8004d0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d12:	fa22 f303 	lsr.w	r3, r2, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f47f ae7e 	bne.w	8004a18 <HAL_GPIO_Init+0x14>
  }
}
 8004d1c:	bf00      	nop
 8004d1e:	bf00      	nop
 8004d20:	372c      	adds	r7, #44	; 0x2c
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr
 8004d28:	40010400 	.word	0x40010400

08004d2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	460b      	mov	r3, r1
 8004d36:	807b      	strh	r3, [r7, #2]
 8004d38:	4613      	mov	r3, r2
 8004d3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d3c:	787b      	ldrb	r3, [r7, #1]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d42:	887a      	ldrh	r2, [r7, #2]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004d48:	e003      	b.n	8004d52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004d4a:	887b      	ldrh	r3, [r7, #2]
 8004d4c:	041a      	lsls	r2, r3, #16
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	611a      	str	r2, [r3, #16]
}
 8004d52:	bf00      	nop
 8004d54:	370c      	adds	r7, #12
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bc80      	pop	{r7}
 8004d5a:	4770      	bx	lr

08004d5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e12b      	b.n	8004fc6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d106      	bne.n	8004d88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f7fe fbf2 	bl	800356c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2224      	movs	r2, #36	; 0x24
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 0201 	bic.w	r2, r2, #1
 8004d9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004dbe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004dc0:	f000 fce6 	bl	8005790 <HAL_RCC_GetPCLK1Freq>
 8004dc4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	4a81      	ldr	r2, [pc, #516]	; (8004fd0 <HAL_I2C_Init+0x274>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d807      	bhi.n	8004de0 <HAL_I2C_Init+0x84>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	4a80      	ldr	r2, [pc, #512]	; (8004fd4 <HAL_I2C_Init+0x278>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	bf94      	ite	ls
 8004dd8:	2301      	movls	r3, #1
 8004dda:	2300      	movhi	r3, #0
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	e006      	b.n	8004dee <HAL_I2C_Init+0x92>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	4a7d      	ldr	r2, [pc, #500]	; (8004fd8 <HAL_I2C_Init+0x27c>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	bf94      	ite	ls
 8004de8:	2301      	movls	r3, #1
 8004dea:	2300      	movhi	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e0e7      	b.n	8004fc6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	4a78      	ldr	r2, [pc, #480]	; (8004fdc <HAL_I2C_Init+0x280>)
 8004dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004dfe:	0c9b      	lsrs	r3, r3, #18
 8004e00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68ba      	ldr	r2, [r7, #8]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	4a6a      	ldr	r2, [pc, #424]	; (8004fd0 <HAL_I2C_Init+0x274>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d802      	bhi.n	8004e30 <HAL_I2C_Init+0xd4>
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	e009      	b.n	8004e44 <HAL_I2C_Init+0xe8>
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004e36:	fb02 f303 	mul.w	r3, r2, r3
 8004e3a:	4a69      	ldr	r2, [pc, #420]	; (8004fe0 <HAL_I2C_Init+0x284>)
 8004e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e40:	099b      	lsrs	r3, r3, #6
 8004e42:	3301      	adds	r3, #1
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	6812      	ldr	r2, [r2, #0]
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004e56:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	495c      	ldr	r1, [pc, #368]	; (8004fd0 <HAL_I2C_Init+0x274>)
 8004e60:	428b      	cmp	r3, r1
 8004e62:	d819      	bhi.n	8004e98 <HAL_I2C_Init+0x13c>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	1e59      	subs	r1, r3, #1
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e72:	1c59      	adds	r1, r3, #1
 8004e74:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004e78:	400b      	ands	r3, r1
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00a      	beq.n	8004e94 <HAL_I2C_Init+0x138>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	1e59      	subs	r1, r3, #1
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	005b      	lsls	r3, r3, #1
 8004e88:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e92:	e051      	b.n	8004f38 <HAL_I2C_Init+0x1dc>
 8004e94:	2304      	movs	r3, #4
 8004e96:	e04f      	b.n	8004f38 <HAL_I2C_Init+0x1dc>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d111      	bne.n	8004ec4 <HAL_I2C_Init+0x168>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	1e58      	subs	r0, r3, #1
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6859      	ldr	r1, [r3, #4]
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	440b      	add	r3, r1
 8004eae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	bf0c      	ite	eq
 8004ebc:	2301      	moveq	r3, #1
 8004ebe:	2300      	movne	r3, #0
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	e012      	b.n	8004eea <HAL_I2C_Init+0x18e>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	1e58      	subs	r0, r3, #1
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6859      	ldr	r1, [r3, #4]
 8004ecc:	460b      	mov	r3, r1
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	440b      	add	r3, r1
 8004ed2:	0099      	lsls	r1, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004eda:	3301      	adds	r3, #1
 8004edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	bf0c      	ite	eq
 8004ee4:	2301      	moveq	r3, #1
 8004ee6:	2300      	movne	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <HAL_I2C_Init+0x196>
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e022      	b.n	8004f38 <HAL_I2C_Init+0x1dc>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10e      	bne.n	8004f18 <HAL_I2C_Init+0x1bc>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1e58      	subs	r0, r3, #1
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6859      	ldr	r1, [r3, #4]
 8004f02:	460b      	mov	r3, r1
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	440b      	add	r3, r1
 8004f08:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f16:	e00f      	b.n	8004f38 <HAL_I2C_Init+0x1dc>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	1e58      	subs	r0, r3, #1
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6859      	ldr	r1, [r3, #4]
 8004f20:	460b      	mov	r3, r1
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	0099      	lsls	r1, r3, #2
 8004f28:	440b      	add	r3, r1
 8004f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f2e:	3301      	adds	r3, #1
 8004f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f34:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f38:	6879      	ldr	r1, [r7, #4]
 8004f3a:	6809      	ldr	r1, [r1, #0]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	69da      	ldr	r2, [r3, #28]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	431a      	orrs	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004f66:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	6911      	ldr	r1, [r2, #16]
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	68d2      	ldr	r2, [r2, #12]
 8004f72:	4311      	orrs	r1, r2
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	6812      	ldr	r2, [r2, #0]
 8004f78:	430b      	orrs	r3, r1
 8004f7a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	430a      	orrs	r2, r1
 8004f96:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0201 	orr.w	r2, r2, #1
 8004fa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	000186a0 	.word	0x000186a0
 8004fd4:	001e847f 	.word	0x001e847f
 8004fd8:	003d08ff 	.word	0x003d08ff
 8004fdc:	431bde83 	.word	0x431bde83
 8004fe0:	10624dd3 	.word	0x10624dd3

08004fe4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e272      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	f000 8087 	beq.w	8005112 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005004:	4b92      	ldr	r3, [pc, #584]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f003 030c 	and.w	r3, r3, #12
 800500c:	2b04      	cmp	r3, #4
 800500e:	d00c      	beq.n	800502a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005010:	4b8f      	ldr	r3, [pc, #572]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f003 030c 	and.w	r3, r3, #12
 8005018:	2b08      	cmp	r3, #8
 800501a:	d112      	bne.n	8005042 <HAL_RCC_OscConfig+0x5e>
 800501c:	4b8c      	ldr	r3, [pc, #560]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005028:	d10b      	bne.n	8005042 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800502a:	4b89      	ldr	r3, [pc, #548]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d06c      	beq.n	8005110 <HAL_RCC_OscConfig+0x12c>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d168      	bne.n	8005110 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e24c      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800504a:	d106      	bne.n	800505a <HAL_RCC_OscConfig+0x76>
 800504c:	4b80      	ldr	r3, [pc, #512]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a7f      	ldr	r2, [pc, #508]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005056:	6013      	str	r3, [r2, #0]
 8005058:	e02e      	b.n	80050b8 <HAL_RCC_OscConfig+0xd4>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d10c      	bne.n	800507c <HAL_RCC_OscConfig+0x98>
 8005062:	4b7b      	ldr	r3, [pc, #492]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a7a      	ldr	r2, [pc, #488]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005068:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800506c:	6013      	str	r3, [r2, #0]
 800506e:	4b78      	ldr	r3, [pc, #480]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a77      	ldr	r2, [pc, #476]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005074:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005078:	6013      	str	r3, [r2, #0]
 800507a:	e01d      	b.n	80050b8 <HAL_RCC_OscConfig+0xd4>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005084:	d10c      	bne.n	80050a0 <HAL_RCC_OscConfig+0xbc>
 8005086:	4b72      	ldr	r3, [pc, #456]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a71      	ldr	r2, [pc, #452]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800508c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005090:	6013      	str	r3, [r2, #0]
 8005092:	4b6f      	ldr	r3, [pc, #444]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a6e      	ldr	r2, [pc, #440]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	e00b      	b.n	80050b8 <HAL_RCC_OscConfig+0xd4>
 80050a0:	4b6b      	ldr	r3, [pc, #428]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a6a      	ldr	r2, [pc, #424]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80050a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050aa:	6013      	str	r3, [r2, #0]
 80050ac:	4b68      	ldr	r3, [pc, #416]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a67      	ldr	r2, [pc, #412]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80050b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d013      	beq.n	80050e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c0:	f7fe fee2 	bl	8003e88 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050c8:	f7fe fede 	bl	8003e88 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b64      	cmp	r3, #100	; 0x64
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e200      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050da:	4b5d      	ldr	r3, [pc, #372]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d0f0      	beq.n	80050c8 <HAL_RCC_OscConfig+0xe4>
 80050e6:	e014      	b.n	8005112 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e8:	f7fe fece 	bl	8003e88 <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050f0:	f7fe feca 	bl	8003e88 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b64      	cmp	r3, #100	; 0x64
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e1ec      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005102:	4b53      	ldr	r3, [pc, #332]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1f0      	bne.n	80050f0 <HAL_RCC_OscConfig+0x10c>
 800510e:	e000      	b.n	8005112 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d063      	beq.n	80051e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800511e:	4b4c      	ldr	r3, [pc, #304]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800512a:	4b49      	ldr	r3, [pc, #292]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f003 030c 	and.w	r3, r3, #12
 8005132:	2b08      	cmp	r3, #8
 8005134:	d11c      	bne.n	8005170 <HAL_RCC_OscConfig+0x18c>
 8005136:	4b46      	ldr	r3, [pc, #280]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d116      	bne.n	8005170 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005142:	4b43      	ldr	r3, [pc, #268]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d005      	beq.n	800515a <HAL_RCC_OscConfig+0x176>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	2b01      	cmp	r3, #1
 8005154:	d001      	beq.n	800515a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e1c0      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800515a:	4b3d      	ldr	r3, [pc, #244]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	4939      	ldr	r1, [pc, #228]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800516a:	4313      	orrs	r3, r2
 800516c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800516e:	e03a      	b.n	80051e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d020      	beq.n	80051ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005178:	4b36      	ldr	r3, [pc, #216]	; (8005254 <HAL_RCC_OscConfig+0x270>)
 800517a:	2201      	movs	r2, #1
 800517c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800517e:	f7fe fe83 	bl	8003e88 <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005184:	e008      	b.n	8005198 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005186:	f7fe fe7f 	bl	8003e88 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d901      	bls.n	8005198 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e1a1      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005198:	4b2d      	ldr	r3, [pc, #180]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0302 	and.w	r3, r3, #2
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d0f0      	beq.n	8005186 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051a4:	4b2a      	ldr	r3, [pc, #168]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	00db      	lsls	r3, r3, #3
 80051b2:	4927      	ldr	r1, [pc, #156]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	600b      	str	r3, [r1, #0]
 80051b8:	e015      	b.n	80051e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051ba:	4b26      	ldr	r3, [pc, #152]	; (8005254 <HAL_RCC_OscConfig+0x270>)
 80051bc:	2200      	movs	r2, #0
 80051be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c0:	f7fe fe62 	bl	8003e88 <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051c8:	f7fe fe5e 	bl	8003e88 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e180      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051da:	4b1d      	ldr	r3, [pc, #116]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1f0      	bne.n	80051c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0308 	and.w	r3, r3, #8
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d03a      	beq.n	8005268 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d019      	beq.n	800522e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051fa:	4b17      	ldr	r3, [pc, #92]	; (8005258 <HAL_RCC_OscConfig+0x274>)
 80051fc:	2201      	movs	r2, #1
 80051fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005200:	f7fe fe42 	bl	8003e88 <HAL_GetTick>
 8005204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005206:	e008      	b.n	800521a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005208:	f7fe fe3e 	bl	8003e88 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e160      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800521a:	4b0d      	ldr	r3, [pc, #52]	; (8005250 <HAL_RCC_OscConfig+0x26c>)
 800521c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d0f0      	beq.n	8005208 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005226:	2001      	movs	r0, #1
 8005228:	f000 fada 	bl	80057e0 <RCC_Delay>
 800522c:	e01c      	b.n	8005268 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800522e:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <HAL_RCC_OscConfig+0x274>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005234:	f7fe fe28 	bl	8003e88 <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800523a:	e00f      	b.n	800525c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800523c:	f7fe fe24 	bl	8003e88 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d908      	bls.n	800525c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e146      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
 800524e:	bf00      	nop
 8005250:	40021000 	.word	0x40021000
 8005254:	42420000 	.word	0x42420000
 8005258:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800525c:	4b92      	ldr	r3, [pc, #584]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800525e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005260:	f003 0302 	and.w	r3, r3, #2
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e9      	bne.n	800523c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	2b00      	cmp	r3, #0
 8005272:	f000 80a6 	beq.w	80053c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005276:	2300      	movs	r3, #0
 8005278:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800527a:	4b8b      	ldr	r3, [pc, #556]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10d      	bne.n	80052a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005286:	4b88      	ldr	r3, [pc, #544]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	4a87      	ldr	r2, [pc, #540]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800528c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005290:	61d3      	str	r3, [r2, #28]
 8005292:	4b85      	ldr	r3, [pc, #532]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800529a:	60bb      	str	r3, [r7, #8]
 800529c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800529e:	2301      	movs	r3, #1
 80052a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a2:	4b82      	ldr	r3, [pc, #520]	; (80054ac <HAL_RCC_OscConfig+0x4c8>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d118      	bne.n	80052e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052ae:	4b7f      	ldr	r3, [pc, #508]	; (80054ac <HAL_RCC_OscConfig+0x4c8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a7e      	ldr	r2, [pc, #504]	; (80054ac <HAL_RCC_OscConfig+0x4c8>)
 80052b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052ba:	f7fe fde5 	bl	8003e88 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052c2:	f7fe fde1 	bl	8003e88 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b64      	cmp	r3, #100	; 0x64
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e103      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d4:	4b75      	ldr	r3, [pc, #468]	; (80054ac <HAL_RCC_OscConfig+0x4c8>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0f0      	beq.n	80052c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d106      	bne.n	80052f6 <HAL_RCC_OscConfig+0x312>
 80052e8:	4b6f      	ldr	r3, [pc, #444]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	4a6e      	ldr	r2, [pc, #440]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 80052ee:	f043 0301 	orr.w	r3, r3, #1
 80052f2:	6213      	str	r3, [r2, #32]
 80052f4:	e02d      	b.n	8005352 <HAL_RCC_OscConfig+0x36e>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10c      	bne.n	8005318 <HAL_RCC_OscConfig+0x334>
 80052fe:	4b6a      	ldr	r3, [pc, #424]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	4a69      	ldr	r2, [pc, #420]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005304:	f023 0301 	bic.w	r3, r3, #1
 8005308:	6213      	str	r3, [r2, #32]
 800530a:	4b67      	ldr	r3, [pc, #412]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	4a66      	ldr	r2, [pc, #408]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005310:	f023 0304 	bic.w	r3, r3, #4
 8005314:	6213      	str	r3, [r2, #32]
 8005316:	e01c      	b.n	8005352 <HAL_RCC_OscConfig+0x36e>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	2b05      	cmp	r3, #5
 800531e:	d10c      	bne.n	800533a <HAL_RCC_OscConfig+0x356>
 8005320:	4b61      	ldr	r3, [pc, #388]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	4a60      	ldr	r2, [pc, #384]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005326:	f043 0304 	orr.w	r3, r3, #4
 800532a:	6213      	str	r3, [r2, #32]
 800532c:	4b5e      	ldr	r3, [pc, #376]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	4a5d      	ldr	r2, [pc, #372]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005332:	f043 0301 	orr.w	r3, r3, #1
 8005336:	6213      	str	r3, [r2, #32]
 8005338:	e00b      	b.n	8005352 <HAL_RCC_OscConfig+0x36e>
 800533a:	4b5b      	ldr	r3, [pc, #364]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	4a5a      	ldr	r2, [pc, #360]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005340:	f023 0301 	bic.w	r3, r3, #1
 8005344:	6213      	str	r3, [r2, #32]
 8005346:	4b58      	ldr	r3, [pc, #352]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005348:	6a1b      	ldr	r3, [r3, #32]
 800534a:	4a57      	ldr	r2, [pc, #348]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800534c:	f023 0304 	bic.w	r3, r3, #4
 8005350:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d015      	beq.n	8005386 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800535a:	f7fe fd95 	bl	8003e88 <HAL_GetTick>
 800535e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005360:	e00a      	b.n	8005378 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005362:	f7fe fd91 	bl	8003e88 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005370:	4293      	cmp	r3, r2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e0b1      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005378:	4b4b      	ldr	r3, [pc, #300]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d0ee      	beq.n	8005362 <HAL_RCC_OscConfig+0x37e>
 8005384:	e014      	b.n	80053b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005386:	f7fe fd7f 	bl	8003e88 <HAL_GetTick>
 800538a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800538c:	e00a      	b.n	80053a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800538e:	f7fe fd7b 	bl	8003e88 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	f241 3288 	movw	r2, #5000	; 0x1388
 800539c:	4293      	cmp	r3, r2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e09b      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053a4:	4b40      	ldr	r3, [pc, #256]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 80053a6:	6a1b      	ldr	r3, [r3, #32]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1ee      	bne.n	800538e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80053b0:	7dfb      	ldrb	r3, [r7, #23]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d105      	bne.n	80053c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053b6:	4b3c      	ldr	r3, [pc, #240]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	4a3b      	ldr	r2, [pc, #236]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 80053bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	69db      	ldr	r3, [r3, #28]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 8087 	beq.w	80054da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053cc:	4b36      	ldr	r3, [pc, #216]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f003 030c 	and.w	r3, r3, #12
 80053d4:	2b08      	cmp	r3, #8
 80053d6:	d061      	beq.n	800549c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d146      	bne.n	800546e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053e0:	4b33      	ldr	r3, [pc, #204]	; (80054b0 <HAL_RCC_OscConfig+0x4cc>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e6:	f7fe fd4f 	bl	8003e88 <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ec:	e008      	b.n	8005400 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ee:	f7fe fd4b 	bl	8003e88 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e06d      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005400:	4b29      	ldr	r3, [pc, #164]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1f0      	bne.n	80053ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005414:	d108      	bne.n	8005428 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005416:	4b24      	ldr	r3, [pc, #144]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	4921      	ldr	r1, [pc, #132]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005424:	4313      	orrs	r3, r2
 8005426:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005428:	4b1f      	ldr	r3, [pc, #124]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a19      	ldr	r1, [r3, #32]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005438:	430b      	orrs	r3, r1
 800543a:	491b      	ldr	r1, [pc, #108]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 800543c:	4313      	orrs	r3, r2
 800543e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005440:	4b1b      	ldr	r3, [pc, #108]	; (80054b0 <HAL_RCC_OscConfig+0x4cc>)
 8005442:	2201      	movs	r2, #1
 8005444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005446:	f7fe fd1f 	bl	8003e88 <HAL_GetTick>
 800544a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800544c:	e008      	b.n	8005460 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800544e:	f7fe fd1b 	bl	8003e88 <HAL_GetTick>
 8005452:	4602      	mov	r2, r0
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	2b02      	cmp	r3, #2
 800545a:	d901      	bls.n	8005460 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e03d      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005460:	4b11      	ldr	r3, [pc, #68]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d0f0      	beq.n	800544e <HAL_RCC_OscConfig+0x46a>
 800546c:	e035      	b.n	80054da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800546e:	4b10      	ldr	r3, [pc, #64]	; (80054b0 <HAL_RCC_OscConfig+0x4cc>)
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005474:	f7fe fd08 	bl	8003e88 <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800547c:	f7fe fd04 	bl	8003e88 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e026      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800548e:	4b06      	ldr	r3, [pc, #24]	; (80054a8 <HAL_RCC_OscConfig+0x4c4>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f0      	bne.n	800547c <HAL_RCC_OscConfig+0x498>
 800549a:	e01e      	b.n	80054da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	69db      	ldr	r3, [r3, #28]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d107      	bne.n	80054b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e019      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
 80054a8:	40021000 	.word	0x40021000
 80054ac:	40007000 	.word	0x40007000
 80054b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80054b4:	4b0b      	ldr	r3, [pc, #44]	; (80054e4 <HAL_RCC_OscConfig+0x500>)
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a1b      	ldr	r3, [r3, #32]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d106      	bne.n	80054d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d001      	beq.n	80054da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e000      	b.n	80054dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3718      	adds	r7, #24
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	40021000 	.word	0x40021000

080054e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d101      	bne.n	80054fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e0d0      	b.n	800569e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054fc:	4b6a      	ldr	r3, [pc, #424]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0307 	and.w	r3, r3, #7
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d910      	bls.n	800552c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800550a:	4b67      	ldr	r3, [pc, #412]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f023 0207 	bic.w	r2, r3, #7
 8005512:	4965      	ldr	r1, [pc, #404]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	4313      	orrs	r3, r2
 8005518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800551a:	4b63      	ldr	r3, [pc, #396]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0307 	and.w	r3, r3, #7
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	429a      	cmp	r2, r3
 8005526:	d001      	beq.n	800552c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e0b8      	b.n	800569e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d020      	beq.n	800557a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	2b00      	cmp	r3, #0
 8005542:	d005      	beq.n	8005550 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005544:	4b59      	ldr	r3, [pc, #356]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	4a58      	ldr	r2, [pc, #352]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 800554a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800554e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b00      	cmp	r3, #0
 800555a:	d005      	beq.n	8005568 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800555c:	4b53      	ldr	r3, [pc, #332]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	4a52      	ldr	r2, [pc, #328]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005562:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005566:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005568:	4b50      	ldr	r3, [pc, #320]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	494d      	ldr	r1, [pc, #308]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005576:	4313      	orrs	r3, r2
 8005578:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d040      	beq.n	8005608 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	2b01      	cmp	r3, #1
 800558c:	d107      	bne.n	800559e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800558e:	4b47      	ldr	r3, [pc, #284]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d115      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e07f      	b.n	800569e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d107      	bne.n	80055b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055a6:	4b41      	ldr	r3, [pc, #260]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d109      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e073      	b.n	800569e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b6:	4b3d      	ldr	r3, [pc, #244]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e06b      	b.n	800569e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055c6:	4b39      	ldr	r3, [pc, #228]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f023 0203 	bic.w	r2, r3, #3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	4936      	ldr	r1, [pc, #216]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055d8:	f7fe fc56 	bl	8003e88 <HAL_GetTick>
 80055dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055de:	e00a      	b.n	80055f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055e0:	f7fe fc52 	bl	8003e88 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e053      	b.n	800569e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055f6:	4b2d      	ldr	r3, [pc, #180]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	f003 020c 	and.w	r2, r3, #12
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	429a      	cmp	r2, r3
 8005606:	d1eb      	bne.n	80055e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005608:	4b27      	ldr	r3, [pc, #156]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d210      	bcs.n	8005638 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005616:	4b24      	ldr	r3, [pc, #144]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f023 0207 	bic.w	r2, r3, #7
 800561e:	4922      	ldr	r1, [pc, #136]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	4313      	orrs	r3, r2
 8005624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005626:	4b20      	ldr	r3, [pc, #128]	; (80056a8 <HAL_RCC_ClockConfig+0x1c0>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0307 	and.w	r3, r3, #7
 800562e:	683a      	ldr	r2, [r7, #0]
 8005630:	429a      	cmp	r2, r3
 8005632:	d001      	beq.n	8005638 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e032      	b.n	800569e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	2b00      	cmp	r3, #0
 8005642:	d008      	beq.n	8005656 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005644:	4b19      	ldr	r3, [pc, #100]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	4916      	ldr	r1, [pc, #88]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005652:	4313      	orrs	r3, r2
 8005654:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0308 	and.w	r3, r3, #8
 800565e:	2b00      	cmp	r3, #0
 8005660:	d009      	beq.n	8005676 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005662:	4b12      	ldr	r3, [pc, #72]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	490e      	ldr	r1, [pc, #56]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 8005672:	4313      	orrs	r3, r2
 8005674:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005676:	f000 f821 	bl	80056bc <HAL_RCC_GetSysClockFreq>
 800567a:	4602      	mov	r2, r0
 800567c:	4b0b      	ldr	r3, [pc, #44]	; (80056ac <HAL_RCC_ClockConfig+0x1c4>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	091b      	lsrs	r3, r3, #4
 8005682:	f003 030f 	and.w	r3, r3, #15
 8005686:	490a      	ldr	r1, [pc, #40]	; (80056b0 <HAL_RCC_ClockConfig+0x1c8>)
 8005688:	5ccb      	ldrb	r3, [r1, r3]
 800568a:	fa22 f303 	lsr.w	r3, r2, r3
 800568e:	4a09      	ldr	r2, [pc, #36]	; (80056b4 <HAL_RCC_ClockConfig+0x1cc>)
 8005690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005692:	4b09      	ldr	r3, [pc, #36]	; (80056b8 <HAL_RCC_ClockConfig+0x1d0>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4618      	mov	r0, r3
 8005698:	f7fe fbb4 	bl	8003e04 <HAL_InitTick>

  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	40022000 	.word	0x40022000
 80056ac:	40021000 	.word	0x40021000
 80056b0:	080099a4 	.word	0x080099a4
 80056b4:	20000004 	.word	0x20000004
 80056b8:	20000008 	.word	0x20000008

080056bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056bc:	b490      	push	{r4, r7}
 80056be:	b08a      	sub	sp, #40	; 0x28
 80056c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80056c2:	4b29      	ldr	r3, [pc, #164]	; (8005768 <HAL_RCC_GetSysClockFreq+0xac>)
 80056c4:	1d3c      	adds	r4, r7, #4
 80056c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80056c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80056cc:	f240 2301 	movw	r3, #513	; 0x201
 80056d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	61fb      	str	r3, [r7, #28]
 80056d6:	2300      	movs	r3, #0
 80056d8:	61bb      	str	r3, [r7, #24]
 80056da:	2300      	movs	r3, #0
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
 80056de:	2300      	movs	r3, #0
 80056e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80056e2:	2300      	movs	r3, #0
 80056e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80056e6:	4b21      	ldr	r3, [pc, #132]	; (800576c <HAL_RCC_GetSysClockFreq+0xb0>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	f003 030c 	and.w	r3, r3, #12
 80056f2:	2b04      	cmp	r3, #4
 80056f4:	d002      	beq.n	80056fc <HAL_RCC_GetSysClockFreq+0x40>
 80056f6:	2b08      	cmp	r3, #8
 80056f8:	d003      	beq.n	8005702 <HAL_RCC_GetSysClockFreq+0x46>
 80056fa:	e02b      	b.n	8005754 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80056fc:	4b1c      	ldr	r3, [pc, #112]	; (8005770 <HAL_RCC_GetSysClockFreq+0xb4>)
 80056fe:	623b      	str	r3, [r7, #32]
      break;
 8005700:	e02b      	b.n	800575a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	0c9b      	lsrs	r3, r3, #18
 8005706:	f003 030f 	and.w	r3, r3, #15
 800570a:	3328      	adds	r3, #40	; 0x28
 800570c:	443b      	add	r3, r7
 800570e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005712:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d012      	beq.n	8005744 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800571e:	4b13      	ldr	r3, [pc, #76]	; (800576c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	0c5b      	lsrs	r3, r3, #17
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	3328      	adds	r3, #40	; 0x28
 800572a:	443b      	add	r3, r7
 800572c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005730:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	4a0e      	ldr	r2, [pc, #56]	; (8005770 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005736:	fb03 f202 	mul.w	r2, r3, r2
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005740:	627b      	str	r3, [r7, #36]	; 0x24
 8005742:	e004      	b.n	800574e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	4a0b      	ldr	r2, [pc, #44]	; (8005774 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005748:	fb02 f303 	mul.w	r3, r2, r3
 800574c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	623b      	str	r3, [r7, #32]
      break;
 8005752:	e002      	b.n	800575a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005754:	4b08      	ldr	r3, [pc, #32]	; (8005778 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005756:	623b      	str	r3, [r7, #32]
      break;
 8005758:	bf00      	nop
    }
  }
  return sysclockfreq;
 800575a:	6a3b      	ldr	r3, [r7, #32]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3728      	adds	r7, #40	; 0x28
 8005760:	46bd      	mov	sp, r7
 8005762:	bc90      	pop	{r4, r7}
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	08009980 	.word	0x08009980
 800576c:	40021000 	.word	0x40021000
 8005770:	00f42400 	.word	0x00f42400
 8005774:	003d0900 	.word	0x003d0900
 8005778:	007a1200 	.word	0x007a1200

0800577c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800577c:	b480      	push	{r7}
 800577e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005780:	4b02      	ldr	r3, [pc, #8]	; (800578c <HAL_RCC_GetHCLKFreq+0x10>)
 8005782:	681b      	ldr	r3, [r3, #0]
}
 8005784:	4618      	mov	r0, r3
 8005786:	46bd      	mov	sp, r7
 8005788:	bc80      	pop	{r7}
 800578a:	4770      	bx	lr
 800578c:	20000004 	.word	0x20000004

08005790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005794:	f7ff fff2 	bl	800577c <HAL_RCC_GetHCLKFreq>
 8005798:	4602      	mov	r2, r0
 800579a:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	0a1b      	lsrs	r3, r3, #8
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	4903      	ldr	r1, [pc, #12]	; (80057b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057a6:	5ccb      	ldrb	r3, [r1, r3]
 80057a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	40021000 	.word	0x40021000
 80057b4:	080099b4 	.word	0x080099b4

080057b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80057bc:	f7ff ffde 	bl	800577c <HAL_RCC_GetHCLKFreq>
 80057c0:	4602      	mov	r2, r0
 80057c2:	4b05      	ldr	r3, [pc, #20]	; (80057d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	0adb      	lsrs	r3, r3, #11
 80057c8:	f003 0307 	and.w	r3, r3, #7
 80057cc:	4903      	ldr	r1, [pc, #12]	; (80057dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80057ce:	5ccb      	ldrb	r3, [r1, r3]
 80057d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	40021000 	.word	0x40021000
 80057dc:	080099b4 	.word	0x080099b4

080057e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80057e8:	4b0a      	ldr	r3, [pc, #40]	; (8005814 <RCC_Delay+0x34>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a0a      	ldr	r2, [pc, #40]	; (8005818 <RCC_Delay+0x38>)
 80057ee:	fba2 2303 	umull	r2, r3, r2, r3
 80057f2:	0a5b      	lsrs	r3, r3, #9
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	fb02 f303 	mul.w	r3, r2, r3
 80057fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80057fc:	bf00      	nop
  }
  while (Delay --);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	1e5a      	subs	r2, r3, #1
 8005802:	60fa      	str	r2, [r7, #12]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1f9      	bne.n	80057fc <RCC_Delay+0x1c>
}
 8005808:	bf00      	nop
 800580a:	bf00      	nop
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	bc80      	pop	{r7}
 8005812:	4770      	bx	lr
 8005814:	20000004 	.word	0x20000004
 8005818:	10624dd3 	.word	0x10624dd3

0800581c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e041      	b.n	80058b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d106      	bne.n	8005848 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7fd fee2 	bl	800360c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	3304      	adds	r3, #4
 8005858:	4619      	mov	r1, r3
 800585a:	4610      	mov	r0, r2
 800585c:	f000 fd88 	bl	8006370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3708      	adds	r7, #8
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
	...

080058bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d001      	beq.n	80058d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e044      	b.n	800595e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f042 0201 	orr.w	r2, r2, #1
 80058ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a1d      	ldr	r2, [pc, #116]	; (8005968 <HAL_TIM_Base_Start_IT+0xac>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d018      	beq.n	8005928 <HAL_TIM_Base_Start_IT+0x6c>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a1c      	ldr	r2, [pc, #112]	; (800596c <HAL_TIM_Base_Start_IT+0xb0>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d013      	beq.n	8005928 <HAL_TIM_Base_Start_IT+0x6c>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005908:	d00e      	beq.n	8005928 <HAL_TIM_Base_Start_IT+0x6c>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a18      	ldr	r2, [pc, #96]	; (8005970 <HAL_TIM_Base_Start_IT+0xb4>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d009      	beq.n	8005928 <HAL_TIM_Base_Start_IT+0x6c>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a16      	ldr	r2, [pc, #88]	; (8005974 <HAL_TIM_Base_Start_IT+0xb8>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d004      	beq.n	8005928 <HAL_TIM_Base_Start_IT+0x6c>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a15      	ldr	r2, [pc, #84]	; (8005978 <HAL_TIM_Base_Start_IT+0xbc>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d111      	bne.n	800594c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 0307 	and.w	r3, r3, #7
 8005932:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2b06      	cmp	r3, #6
 8005938:	d010      	beq.n	800595c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f042 0201 	orr.w	r2, r2, #1
 8005948:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800594a:	e007      	b.n	800595c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f042 0201 	orr.w	r2, r2, #1
 800595a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	bc80      	pop	{r7}
 8005966:	4770      	bx	lr
 8005968:	40012c00 	.word	0x40012c00
 800596c:	40013400 	.word	0x40013400
 8005970:	40000400 	.word	0x40000400
 8005974:	40000800 	.word	0x40000800
 8005978:	40000c00 	.word	0x40000c00

0800597c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d101      	bne.n	800598e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e041      	b.n	8005a12 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	d106      	bne.n	80059a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 f839 	bl	8005a1a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3304      	adds	r3, #4
 80059b8:	4619      	mov	r1, r3
 80059ba:	4610      	mov	r0, r2
 80059bc:	f000 fcd8 	bl	8006370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3708      	adds	r7, #8
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b083      	sub	sp, #12
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a22:	bf00      	nop
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bc80      	pop	{r7}
 8005a2a:	4770      	bx	lr

08005a2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d109      	bne.n	8005a50 <HAL_TIM_PWM_Start+0x24>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	bf14      	ite	ne
 8005a48:	2301      	movne	r3, #1
 8005a4a:	2300      	moveq	r3, #0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	e022      	b.n	8005a96 <HAL_TIM_PWM_Start+0x6a>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d109      	bne.n	8005a6a <HAL_TIM_PWM_Start+0x3e>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	bf14      	ite	ne
 8005a62:	2301      	movne	r3, #1
 8005a64:	2300      	moveq	r3, #0
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	e015      	b.n	8005a96 <HAL_TIM_PWM_Start+0x6a>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b08      	cmp	r3, #8
 8005a6e:	d109      	bne.n	8005a84 <HAL_TIM_PWM_Start+0x58>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	bf14      	ite	ne
 8005a7c:	2301      	movne	r3, #1
 8005a7e:	2300      	moveq	r3, #0
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	e008      	b.n	8005a96 <HAL_TIM_PWM_Start+0x6a>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	bf14      	ite	ne
 8005a90:	2301      	movne	r3, #1
 8005a92:	2300      	moveq	r3, #0
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e072      	b.n	8005b84 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d104      	bne.n	8005aae <HAL_TIM_PWM_Start+0x82>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005aac:	e013      	b.n	8005ad6 <HAL_TIM_PWM_Start+0xaa>
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	2b04      	cmp	r3, #4
 8005ab2:	d104      	bne.n	8005abe <HAL_TIM_PWM_Start+0x92>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005abc:	e00b      	b.n	8005ad6 <HAL_TIM_PWM_Start+0xaa>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d104      	bne.n	8005ace <HAL_TIM_PWM_Start+0xa2>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005acc:	e003      	b.n	8005ad6 <HAL_TIM_PWM_Start+0xaa>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2202      	movs	r2, #2
 8005ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2201      	movs	r2, #1
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 ff02 	bl	80068e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a28      	ldr	r2, [pc, #160]	; (8005b8c <HAL_TIM_PWM_Start+0x160>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d004      	beq.n	8005af8 <HAL_TIM_PWM_Start+0xcc>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a27      	ldr	r2, [pc, #156]	; (8005b90 <HAL_TIM_PWM_Start+0x164>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d101      	bne.n	8005afc <HAL_TIM_PWM_Start+0xd0>
 8005af8:	2301      	movs	r3, #1
 8005afa:	e000      	b.n	8005afe <HAL_TIM_PWM_Start+0xd2>
 8005afc:	2300      	movs	r3, #0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d007      	beq.n	8005b12 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a1d      	ldr	r2, [pc, #116]	; (8005b8c <HAL_TIM_PWM_Start+0x160>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d018      	beq.n	8005b4e <HAL_TIM_PWM_Start+0x122>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a1b      	ldr	r2, [pc, #108]	; (8005b90 <HAL_TIM_PWM_Start+0x164>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d013      	beq.n	8005b4e <HAL_TIM_PWM_Start+0x122>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b2e:	d00e      	beq.n	8005b4e <HAL_TIM_PWM_Start+0x122>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a17      	ldr	r2, [pc, #92]	; (8005b94 <HAL_TIM_PWM_Start+0x168>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d009      	beq.n	8005b4e <HAL_TIM_PWM_Start+0x122>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a16      	ldr	r2, [pc, #88]	; (8005b98 <HAL_TIM_PWM_Start+0x16c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d004      	beq.n	8005b4e <HAL_TIM_PWM_Start+0x122>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a14      	ldr	r2, [pc, #80]	; (8005b9c <HAL_TIM_PWM_Start+0x170>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d111      	bne.n	8005b72 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f003 0307 	and.w	r3, r3, #7
 8005b58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2b06      	cmp	r3, #6
 8005b5e:	d010      	beq.n	8005b82 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f042 0201 	orr.w	r2, r2, #1
 8005b6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b70:	e007      	b.n	8005b82 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f042 0201 	orr.w	r2, r2, #1
 8005b80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	40012c00 	.word	0x40012c00
 8005b90:	40013400 	.word	0x40013400
 8005b94:	40000400 	.word	0x40000400
 8005b98:	40000800 	.word	0x40000800
 8005b9c:	40000c00 	.word	0x40000c00

08005ba0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b086      	sub	sp, #24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e093      	b.n	8005cdc <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d106      	bne.n	8005bce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f7fd fd6d 	bl	80036a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2202      	movs	r2, #2
 8005bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	6812      	ldr	r2, [r2, #0]
 8005be0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005be4:	f023 0307 	bic.w	r3, r3, #7
 8005be8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	3304      	adds	r3, #4
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	4610      	mov	r0, r2
 8005bf6:	f000 fbbb 	bl	8006370 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c22:	f023 0303 	bic.w	r3, r3, #3
 8005c26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	021b      	lsls	r3, r3, #8
 8005c32:	4313      	orrs	r3, r2
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005c40:	f023 030c 	bic.w	r3, r3, #12
 8005c44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68da      	ldr	r2, [r3, #12]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	021b      	lsls	r3, r3, #8
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	693a      	ldr	r2, [r7, #16]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	011a      	lsls	r2, r3, #4
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
 8005c6e:	031b      	lsls	r3, r3, #12
 8005c70:	4313      	orrs	r3, r2
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005c7e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	011b      	lsls	r3, r3, #4
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cf4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005cfc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005d0c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d110      	bne.n	8005d36 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d14:	7bfb      	ldrb	r3, [r7, #15]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d102      	bne.n	8005d20 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d1a:	7b7b      	ldrb	r3, [r7, #13]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d001      	beq.n	8005d24 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e069      	b.n	8005df8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2202      	movs	r2, #2
 8005d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d34:	e031      	b.n	8005d9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b04      	cmp	r3, #4
 8005d3a:	d110      	bne.n	8005d5e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d3c:	7bbb      	ldrb	r3, [r7, #14]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d102      	bne.n	8005d48 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d42:	7b3b      	ldrb	r3, [r7, #12]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d001      	beq.n	8005d4c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e055      	b.n	8005df8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d5c:	e01d      	b.n	8005d9a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d5e:	7bfb      	ldrb	r3, [r7, #15]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d108      	bne.n	8005d76 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d64:	7bbb      	ldrb	r3, [r7, #14]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d105      	bne.n	8005d76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d6a:	7b7b      	ldrb	r3, [r7, #13]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d102      	bne.n	8005d76 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d70:	7b3b      	ldrb	r3, [r7, #12]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d001      	beq.n	8005d7a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e03e      	b.n	8005df8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2202      	movs	r2, #2
 8005d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2202      	movs	r2, #2
 8005d86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2202      	movs	r2, #2
 8005d8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2202      	movs	r2, #2
 8005d96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d003      	beq.n	8005da8 <HAL_TIM_Encoder_Start+0xc4>
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d008      	beq.n	8005db8 <HAL_TIM_Encoder_Start+0xd4>
 8005da6:	e00f      	b.n	8005dc8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2201      	movs	r2, #1
 8005dae:	2100      	movs	r1, #0
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 fd99 	bl	80068e8 <TIM_CCxChannelCmd>
      break;
 8005db6:	e016      	b.n	8005de6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	2104      	movs	r1, #4
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 fd91 	bl	80068e8 <TIM_CCxChannelCmd>
      break;
 8005dc6:	e00e      	b.n	8005de6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	2100      	movs	r1, #0
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 fd89 	bl	80068e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	2104      	movs	r1, #4
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fd82 	bl	80068e8 <TIM_CCxChannelCmd>
      break;
 8005de4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f042 0201 	orr.w	r2, r2, #1
 8005df4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d122      	bne.n	8005e5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f003 0302 	and.w	r3, r3, #2
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	d11b      	bne.n	8005e5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f06f 0202 	mvn.w	r2, #2
 8005e2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	f003 0303 	and.w	r3, r3, #3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 fa78 	bl	8006338 <HAL_TIM_IC_CaptureCallback>
 8005e48:	e005      	b.n	8005e56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 fa6b 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 fa7a 	bl	800634a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	f003 0304 	and.w	r3, r3, #4
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	d122      	bne.n	8005eb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	f003 0304 	and.w	r3, r3, #4
 8005e74:	2b04      	cmp	r3, #4
 8005e76:	d11b      	bne.n	8005eb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f06f 0204 	mvn.w	r2, #4
 8005e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2202      	movs	r2, #2
 8005e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 fa4e 	bl	8006338 <HAL_TIM_IC_CaptureCallback>
 8005e9c:	e005      	b.n	8005eaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 fa41 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fa50 	bl	800634a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	f003 0308 	and.w	r3, r3, #8
 8005eba:	2b08      	cmp	r3, #8
 8005ebc:	d122      	bne.n	8005f04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	f003 0308 	and.w	r3, r3, #8
 8005ec8:	2b08      	cmp	r3, #8
 8005eca:	d11b      	bne.n	8005f04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f06f 0208 	mvn.w	r2, #8
 8005ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2204      	movs	r2, #4
 8005eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	69db      	ldr	r3, [r3, #28]
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d003      	beq.n	8005ef2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fa24 	bl	8006338 <HAL_TIM_IC_CaptureCallback>
 8005ef0:	e005      	b.n	8005efe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 fa17 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f000 fa26 	bl	800634a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	f003 0310 	and.w	r3, r3, #16
 8005f0e:	2b10      	cmp	r3, #16
 8005f10:	d122      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	f003 0310 	and.w	r3, r3, #16
 8005f1c:	2b10      	cmp	r3, #16
 8005f1e:	d11b      	bne.n	8005f58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f06f 0210 	mvn.w	r2, #16
 8005f28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2208      	movs	r2, #8
 8005f2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	69db      	ldr	r3, [r3, #28]
 8005f36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f9fa 	bl	8006338 <HAL_TIM_IC_CaptureCallback>
 8005f44:	e005      	b.n	8005f52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f9ed 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 f9fc 	bl	800634a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d10e      	bne.n	8005f84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d107      	bne.n	8005f84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f06f 0201 	mvn.w	r2, #1
 8005f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 f9c8 	bl	8006314 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f8e:	2b80      	cmp	r3, #128	; 0x80
 8005f90:	d10e      	bne.n	8005fb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f9c:	2b80      	cmp	r3, #128	; 0x80
 8005f9e:	d107      	bne.n	8005fb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f000 fd86 	bl	8006abc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fba:	2b40      	cmp	r3, #64	; 0x40
 8005fbc:	d10e      	bne.n	8005fdc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc8:	2b40      	cmp	r3, #64	; 0x40
 8005fca:	d107      	bne.n	8005fdc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f9c0 	bl	800635c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	f003 0320 	and.w	r3, r3, #32
 8005fe6:	2b20      	cmp	r3, #32
 8005fe8:	d10e      	bne.n	8006008 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	f003 0320 	and.w	r3, r3, #32
 8005ff4:	2b20      	cmp	r3, #32
 8005ff6:	d107      	bne.n	8006008 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f06f 0220 	mvn.w	r2, #32
 8006000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 fd51 	bl	8006aaa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006008:	bf00      	nop
 800600a:	3708      	adds	r7, #8
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006022:	2b01      	cmp	r3, #1
 8006024:	d101      	bne.n	800602a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006026:	2302      	movs	r3, #2
 8006028:	e0ac      	b.n	8006184 <HAL_TIM_PWM_ConfigChannel+0x174>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2b0c      	cmp	r3, #12
 8006036:	f200 809f 	bhi.w	8006178 <HAL_TIM_PWM_ConfigChannel+0x168>
 800603a:	a201      	add	r2, pc, #4	; (adr r2, 8006040 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800603c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006040:	08006075 	.word	0x08006075
 8006044:	08006179 	.word	0x08006179
 8006048:	08006179 	.word	0x08006179
 800604c:	08006179 	.word	0x08006179
 8006050:	080060b5 	.word	0x080060b5
 8006054:	08006179 	.word	0x08006179
 8006058:	08006179 	.word	0x08006179
 800605c:	08006179 	.word	0x08006179
 8006060:	080060f7 	.word	0x080060f7
 8006064:	08006179 	.word	0x08006179
 8006068:	08006179 	.word	0x08006179
 800606c:	08006179 	.word	0x08006179
 8006070:	08006137 	.word	0x08006137
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68b9      	ldr	r1, [r7, #8]
 800607a:	4618      	mov	r0, r3
 800607c:	f000 f9f2 	bl	8006464 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699a      	ldr	r2, [r3, #24]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f042 0208 	orr.w	r2, r2, #8
 800608e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	699a      	ldr	r2, [r3, #24]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0204 	bic.w	r2, r2, #4
 800609e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6999      	ldr	r1, [r3, #24]
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	691a      	ldr	r2, [r3, #16]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	430a      	orrs	r2, r1
 80060b0:	619a      	str	r2, [r3, #24]
      break;
 80060b2:	e062      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68b9      	ldr	r1, [r7, #8]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 fa42 	bl	8006544 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699a      	ldr	r2, [r3, #24]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699a      	ldr	r2, [r3, #24]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6999      	ldr	r1, [r3, #24]
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	021a      	lsls	r2, r3, #8
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	430a      	orrs	r2, r1
 80060f2:	619a      	str	r2, [r3, #24]
      break;
 80060f4:	e041      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68b9      	ldr	r1, [r7, #8]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f000 fa95 	bl	800662c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	69da      	ldr	r2, [r3, #28]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f042 0208 	orr.w	r2, r2, #8
 8006110:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69da      	ldr	r2, [r3, #28]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 0204 	bic.w	r2, r2, #4
 8006120:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	69d9      	ldr	r1, [r3, #28]
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	691a      	ldr	r2, [r3, #16]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	61da      	str	r2, [r3, #28]
      break;
 8006134:	e021      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68b9      	ldr	r1, [r7, #8]
 800613c:	4618      	mov	r0, r3
 800613e:	f000 fae9 	bl	8006714 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69da      	ldr	r2, [r3, #28]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006150:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	69da      	ldr	r2, [r3, #28]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006160:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	69d9      	ldr	r1, [r3, #28]
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	021a      	lsls	r2, r3, #8
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	430a      	orrs	r2, r1
 8006174:	61da      	str	r2, [r3, #28]
      break;
 8006176:	e000      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006178:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3710      	adds	r7, #16
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <HAL_TIM_ConfigClockSource+0x18>
 80061a0:	2302      	movs	r3, #2
 80061a2:	e0b3      	b.n	800630c <HAL_TIM_ConfigClockSource+0x180>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2202      	movs	r2, #2
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061dc:	d03e      	beq.n	800625c <HAL_TIM_ConfigClockSource+0xd0>
 80061de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061e2:	f200 8087 	bhi.w	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 80061e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ea:	f000 8085 	beq.w	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 80061ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061f2:	d87f      	bhi.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 80061f4:	2b70      	cmp	r3, #112	; 0x70
 80061f6:	d01a      	beq.n	800622e <HAL_TIM_ConfigClockSource+0xa2>
 80061f8:	2b70      	cmp	r3, #112	; 0x70
 80061fa:	d87b      	bhi.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 80061fc:	2b60      	cmp	r3, #96	; 0x60
 80061fe:	d050      	beq.n	80062a2 <HAL_TIM_ConfigClockSource+0x116>
 8006200:	2b60      	cmp	r3, #96	; 0x60
 8006202:	d877      	bhi.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 8006204:	2b50      	cmp	r3, #80	; 0x50
 8006206:	d03c      	beq.n	8006282 <HAL_TIM_ConfigClockSource+0xf6>
 8006208:	2b50      	cmp	r3, #80	; 0x50
 800620a:	d873      	bhi.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 800620c:	2b40      	cmp	r3, #64	; 0x40
 800620e:	d058      	beq.n	80062c2 <HAL_TIM_ConfigClockSource+0x136>
 8006210:	2b40      	cmp	r3, #64	; 0x40
 8006212:	d86f      	bhi.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 8006214:	2b30      	cmp	r3, #48	; 0x30
 8006216:	d064      	beq.n	80062e2 <HAL_TIM_ConfigClockSource+0x156>
 8006218:	2b30      	cmp	r3, #48	; 0x30
 800621a:	d86b      	bhi.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 800621c:	2b20      	cmp	r3, #32
 800621e:	d060      	beq.n	80062e2 <HAL_TIM_ConfigClockSource+0x156>
 8006220:	2b20      	cmp	r3, #32
 8006222:	d867      	bhi.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
 8006224:	2b00      	cmp	r3, #0
 8006226:	d05c      	beq.n	80062e2 <HAL_TIM_ConfigClockSource+0x156>
 8006228:	2b10      	cmp	r3, #16
 800622a:	d05a      	beq.n	80062e2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800622c:	e062      	b.n	80062f4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6818      	ldr	r0, [r3, #0]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	6899      	ldr	r1, [r3, #8]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f000 fb34 	bl	80068aa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006250:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	609a      	str	r2, [r3, #8]
      break;
 800625a:	e04e      	b.n	80062fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6818      	ldr	r0, [r3, #0]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	6899      	ldr	r1, [r3, #8]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	f000 fb1d 	bl	80068aa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689a      	ldr	r2, [r3, #8]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800627e:	609a      	str	r2, [r3, #8]
      break;
 8006280:	e03b      	b.n	80062fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6818      	ldr	r0, [r3, #0]
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	6859      	ldr	r1, [r3, #4]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	461a      	mov	r2, r3
 8006290:	f000 fa94 	bl	80067bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2150      	movs	r1, #80	; 0x50
 800629a:	4618      	mov	r0, r3
 800629c:	f000 faeb 	bl	8006876 <TIM_ITRx_SetConfig>
      break;
 80062a0:	e02b      	b.n	80062fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6818      	ldr	r0, [r3, #0]
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	6859      	ldr	r1, [r3, #4]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	461a      	mov	r2, r3
 80062b0:	f000 fab2 	bl	8006818 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2160      	movs	r1, #96	; 0x60
 80062ba:	4618      	mov	r0, r3
 80062bc:	f000 fadb 	bl	8006876 <TIM_ITRx_SetConfig>
      break;
 80062c0:	e01b      	b.n	80062fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6818      	ldr	r0, [r3, #0]
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	6859      	ldr	r1, [r3, #4]
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	461a      	mov	r2, r3
 80062d0:	f000 fa74 	bl	80067bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2140      	movs	r1, #64	; 0x40
 80062da:	4618      	mov	r0, r3
 80062dc:	f000 facb 	bl	8006876 <TIM_ITRx_SetConfig>
      break;
 80062e0:	e00b      	b.n	80062fa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4619      	mov	r1, r3
 80062ec:	4610      	mov	r0, r2
 80062ee:	f000 fac2 	bl	8006876 <TIM_ITRx_SetConfig>
        break;
 80062f2:	e002      	b.n	80062fa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80062f4:	bf00      	nop
 80062f6:	e000      	b.n	80062fa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80062f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3710      	adds	r7, #16
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	bc80      	pop	{r7}
 8006324:	4770      	bx	lr

08006326 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800632e:	bf00      	nop
 8006330:	370c      	adds	r7, #12
 8006332:	46bd      	mov	sp, r7
 8006334:	bc80      	pop	{r7}
 8006336:	4770      	bx	lr

08006338 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	bc80      	pop	{r7}
 8006348:	4770      	bx	lr

0800634a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	bc80      	pop	{r7}
 800635a:	4770      	bx	lr

0800635c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	bc80      	pop	{r7}
 800636c:	4770      	bx	lr
	...

08006370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a33      	ldr	r2, [pc, #204]	; (8006450 <TIM_Base_SetConfig+0xe0>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d013      	beq.n	80063b0 <TIM_Base_SetConfig+0x40>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a32      	ldr	r2, [pc, #200]	; (8006454 <TIM_Base_SetConfig+0xe4>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d00f      	beq.n	80063b0 <TIM_Base_SetConfig+0x40>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006396:	d00b      	beq.n	80063b0 <TIM_Base_SetConfig+0x40>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a2f      	ldr	r2, [pc, #188]	; (8006458 <TIM_Base_SetConfig+0xe8>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d007      	beq.n	80063b0 <TIM_Base_SetConfig+0x40>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a2e      	ldr	r2, [pc, #184]	; (800645c <TIM_Base_SetConfig+0xec>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d003      	beq.n	80063b0 <TIM_Base_SetConfig+0x40>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a2d      	ldr	r2, [pc, #180]	; (8006460 <TIM_Base_SetConfig+0xf0>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d108      	bne.n	80063c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	4313      	orrs	r3, r2
 80063c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a22      	ldr	r2, [pc, #136]	; (8006450 <TIM_Base_SetConfig+0xe0>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d013      	beq.n	80063f2 <TIM_Base_SetConfig+0x82>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a21      	ldr	r2, [pc, #132]	; (8006454 <TIM_Base_SetConfig+0xe4>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d00f      	beq.n	80063f2 <TIM_Base_SetConfig+0x82>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063d8:	d00b      	beq.n	80063f2 <TIM_Base_SetConfig+0x82>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a1e      	ldr	r2, [pc, #120]	; (8006458 <TIM_Base_SetConfig+0xe8>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d007      	beq.n	80063f2 <TIM_Base_SetConfig+0x82>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1d      	ldr	r2, [pc, #116]	; (800645c <TIM_Base_SetConfig+0xec>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d003      	beq.n	80063f2 <TIM_Base_SetConfig+0x82>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a1c      	ldr	r2, [pc, #112]	; (8006460 <TIM_Base_SetConfig+0xf0>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d108      	bne.n	8006404 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a09      	ldr	r2, [pc, #36]	; (8006450 <TIM_Base_SetConfig+0xe0>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_Base_SetConfig+0xc8>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a08      	ldr	r2, [pc, #32]	; (8006454 <TIM_Base_SetConfig+0xe4>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d103      	bne.n	8006440 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	691a      	ldr	r2, [r3, #16]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	615a      	str	r2, [r3, #20]
}
 8006446:	bf00      	nop
 8006448:	3714      	adds	r7, #20
 800644a:	46bd      	mov	sp, r7
 800644c:	bc80      	pop	{r7}
 800644e:	4770      	bx	lr
 8006450:	40012c00 	.word	0x40012c00
 8006454:	40013400 	.word	0x40013400
 8006458:	40000400 	.word	0x40000400
 800645c:	40000800 	.word	0x40000800
 8006460:	40000c00 	.word	0x40000c00

08006464 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006464:	b480      	push	{r7}
 8006466:	b087      	sub	sp, #28
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	f023 0201 	bic.w	r2, r3, #1
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	699b      	ldr	r3, [r3, #24]
 800648a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f023 0303 	bic.w	r3, r3, #3
 800649a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f023 0302 	bic.w	r3, r3, #2
 80064ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a20      	ldr	r2, [pc, #128]	; (800653c <TIM_OC1_SetConfig+0xd8>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d003      	beq.n	80064c8 <TIM_OC1_SetConfig+0x64>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a1f      	ldr	r2, [pc, #124]	; (8006540 <TIM_OC1_SetConfig+0xdc>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d10c      	bne.n	80064e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	f023 0308 	bic.w	r3, r3, #8
 80064ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	f023 0304 	bic.w	r3, r3, #4
 80064e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a15      	ldr	r2, [pc, #84]	; (800653c <TIM_OC1_SetConfig+0xd8>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d003      	beq.n	80064f2 <TIM_OC1_SetConfig+0x8e>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a14      	ldr	r2, [pc, #80]	; (8006540 <TIM_OC1_SetConfig+0xdc>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d111      	bne.n	8006516 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006500:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	4313      	orrs	r3, r2
 800650a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	4313      	orrs	r3, r2
 8006514:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	697a      	ldr	r2, [r7, #20]
 800652e:	621a      	str	r2, [r3, #32]
}
 8006530:	bf00      	nop
 8006532:	371c      	adds	r7, #28
 8006534:	46bd      	mov	sp, r7
 8006536:	bc80      	pop	{r7}
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	40012c00 	.word	0x40012c00
 8006540:	40013400 	.word	0x40013400

08006544 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	f023 0210 	bic.w	r2, r3, #16
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800657a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	021b      	lsls	r3, r3, #8
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	4313      	orrs	r3, r2
 8006586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f023 0320 	bic.w	r3, r3, #32
 800658e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	011b      	lsls	r3, r3, #4
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	4313      	orrs	r3, r2
 800659a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a21      	ldr	r2, [pc, #132]	; (8006624 <TIM_OC2_SetConfig+0xe0>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d003      	beq.n	80065ac <TIM_OC2_SetConfig+0x68>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a20      	ldr	r2, [pc, #128]	; (8006628 <TIM_OC2_SetConfig+0xe4>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d10d      	bne.n	80065c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	011b      	lsls	r3, r3, #4
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	4313      	orrs	r3, r2
 80065be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a16      	ldr	r2, [pc, #88]	; (8006624 <TIM_OC2_SetConfig+0xe0>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d003      	beq.n	80065d8 <TIM_OC2_SetConfig+0x94>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a15      	ldr	r2, [pc, #84]	; (8006628 <TIM_OC2_SetConfig+0xe4>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d113      	bne.n	8006600 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	693a      	ldr	r2, [r7, #16]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	685a      	ldr	r2, [r3, #4]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	621a      	str	r2, [r3, #32]
}
 800661a:	bf00      	nop
 800661c:	371c      	adds	r7, #28
 800661e:	46bd      	mov	sp, r7
 8006620:	bc80      	pop	{r7}
 8006622:	4770      	bx	lr
 8006624:	40012c00 	.word	0x40012c00
 8006628:	40013400 	.word	0x40013400

0800662c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800662c:	b480      	push	{r7}
 800662e:	b087      	sub	sp, #28
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a1b      	ldr	r3, [r3, #32]
 8006646:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800665a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0303 	bic.w	r3, r3, #3
 8006662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	4313      	orrs	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	021b      	lsls	r3, r3, #8
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	4313      	orrs	r3, r2
 8006680:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a21      	ldr	r2, [pc, #132]	; (800670c <TIM_OC3_SetConfig+0xe0>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d003      	beq.n	8006692 <TIM_OC3_SetConfig+0x66>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a20      	ldr	r2, [pc, #128]	; (8006710 <TIM_OC3_SetConfig+0xe4>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d10d      	bne.n	80066ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006698:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	021b      	lsls	r3, r3, #8
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	4a16      	ldr	r2, [pc, #88]	; (800670c <TIM_OC3_SetConfig+0xe0>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d003      	beq.n	80066be <TIM_OC3_SetConfig+0x92>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a15      	ldr	r2, [pc, #84]	; (8006710 <TIM_OC3_SetConfig+0xe4>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d113      	bne.n	80066e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	011b      	lsls	r3, r3, #4
 80066d4:	693a      	ldr	r2, [r7, #16]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	621a      	str	r2, [r3, #32]
}
 8006700:	bf00      	nop
 8006702:	371c      	adds	r7, #28
 8006704:	46bd      	mov	sp, r7
 8006706:	bc80      	pop	{r7}
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	40012c00 	.word	0x40012c00
 8006710:	40013400 	.word	0x40013400

08006714 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	69db      	ldr	r3, [r3, #28]
 800673a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800674a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	021b      	lsls	r3, r3, #8
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	4313      	orrs	r3, r2
 8006756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800675e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	031b      	lsls	r3, r3, #12
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a11      	ldr	r2, [pc, #68]	; (80067b4 <TIM_OC4_SetConfig+0xa0>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d003      	beq.n	800677c <TIM_OC4_SetConfig+0x68>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a10      	ldr	r2, [pc, #64]	; (80067b8 <TIM_OC4_SetConfig+0xa4>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d109      	bne.n	8006790 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006782:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	695b      	ldr	r3, [r3, #20]
 8006788:	019b      	lsls	r3, r3, #6
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	4313      	orrs	r3, r2
 800678e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	621a      	str	r2, [r3, #32]
}
 80067aa:	bf00      	nop
 80067ac:	371c      	adds	r7, #28
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bc80      	pop	{r7}
 80067b2:	4770      	bx	lr
 80067b4:	40012c00 	.word	0x40012c00
 80067b8:	40013400 	.word	0x40013400

080067bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067bc:	b480      	push	{r7}
 80067be:	b087      	sub	sp, #28
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a1b      	ldr	r3, [r3, #32]
 80067cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	f023 0201 	bic.w	r2, r3, #1
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	011b      	lsls	r3, r3, #4
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f023 030a 	bic.w	r3, r3, #10
 80067f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	4313      	orrs	r3, r2
 8006800:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	621a      	str	r2, [r3, #32]
}
 800680e:	bf00      	nop
 8006810:	371c      	adds	r7, #28
 8006812:	46bd      	mov	sp, r7
 8006814:	bc80      	pop	{r7}
 8006816:	4770      	bx	lr

08006818 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006818:	b480      	push	{r7}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	f023 0210 	bic.w	r2, r3, #16
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6a1b      	ldr	r3, [r3, #32]
 800683a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006842:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	031b      	lsls	r3, r3, #12
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006854:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	011b      	lsls	r3, r3, #4
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	4313      	orrs	r3, r2
 800685e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	621a      	str	r2, [r3, #32]
}
 800686c:	bf00      	nop
 800686e:	371c      	adds	r7, #28
 8006870:	46bd      	mov	sp, r7
 8006872:	bc80      	pop	{r7}
 8006874:	4770      	bx	lr

08006876 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006876:	b480      	push	{r7}
 8006878:	b085      	sub	sp, #20
 800687a:	af00      	add	r7, sp, #0
 800687c:	6078      	str	r0, [r7, #4]
 800687e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800688e:	683a      	ldr	r2, [r7, #0]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	4313      	orrs	r3, r2
 8006894:	f043 0307 	orr.w	r3, r3, #7
 8006898:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	609a      	str	r2, [r3, #8]
}
 80068a0:	bf00      	nop
 80068a2:	3714      	adds	r7, #20
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bc80      	pop	{r7}
 80068a8:	4770      	bx	lr

080068aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b087      	sub	sp, #28
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	60f8      	str	r0, [r7, #12]
 80068b2:	60b9      	str	r1, [r7, #8]
 80068b4:	607a      	str	r2, [r7, #4]
 80068b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	021a      	lsls	r2, r3, #8
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	431a      	orrs	r2, r3
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	609a      	str	r2, [r3, #8]
}
 80068de:	bf00      	nop
 80068e0:	371c      	adds	r7, #28
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bc80      	pop	{r7}
 80068e6:	4770      	bx	lr

080068e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b087      	sub	sp, #28
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 031f 	and.w	r3, r3, #31
 80068fa:	2201      	movs	r2, #1
 80068fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006900:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a1a      	ldr	r2, [r3, #32]
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	43db      	mvns	r3, r3
 800690a:	401a      	ands	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a1a      	ldr	r2, [r3, #32]
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f003 031f 	and.w	r3, r3, #31
 800691a:	6879      	ldr	r1, [r7, #4]
 800691c:	fa01 f303 	lsl.w	r3, r1, r3
 8006920:	431a      	orrs	r2, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	621a      	str	r2, [r3, #32]
}
 8006926:	bf00      	nop
 8006928:	371c      	adds	r7, #28
 800692a:	46bd      	mov	sp, r7
 800692c:	bc80      	pop	{r7}
 800692e:	4770      	bx	lr

08006930 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006940:	2b01      	cmp	r3, #1
 8006942:	d101      	bne.n	8006948 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006944:	2302      	movs	r3, #2
 8006946:	e050      	b.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800696e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	4313      	orrs	r3, r2
 8006978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a1b      	ldr	r2, [pc, #108]	; (80069f4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d018      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a19      	ldr	r2, [pc, #100]	; (80069f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d013      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800699e:	d00e      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a15      	ldr	r2, [pc, #84]	; (80069fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d009      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a14      	ldr	r2, [pc, #80]	; (8006a00 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d004      	beq.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a12      	ldr	r2, [pc, #72]	; (8006a04 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d10c      	bne.n	80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bc80      	pop	{r7}
 80069f2:	4770      	bx	lr
 80069f4:	40012c00 	.word	0x40012c00
 80069f8:	40013400 	.word	0x40013400
 80069fc:	40000400 	.word	0x40000400
 8006a00:	40000800 	.word	0x40000800
 8006a04:	40000c00 	.word	0x40000c00

08006a08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d101      	bne.n	8006a24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a20:	2302      	movs	r3, #2
 8006a22:	e03d      	b.n	8006aa0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	695b      	ldr	r3, [r3, #20]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3714      	adds	r7, #20
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bc80      	pop	{r7}
 8006aa8:	4770      	bx	lr

08006aaa <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr

08006abc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bc80      	pop	{r7}
 8006acc:	4770      	bx	lr

08006ace <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b082      	sub	sp, #8
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d101      	bne.n	8006ae0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e03f      	b.n	8006b60 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d106      	bne.n	8006afa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f7fc ff1d 	bl	8003934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2224      	movs	r2, #36	; 0x24
 8006afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68da      	ldr	r2, [r3, #12]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b10:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fdde 	bl	80076d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	691a      	ldr	r2, [r3, #16]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b26:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	695a      	ldr	r2, [r3, #20]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b36:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68da      	ldr	r2, [r3, #12]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b46:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2220      	movs	r2, #32
 8006b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b5e:	2300      	movs	r3, #0
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3708      	adds	r7, #8
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b08a      	sub	sp, #40	; 0x28
 8006b6c:	af02      	add	r7, sp, #8
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	603b      	str	r3, [r7, #0]
 8006b74:	4613      	mov	r3, r2
 8006b76:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	2b20      	cmp	r3, #32
 8006b86:	d17c      	bne.n	8006c82 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d002      	beq.n	8006b94 <HAL_UART_Transmit+0x2c>
 8006b8e:	88fb      	ldrh	r3, [r7, #6]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e075      	b.n	8006c84 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d101      	bne.n	8006ba6 <HAL_UART_Transmit+0x3e>
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	e06e      	b.n	8006c84 <HAL_UART_Transmit+0x11c>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2221      	movs	r2, #33	; 0x21
 8006bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bbc:	f7fd f964 	bl	8003e88 <HAL_GetTick>
 8006bc0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	88fa      	ldrh	r2, [r7, #6]
 8006bc6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	88fa      	ldrh	r2, [r7, #6]
 8006bcc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bd6:	d108      	bne.n	8006bea <HAL_UART_Transmit+0x82>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d104      	bne.n	8006bea <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006be0:	2300      	movs	r3, #0
 8006be2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	61bb      	str	r3, [r7, #24]
 8006be8:	e003      	b.n	8006bf2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006bfa:	e02a      	b.n	8006c52 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	9300      	str	r3, [sp, #0]
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	2200      	movs	r2, #0
 8006c04:	2180      	movs	r1, #128	; 0x80
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f000 fb17 	bl	800723a <UART_WaitOnFlagUntilTimeout>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006c12:	2303      	movs	r3, #3
 8006c14:	e036      	b.n	8006c84 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10b      	bne.n	8006c34 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	461a      	mov	r2, r3
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c2a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	3302      	adds	r3, #2
 8006c30:	61bb      	str	r3, [r7, #24]
 8006c32:	e007      	b.n	8006c44 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	781a      	ldrb	r2, [r3, #0]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	3301      	adds	r3, #1
 8006c42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1cf      	bne.n	8006bfc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	2200      	movs	r2, #0
 8006c64:	2140      	movs	r1, #64	; 0x40
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f000 fae7 	bl	800723a <UART_WaitOnFlagUntilTimeout>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d001      	beq.n	8006c76 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e006      	b.n	8006c84 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2220      	movs	r2, #32
 8006c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	e000      	b.n	8006c84 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006c82:	2302      	movs	r3, #2
  }
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3720      	adds	r7, #32
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	4613      	mov	r3, r2
 8006c98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	2b20      	cmp	r3, #32
 8006ca4:	d11d      	bne.n	8006ce2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d002      	beq.n	8006cb2 <HAL_UART_Receive_IT+0x26>
 8006cac:	88fb      	ldrh	r3, [r7, #6]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e016      	b.n	8006ce4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d101      	bne.n	8006cc4 <HAL_UART_Receive_IT+0x38>
 8006cc0:	2302      	movs	r3, #2
 8006cc2:	e00f      	b.n	8006ce4 <HAL_UART_Receive_IT+0x58>
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006cd2:	88fb      	ldrh	r3, [r7, #6]
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	68b9      	ldr	r1, [r7, #8]
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 faf8 	bl	80072ce <UART_Start_Receive_IT>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	e000      	b.n	8006ce4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006ce2:	2302      	movs	r3, #2
  }
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	2b20      	cmp	r3, #32
 8006d04:	d11d      	bne.n	8006d42 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d002      	beq.n	8006d12 <HAL_UART_Receive_DMA+0x26>
 8006d0c:	88fb      	ldrh	r3, [r7, #6]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d101      	bne.n	8006d16 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e016      	b.n	8006d44 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d101      	bne.n	8006d24 <HAL_UART_Receive_DMA+0x38>
 8006d20:	2302      	movs	r3, #2
 8006d22:	e00f      	b.n	8006d44 <HAL_UART_Receive_DMA+0x58>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8006d32:	88fb      	ldrh	r3, [r7, #6]
 8006d34:	461a      	mov	r2, r3
 8006d36:	68b9      	ldr	r1, [r7, #8]
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 fb01 	bl	8007340 <UART_Start_Receive_DMA>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	e000      	b.n	8006d44 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006d42:	2302      	movs	r3, #2
  }
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3710      	adds	r7, #16
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b08a      	sub	sp, #40	; 0x28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006d70:	2300      	movs	r3, #0
 8006d72:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10d      	bne.n	8006d9e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d84:	f003 0320 	and.w	r3, r3, #32
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d008      	beq.n	8006d9e <HAL_UART_IRQHandler+0x52>
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	f003 0320 	and.w	r3, r3, #32
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 fbf2 	bl	8007580 <UART_Receive_IT>
      return;
 8006d9c:	e17b      	b.n	8007096 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	f000 80b1 	beq.w	8006f08 <HAL_UART_IRQHandler+0x1bc>
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d105      	bne.n	8006dbc <HAL_UART_IRQHandler+0x70>
 8006db0:	6a3b      	ldr	r3, [r7, #32]
 8006db2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 80a6 	beq.w	8006f08 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d00a      	beq.n	8006ddc <HAL_UART_IRQHandler+0x90>
 8006dc6:	6a3b      	ldr	r3, [r7, #32]
 8006dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd4:	f043 0201 	orr.w	r2, r3, #1
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dde:	f003 0304 	and.w	r3, r3, #4
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00a      	beq.n	8006dfc <HAL_UART_IRQHandler+0xb0>
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	f003 0301 	and.w	r3, r3, #1
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d005      	beq.n	8006dfc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df4:	f043 0202 	orr.w	r2, r3, #2
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfe:	f003 0302 	and.w	r3, r3, #2
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00a      	beq.n	8006e1c <HAL_UART_IRQHandler+0xd0>
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	f003 0301 	and.w	r3, r3, #1
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e14:	f043 0204 	orr.w	r2, r3, #4
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1e:	f003 0308 	and.w	r3, r3, #8
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00f      	beq.n	8006e46 <HAL_UART_IRQHandler+0xfa>
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	f003 0320 	and.w	r3, r3, #32
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d104      	bne.n	8006e3a <HAL_UART_IRQHandler+0xee>
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d005      	beq.n	8006e46 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3e:	f043 0208 	orr.w	r2, r3, #8
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f000 811e 	beq.w	800708c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e52:	f003 0320 	and.w	r3, r3, #32
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d007      	beq.n	8006e6a <HAL_UART_IRQHandler+0x11e>
 8006e5a:	6a3b      	ldr	r3, [r7, #32]
 8006e5c:	f003 0320 	and.w	r3, r3, #32
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fb8b 	bl	8007580 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	bf14      	ite	ne
 8006e78:	2301      	movne	r3, #1
 8006e7a:	2300      	moveq	r3, #0
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e84:	f003 0308 	and.w	r3, r3, #8
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d102      	bne.n	8006e92 <HAL_UART_IRQHandler+0x146>
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d031      	beq.n	8006ef6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 facd 	bl	8007432 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d023      	beq.n	8006eee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	695a      	ldr	r2, [r3, #20]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006eb4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d013      	beq.n	8006ee6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ec2:	4a76      	ldr	r2, [pc, #472]	; (800709c <HAL_UART_IRQHandler+0x350>)
 8006ec4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7fd fa28 	bl	8004320 <HAL_DMA_Abort_IT>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d016      	beq.n	8006f04 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ee0:	4610      	mov	r0, r2
 8006ee2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ee4:	e00e      	b.n	8006f04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7fc faec 	bl	80034c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eec:	e00a      	b.n	8006f04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7fc fae8 	bl	80034c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ef4:	e006      	b.n	8006f04 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7fc fae4 	bl	80034c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006f02:	e0c3      	b.n	800708c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f04:	bf00      	nop
    return;
 8006f06:	e0c1      	b.n	800708c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	f040 80a1 	bne.w	8007054 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	f003 0310 	and.w	r3, r3, #16
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f000 809b 	beq.w	8007054 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	f003 0310 	and.w	r3, r3, #16
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	f000 8095 	beq.w	8007054 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	60fb      	str	r3, [r7, #12]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	60fb      	str	r3, [r7, #12]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	60fb      	str	r3, [r7, #12]
 8006f3e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d04e      	beq.n	8006fec <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006f58:	8a3b      	ldrh	r3, [r7, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 8098 	beq.w	8007090 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f64:	8a3a      	ldrh	r2, [r7, #16]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	f080 8092 	bcs.w	8007090 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	8a3a      	ldrh	r2, [r7, #16]
 8006f70:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	2b20      	cmp	r3, #32
 8006f7a:	d02b      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	68da      	ldr	r2, [r3, #12]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f8a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	695a      	ldr	r2, [r3, #20]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f022 0201 	bic.w	r2, r2, #1
 8006f9a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	695a      	ldr	r2, [r3, #20]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006faa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	68da      	ldr	r2, [r3, #12]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f022 0210 	bic.w	r2, r2, #16
 8006fc8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f7fd f96b 	bl	80042aa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 f86d 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006fea:	e051      	b.n	8007090 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d047      	beq.n	8007094 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007004:	8a7b      	ldrh	r3, [r7, #18]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d044      	beq.n	8007094 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	68da      	ldr	r2, [r3, #12]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007018:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	695a      	ldr	r2, [r3, #20]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 0201 	bic.w	r2, r2, #1
 8007028:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2220      	movs	r2, #32
 800702e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68da      	ldr	r2, [r3, #12]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f022 0210 	bic.w	r2, r2, #16
 8007046:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007048:	8a7b      	ldrh	r3, [r7, #18]
 800704a:	4619      	mov	r1, r3
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f839 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007052:	e01f      	b.n	8007094 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800705a:	2b00      	cmp	r3, #0
 800705c:	d008      	beq.n	8007070 <HAL_UART_IRQHandler+0x324>
 800705e:	6a3b      	ldr	r3, [r7, #32]
 8007060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007064:	2b00      	cmp	r3, #0
 8007066:	d003      	beq.n	8007070 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 fa22 	bl	80074b2 <UART_Transmit_IT>
    return;
 800706e:	e012      	b.n	8007096 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00d      	beq.n	8007096 <HAL_UART_IRQHandler+0x34a>
 800707a:	6a3b      	ldr	r3, [r7, #32]
 800707c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007080:	2b00      	cmp	r3, #0
 8007082:	d008      	beq.n	8007096 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 fa63 	bl	8007550 <UART_EndTransmit_IT>
    return;
 800708a:	e004      	b.n	8007096 <HAL_UART_IRQHandler+0x34a>
    return;
 800708c:	bf00      	nop
 800708e:	e002      	b.n	8007096 <HAL_UART_IRQHandler+0x34a>
      return;
 8007090:	bf00      	nop
 8007092:	e000      	b.n	8007096 <HAL_UART_IRQHandler+0x34a>
      return;
 8007094:	bf00      	nop
  }
}
 8007096:	3728      	adds	r7, #40	; 0x28
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}
 800709c:	0800748b 	.word	0x0800748b

080070a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070a8:	bf00      	nop
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bc80      	pop	{r7}
 80070b0:	4770      	bx	lr

080070b2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80070b2:	b480      	push	{r7}
 80070b4:	b083      	sub	sp, #12
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80070ba:	bf00      	nop
 80070bc:	370c      	adds	r7, #12
 80070be:	46bd      	mov	sp, r7
 80070c0:	bc80      	pop	{r7}
 80070c2:	4770      	bx	lr

080070c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	460b      	mov	r3, r1
 80070ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bc80      	pop	{r7}
 80070d8:	4770      	bx	lr

080070da <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80070da:	b580      	push	{r7, lr}
 80070dc:	b084      	sub	sp, #16
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e6:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0320 	and.w	r3, r3, #32
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d12a      	bne.n	800714c <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2200      	movs	r2, #0
 80070fa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68da      	ldr	r2, [r3, #12]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800710a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	695a      	ldr	r2, [r3, #20]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 0201 	bic.w	r2, r2, #1
 800711a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	695a      	ldr	r2, [r3, #20]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800712a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2220      	movs	r2, #32
 8007130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007138:	2b01      	cmp	r3, #1
 800713a:	d107      	bne.n	800714c <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68da      	ldr	r2, [r3, #12]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 0210 	bic.w	r2, r2, #16
 800714a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007150:	2b01      	cmp	r3, #1
 8007152:	d106      	bne.n	8007162 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007158:	4619      	mov	r1, r3
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f7ff ffb2 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007160:	e002      	b.n	8007168 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f7fc f992 	bl	800348c <HAL_UART_RxCpltCallback>
}
 8007168:	bf00      	nop
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007182:	2b01      	cmp	r3, #1
 8007184:	d108      	bne.n	8007198 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800718a:	085b      	lsrs	r3, r3, #1
 800718c:	b29b      	uxth	r3, r3
 800718e:	4619      	mov	r1, r3
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f7ff ff97 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007196:	e002      	b.n	800719e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f7ff ff8a 	bl	80070b2 <HAL_UART_RxHalfCpltCallback>
}
 800719e:	bf00      	nop
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b084      	sub	sp, #16
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80071ae:	2300      	movs	r3, #0
 80071b0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	bf14      	ite	ne
 80071c6:	2301      	movne	r3, #1
 80071c8:	2300      	moveq	r3, #0
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b21      	cmp	r3, #33	; 0x21
 80071d8:	d108      	bne.n	80071ec <UART_DMAError+0x46>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d005      	beq.n	80071ec <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	2200      	movs	r2, #0
 80071e4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80071e6:	68b8      	ldr	r0, [r7, #8]
 80071e8:	f000 f90e 	bl	8007408 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	695b      	ldr	r3, [r3, #20]
 80071f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bf14      	ite	ne
 80071fa:	2301      	movne	r3, #1
 80071fc:	2300      	moveq	r3, #0
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b22      	cmp	r3, #34	; 0x22
 800720c:	d108      	bne.n	8007220 <UART_DMAError+0x7a>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d005      	beq.n	8007220 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2200      	movs	r2, #0
 8007218:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800721a:	68b8      	ldr	r0, [r7, #8]
 800721c:	f000 f909 	bl	8007432 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007224:	f043 0210 	orr.w	r2, r3, #16
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800722c:	68b8      	ldr	r0, [r7, #8]
 800722e:	f7fc f949 	bl	80034c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007232:	bf00      	nop
 8007234:	3710      	adds	r7, #16
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}

0800723a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800723a:	b580      	push	{r7, lr}
 800723c:	b084      	sub	sp, #16
 800723e:	af00      	add	r7, sp, #0
 8007240:	60f8      	str	r0, [r7, #12]
 8007242:	60b9      	str	r1, [r7, #8]
 8007244:	603b      	str	r3, [r7, #0]
 8007246:	4613      	mov	r3, r2
 8007248:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800724a:	e02c      	b.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007252:	d028      	beq.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d007      	beq.n	800726a <UART_WaitOnFlagUntilTimeout+0x30>
 800725a:	f7fc fe15 	bl	8003e88 <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	69ba      	ldr	r2, [r7, #24]
 8007266:	429a      	cmp	r2, r3
 8007268:	d21d      	bcs.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68da      	ldr	r2, [r3, #12]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007278:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695a      	ldr	r2, [r3, #20]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f022 0201 	bic.w	r2, r2, #1
 8007288:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2220      	movs	r2, #32
 800728e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2220      	movs	r2, #32
 8007296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e00f      	b.n	80072c6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	4013      	ands	r3, r2
 80072b0:	68ba      	ldr	r2, [r7, #8]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	bf0c      	ite	eq
 80072b6:	2301      	moveq	r3, #1
 80072b8:	2300      	movne	r3, #0
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	461a      	mov	r2, r3
 80072be:	79fb      	ldrb	r3, [r7, #7]
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d0c3      	beq.n	800724c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3710      	adds	r7, #16
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}

080072ce <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b085      	sub	sp, #20
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	60f8      	str	r0, [r7, #12]
 80072d6:	60b9      	str	r1, [r7, #8]
 80072d8:	4613      	mov	r3, r2
 80072da:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	88fa      	ldrh	r2, [r7, #6]
 80072e6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	88fa      	ldrh	r2, [r7, #6]
 80072ec:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2200      	movs	r2, #0
 80072f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2222      	movs	r2, #34	; 0x22
 80072f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2200      	movs	r2, #0
 8007300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68da      	ldr	r2, [r3, #12]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007312:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	695a      	ldr	r2, [r3, #20]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f042 0201 	orr.w	r2, r2, #1
 8007322:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68da      	ldr	r2, [r3, #12]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f042 0220 	orr.w	r2, r2, #32
 8007332:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3714      	adds	r7, #20
 800733a:	46bd      	mov	sp, r7
 800733c:	bc80      	pop	{r7}
 800733e:	4770      	bx	lr

08007340 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b086      	sub	sp, #24
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	4613      	mov	r3, r2
 800734c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	88fa      	ldrh	r2, [r7, #6]
 8007358:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2222      	movs	r2, #34	; 0x22
 8007364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800736c:	4a23      	ldr	r2, [pc, #140]	; (80073fc <UART_Start_Receive_DMA+0xbc>)
 800736e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007374:	4a22      	ldr	r2, [pc, #136]	; (8007400 <UART_Start_Receive_DMA+0xc0>)
 8007376:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737c:	4a21      	ldr	r2, [pc, #132]	; (8007404 <UART_Start_Receive_DMA+0xc4>)
 800737e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007384:	2200      	movs	r2, #0
 8007386:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007388:	f107 0308 	add.w	r3, r7, #8
 800738c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	3304      	adds	r3, #4
 8007398:	4619      	mov	r1, r3
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	88fb      	ldrh	r3, [r7, #6]
 80073a0:	f7fc ff24 	bl	80041ec <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80073a4:	2300      	movs	r3, #0
 80073a6:	613b      	str	r3, [r7, #16]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	613b      	str	r3, [r7, #16]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	613b      	str	r3, [r7, #16]
 80073b8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68da      	ldr	r2, [r3, #12]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073d0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	695a      	ldr	r2, [r3, #20]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f042 0201 	orr.w	r2, r2, #1
 80073e0:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	695a      	ldr	r2, [r3, #20]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073f0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3718      	adds	r7, #24
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	080070db 	.word	0x080070db
 8007400:	08007171 	.word	0x08007171
 8007404:	080071a7 	.word	0x080071a7

08007408 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68da      	ldr	r2, [r3, #12]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800741e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2220      	movs	r2, #32
 8007424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	bc80      	pop	{r7}
 8007430:	4770      	bx	lr

08007432 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68da      	ldr	r2, [r3, #12]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007448:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	695a      	ldr	r2, [r3, #20]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f022 0201 	bic.w	r2, r2, #1
 8007458:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800745e:	2b01      	cmp	r3, #1
 8007460:	d107      	bne.n	8007472 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68da      	ldr	r2, [r3, #12]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 0210 	bic.w	r2, r2, #16
 8007470:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2220      	movs	r2, #32
 8007476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	bc80      	pop	{r7}
 8007488:	4770      	bx	lr

0800748a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b084      	sub	sp, #16
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007496:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f7fc f80d 	bl	80034c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074aa:	bf00      	nop
 80074ac:	3710      	adds	r7, #16
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b085      	sub	sp, #20
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b21      	cmp	r3, #33	; 0x21
 80074c4:	d13e      	bne.n	8007544 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074ce:	d114      	bne.n	80074fa <UART_Transmit_IT+0x48>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d110      	bne.n	80074fa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	881b      	ldrh	r3, [r3, #0]
 80074e2:	461a      	mov	r2, r3
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	1c9a      	adds	r2, r3, #2
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	621a      	str	r2, [r3, #32]
 80074f8:	e008      	b.n	800750c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6a1b      	ldr	r3, [r3, #32]
 80074fe:	1c59      	adds	r1, r3, #1
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	6211      	str	r1, [r2, #32]
 8007504:	781a      	ldrb	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007510:	b29b      	uxth	r3, r3
 8007512:	3b01      	subs	r3, #1
 8007514:	b29b      	uxth	r3, r3
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	4619      	mov	r1, r3
 800751a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10f      	bne.n	8007540 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800752e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68da      	ldr	r2, [r3, #12]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800753e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	e000      	b.n	8007546 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007544:	2302      	movs	r3, #2
  }
}
 8007546:	4618      	mov	r0, r3
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	bc80      	pop	{r7}
 800754e:	4770      	bx	lr

08007550 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68da      	ldr	r2, [r3, #12]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007566:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2220      	movs	r2, #32
 800756c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f7ff fd95 	bl	80070a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3708      	adds	r7, #8
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800758e:	b2db      	uxtb	r3, r3
 8007590:	2b22      	cmp	r3, #34	; 0x22
 8007592:	f040 8099 	bne.w	80076c8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800759e:	d117      	bne.n	80075d0 <UART_Receive_IT+0x50>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d113      	bne.n	80075d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80075a8:	2300      	movs	r3, #0
 80075aa:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075b0:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075be:	b29a      	uxth	r2, r3
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c8:	1c9a      	adds	r2, r3, #2
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	629a      	str	r2, [r3, #40]	; 0x28
 80075ce:	e026      	b.n	800761e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075d4:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075e2:	d007      	beq.n	80075f4 <UART_Receive_IT+0x74>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d10a      	bne.n	8007602 <UART_Receive_IT+0x82>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d106      	bne.n	8007602 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	b2da      	uxtb	r2, r3
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	701a      	strb	r2, [r3, #0]
 8007600:	e008      	b.n	8007614 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800760e:	b2da      	uxtb	r2, r3
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007618:	1c5a      	adds	r2, r3, #1
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007622:	b29b      	uxth	r3, r3
 8007624:	3b01      	subs	r3, #1
 8007626:	b29b      	uxth	r3, r3
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	4619      	mov	r1, r3
 800762c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800762e:	2b00      	cmp	r3, #0
 8007630:	d148      	bne.n	80076c4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68da      	ldr	r2, [r3, #12]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f022 0220 	bic.w	r2, r2, #32
 8007640:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	68da      	ldr	r2, [r3, #12]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007650:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695a      	ldr	r2, [r3, #20]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0201 	bic.w	r2, r2, #1
 8007660:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2220      	movs	r2, #32
 8007666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800766e:	2b01      	cmp	r3, #1
 8007670:	d123      	bne.n	80076ba <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2200      	movs	r2, #0
 8007676:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68da      	ldr	r2, [r3, #12]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f022 0210 	bic.w	r2, r2, #16
 8007686:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0310 	and.w	r3, r3, #16
 8007692:	2b10      	cmp	r3, #16
 8007694:	d10a      	bne.n	80076ac <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007696:	2300      	movs	r3, #0
 8007698:	60fb      	str	r3, [r7, #12]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	60fb      	str	r3, [r7, #12]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	60fb      	str	r3, [r7, #12]
 80076aa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076b0:	4619      	mov	r1, r3
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f7ff fd06 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
 80076b8:	e002      	b.n	80076c0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7fb fee6 	bl	800348c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80076c0:	2300      	movs	r3, #0
 80076c2:	e002      	b.n	80076ca <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80076c4:	2300      	movs	r3, #0
 80076c6:	e000      	b.n	80076ca <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80076c8:	2302      	movs	r3, #2
  }
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3718      	adds	r7, #24
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
	...

080076d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68da      	ldr	r2, [r3, #12]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	430a      	orrs	r2, r1
 80076f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	689a      	ldr	r2, [r3, #8]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	691b      	ldr	r3, [r3, #16]
 80076fa:	431a      	orrs	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	695b      	ldr	r3, [r3, #20]
 8007700:	4313      	orrs	r3, r2
 8007702:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800770e:	f023 030c 	bic.w	r3, r3, #12
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	6812      	ldr	r2, [r2, #0]
 8007716:	68b9      	ldr	r1, [r7, #8]
 8007718:	430b      	orrs	r3, r1
 800771a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	699a      	ldr	r2, [r3, #24]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	430a      	orrs	r2, r1
 8007730:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a2c      	ldr	r2, [pc, #176]	; (80077e8 <UART_SetConfig+0x114>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d103      	bne.n	8007744 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800773c:	f7fe f83c 	bl	80057b8 <HAL_RCC_GetPCLK2Freq>
 8007740:	60f8      	str	r0, [r7, #12]
 8007742:	e002      	b.n	800774a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007744:	f7fe f824 	bl	8005790 <HAL_RCC_GetPCLK1Freq>
 8007748:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	4613      	mov	r3, r2
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4413      	add	r3, r2
 8007752:	009a      	lsls	r2, r3, #2
 8007754:	441a      	add	r2, r3
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007760:	4a22      	ldr	r2, [pc, #136]	; (80077ec <UART_SetConfig+0x118>)
 8007762:	fba2 2303 	umull	r2, r3, r2, r3
 8007766:	095b      	lsrs	r3, r3, #5
 8007768:	0119      	lsls	r1, r3, #4
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	4613      	mov	r3, r2
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	4413      	add	r3, r2
 8007772:	009a      	lsls	r2, r3, #2
 8007774:	441a      	add	r2, r3
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007780:	4b1a      	ldr	r3, [pc, #104]	; (80077ec <UART_SetConfig+0x118>)
 8007782:	fba3 0302 	umull	r0, r3, r3, r2
 8007786:	095b      	lsrs	r3, r3, #5
 8007788:	2064      	movs	r0, #100	; 0x64
 800778a:	fb00 f303 	mul.w	r3, r0, r3
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	011b      	lsls	r3, r3, #4
 8007792:	3332      	adds	r3, #50	; 0x32
 8007794:	4a15      	ldr	r2, [pc, #84]	; (80077ec <UART_SetConfig+0x118>)
 8007796:	fba2 2303 	umull	r2, r3, r2, r3
 800779a:	095b      	lsrs	r3, r3, #5
 800779c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80077a0:	4419      	add	r1, r3
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	4613      	mov	r3, r2
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4413      	add	r3, r2
 80077aa:	009a      	lsls	r2, r3, #2
 80077ac:	441a      	add	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80077b8:	4b0c      	ldr	r3, [pc, #48]	; (80077ec <UART_SetConfig+0x118>)
 80077ba:	fba3 0302 	umull	r0, r3, r3, r2
 80077be:	095b      	lsrs	r3, r3, #5
 80077c0:	2064      	movs	r0, #100	; 0x64
 80077c2:	fb00 f303 	mul.w	r3, r0, r3
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	011b      	lsls	r3, r3, #4
 80077ca:	3332      	adds	r3, #50	; 0x32
 80077cc:	4a07      	ldr	r2, [pc, #28]	; (80077ec <UART_SetConfig+0x118>)
 80077ce:	fba2 2303 	umull	r2, r3, r2, r3
 80077d2:	095b      	lsrs	r3, r3, #5
 80077d4:	f003 020f 	and.w	r2, r3, #15
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	440a      	add	r2, r1
 80077de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80077e0:	bf00      	nop
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	40013800 	.word	0x40013800
 80077ec:	51eb851f 	.word	0x51eb851f

080077f0 <__assert_func>:
 80077f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077f2:	4614      	mov	r4, r2
 80077f4:	461a      	mov	r2, r3
 80077f6:	4b09      	ldr	r3, [pc, #36]	; (800781c <__assert_func+0x2c>)
 80077f8:	4605      	mov	r5, r0
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68d8      	ldr	r0, [r3, #12]
 80077fe:	b14c      	cbz	r4, 8007814 <__assert_func+0x24>
 8007800:	4b07      	ldr	r3, [pc, #28]	; (8007820 <__assert_func+0x30>)
 8007802:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007806:	9100      	str	r1, [sp, #0]
 8007808:	462b      	mov	r3, r5
 800780a:	4906      	ldr	r1, [pc, #24]	; (8007824 <__assert_func+0x34>)
 800780c:	f000 f814 	bl	8007838 <fiprintf>
 8007810:	f000 fbfe 	bl	8008010 <abort>
 8007814:	4b04      	ldr	r3, [pc, #16]	; (8007828 <__assert_func+0x38>)
 8007816:	461c      	mov	r4, r3
 8007818:	e7f3      	b.n	8007802 <__assert_func+0x12>
 800781a:	bf00      	nop
 800781c:	20000010 	.word	0x20000010
 8007820:	080099bc 	.word	0x080099bc
 8007824:	080099c9 	.word	0x080099c9
 8007828:	080099f7 	.word	0x080099f7

0800782c <__errno>:
 800782c:	4b01      	ldr	r3, [pc, #4]	; (8007834 <__errno+0x8>)
 800782e:	6818      	ldr	r0, [r3, #0]
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	20000010 	.word	0x20000010

08007838 <fiprintf>:
 8007838:	b40e      	push	{r1, r2, r3}
 800783a:	b503      	push	{r0, r1, lr}
 800783c:	4601      	mov	r1, r0
 800783e:	ab03      	add	r3, sp, #12
 8007840:	4805      	ldr	r0, [pc, #20]	; (8007858 <fiprintf+0x20>)
 8007842:	f853 2b04 	ldr.w	r2, [r3], #4
 8007846:	6800      	ldr	r0, [r0, #0]
 8007848:	9301      	str	r3, [sp, #4]
 800784a:	f000 f85b 	bl	8007904 <_vfiprintf_r>
 800784e:	b002      	add	sp, #8
 8007850:	f85d eb04 	ldr.w	lr, [sp], #4
 8007854:	b003      	add	sp, #12
 8007856:	4770      	bx	lr
 8007858:	20000010 	.word	0x20000010

0800785c <__libc_init_array>:
 800785c:	b570      	push	{r4, r5, r6, lr}
 800785e:	2600      	movs	r6, #0
 8007860:	4d0c      	ldr	r5, [pc, #48]	; (8007894 <__libc_init_array+0x38>)
 8007862:	4c0d      	ldr	r4, [pc, #52]	; (8007898 <__libc_init_array+0x3c>)
 8007864:	1b64      	subs	r4, r4, r5
 8007866:	10a4      	asrs	r4, r4, #2
 8007868:	42a6      	cmp	r6, r4
 800786a:	d109      	bne.n	8007880 <__libc_init_array+0x24>
 800786c:	f002 f84e 	bl	800990c <_init>
 8007870:	2600      	movs	r6, #0
 8007872:	4d0a      	ldr	r5, [pc, #40]	; (800789c <__libc_init_array+0x40>)
 8007874:	4c0a      	ldr	r4, [pc, #40]	; (80078a0 <__libc_init_array+0x44>)
 8007876:	1b64      	subs	r4, r4, r5
 8007878:	10a4      	asrs	r4, r4, #2
 800787a:	42a6      	cmp	r6, r4
 800787c:	d105      	bne.n	800788a <__libc_init_array+0x2e>
 800787e:	bd70      	pop	{r4, r5, r6, pc}
 8007880:	f855 3b04 	ldr.w	r3, [r5], #4
 8007884:	4798      	blx	r3
 8007886:	3601      	adds	r6, #1
 8007888:	e7ee      	b.n	8007868 <__libc_init_array+0xc>
 800788a:	f855 3b04 	ldr.w	r3, [r5], #4
 800788e:	4798      	blx	r3
 8007890:	3601      	adds	r6, #1
 8007892:	e7f2      	b.n	800787a <__libc_init_array+0x1e>
 8007894:	08009c68 	.word	0x08009c68
 8007898:	08009c68 	.word	0x08009c68
 800789c:	08009c68 	.word	0x08009c68
 80078a0:	08009c6c 	.word	0x08009c6c

080078a4 <memset>:
 80078a4:	4603      	mov	r3, r0
 80078a6:	4402      	add	r2, r0
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d100      	bne.n	80078ae <memset+0xa>
 80078ac:	4770      	bx	lr
 80078ae:	f803 1b01 	strb.w	r1, [r3], #1
 80078b2:	e7f9      	b.n	80078a8 <memset+0x4>

080078b4 <__sfputc_r>:
 80078b4:	6893      	ldr	r3, [r2, #8]
 80078b6:	b410      	push	{r4}
 80078b8:	3b01      	subs	r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	6093      	str	r3, [r2, #8]
 80078be:	da07      	bge.n	80078d0 <__sfputc_r+0x1c>
 80078c0:	6994      	ldr	r4, [r2, #24]
 80078c2:	42a3      	cmp	r3, r4
 80078c4:	db01      	blt.n	80078ca <__sfputc_r+0x16>
 80078c6:	290a      	cmp	r1, #10
 80078c8:	d102      	bne.n	80078d0 <__sfputc_r+0x1c>
 80078ca:	bc10      	pop	{r4}
 80078cc:	f000 bae0 	b.w	8007e90 <__swbuf_r>
 80078d0:	6813      	ldr	r3, [r2, #0]
 80078d2:	1c58      	adds	r0, r3, #1
 80078d4:	6010      	str	r0, [r2, #0]
 80078d6:	7019      	strb	r1, [r3, #0]
 80078d8:	4608      	mov	r0, r1
 80078da:	bc10      	pop	{r4}
 80078dc:	4770      	bx	lr

080078de <__sfputs_r>:
 80078de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e0:	4606      	mov	r6, r0
 80078e2:	460f      	mov	r7, r1
 80078e4:	4614      	mov	r4, r2
 80078e6:	18d5      	adds	r5, r2, r3
 80078e8:	42ac      	cmp	r4, r5
 80078ea:	d101      	bne.n	80078f0 <__sfputs_r+0x12>
 80078ec:	2000      	movs	r0, #0
 80078ee:	e007      	b.n	8007900 <__sfputs_r+0x22>
 80078f0:	463a      	mov	r2, r7
 80078f2:	4630      	mov	r0, r6
 80078f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f8:	f7ff ffdc 	bl	80078b4 <__sfputc_r>
 80078fc:	1c43      	adds	r3, r0, #1
 80078fe:	d1f3      	bne.n	80078e8 <__sfputs_r+0xa>
 8007900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007904 <_vfiprintf_r>:
 8007904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007908:	460d      	mov	r5, r1
 800790a:	4614      	mov	r4, r2
 800790c:	4698      	mov	r8, r3
 800790e:	4606      	mov	r6, r0
 8007910:	b09d      	sub	sp, #116	; 0x74
 8007912:	b118      	cbz	r0, 800791c <_vfiprintf_r+0x18>
 8007914:	6983      	ldr	r3, [r0, #24]
 8007916:	b90b      	cbnz	r3, 800791c <_vfiprintf_r+0x18>
 8007918:	f000 fc98 	bl	800824c <__sinit>
 800791c:	4b89      	ldr	r3, [pc, #548]	; (8007b44 <_vfiprintf_r+0x240>)
 800791e:	429d      	cmp	r5, r3
 8007920:	d11b      	bne.n	800795a <_vfiprintf_r+0x56>
 8007922:	6875      	ldr	r5, [r6, #4]
 8007924:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007926:	07d9      	lsls	r1, r3, #31
 8007928:	d405      	bmi.n	8007936 <_vfiprintf_r+0x32>
 800792a:	89ab      	ldrh	r3, [r5, #12]
 800792c:	059a      	lsls	r2, r3, #22
 800792e:	d402      	bmi.n	8007936 <_vfiprintf_r+0x32>
 8007930:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007932:	f000 fd29 	bl	8008388 <__retarget_lock_acquire_recursive>
 8007936:	89ab      	ldrh	r3, [r5, #12]
 8007938:	071b      	lsls	r3, r3, #28
 800793a:	d501      	bpl.n	8007940 <_vfiprintf_r+0x3c>
 800793c:	692b      	ldr	r3, [r5, #16]
 800793e:	b9eb      	cbnz	r3, 800797c <_vfiprintf_r+0x78>
 8007940:	4629      	mov	r1, r5
 8007942:	4630      	mov	r0, r6
 8007944:	f000 faf6 	bl	8007f34 <__swsetup_r>
 8007948:	b1c0      	cbz	r0, 800797c <_vfiprintf_r+0x78>
 800794a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800794c:	07dc      	lsls	r4, r3, #31
 800794e:	d50e      	bpl.n	800796e <_vfiprintf_r+0x6a>
 8007950:	f04f 30ff 	mov.w	r0, #4294967295
 8007954:	b01d      	add	sp, #116	; 0x74
 8007956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800795a:	4b7b      	ldr	r3, [pc, #492]	; (8007b48 <_vfiprintf_r+0x244>)
 800795c:	429d      	cmp	r5, r3
 800795e:	d101      	bne.n	8007964 <_vfiprintf_r+0x60>
 8007960:	68b5      	ldr	r5, [r6, #8]
 8007962:	e7df      	b.n	8007924 <_vfiprintf_r+0x20>
 8007964:	4b79      	ldr	r3, [pc, #484]	; (8007b4c <_vfiprintf_r+0x248>)
 8007966:	429d      	cmp	r5, r3
 8007968:	bf08      	it	eq
 800796a:	68f5      	ldreq	r5, [r6, #12]
 800796c:	e7da      	b.n	8007924 <_vfiprintf_r+0x20>
 800796e:	89ab      	ldrh	r3, [r5, #12]
 8007970:	0598      	lsls	r0, r3, #22
 8007972:	d4ed      	bmi.n	8007950 <_vfiprintf_r+0x4c>
 8007974:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007976:	f000 fd08 	bl	800838a <__retarget_lock_release_recursive>
 800797a:	e7e9      	b.n	8007950 <_vfiprintf_r+0x4c>
 800797c:	2300      	movs	r3, #0
 800797e:	9309      	str	r3, [sp, #36]	; 0x24
 8007980:	2320      	movs	r3, #32
 8007982:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007986:	2330      	movs	r3, #48	; 0x30
 8007988:	f04f 0901 	mov.w	r9, #1
 800798c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007990:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007b50 <_vfiprintf_r+0x24c>
 8007994:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007998:	4623      	mov	r3, r4
 800799a:	469a      	mov	sl, r3
 800799c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079a0:	b10a      	cbz	r2, 80079a6 <_vfiprintf_r+0xa2>
 80079a2:	2a25      	cmp	r2, #37	; 0x25
 80079a4:	d1f9      	bne.n	800799a <_vfiprintf_r+0x96>
 80079a6:	ebba 0b04 	subs.w	fp, sl, r4
 80079aa:	d00b      	beq.n	80079c4 <_vfiprintf_r+0xc0>
 80079ac:	465b      	mov	r3, fp
 80079ae:	4622      	mov	r2, r4
 80079b0:	4629      	mov	r1, r5
 80079b2:	4630      	mov	r0, r6
 80079b4:	f7ff ff93 	bl	80078de <__sfputs_r>
 80079b8:	3001      	adds	r0, #1
 80079ba:	f000 80aa 	beq.w	8007b12 <_vfiprintf_r+0x20e>
 80079be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079c0:	445a      	add	r2, fp
 80079c2:	9209      	str	r2, [sp, #36]	; 0x24
 80079c4:	f89a 3000 	ldrb.w	r3, [sl]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f000 80a2 	beq.w	8007b12 <_vfiprintf_r+0x20e>
 80079ce:	2300      	movs	r3, #0
 80079d0:	f04f 32ff 	mov.w	r2, #4294967295
 80079d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079d8:	f10a 0a01 	add.w	sl, sl, #1
 80079dc:	9304      	str	r3, [sp, #16]
 80079de:	9307      	str	r3, [sp, #28]
 80079e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079e4:	931a      	str	r3, [sp, #104]	; 0x68
 80079e6:	4654      	mov	r4, sl
 80079e8:	2205      	movs	r2, #5
 80079ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ee:	4858      	ldr	r0, [pc, #352]	; (8007b50 <_vfiprintf_r+0x24c>)
 80079f0:	f000 fd32 	bl	8008458 <memchr>
 80079f4:	9a04      	ldr	r2, [sp, #16]
 80079f6:	b9d8      	cbnz	r0, 8007a30 <_vfiprintf_r+0x12c>
 80079f8:	06d1      	lsls	r1, r2, #27
 80079fa:	bf44      	itt	mi
 80079fc:	2320      	movmi	r3, #32
 80079fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a02:	0713      	lsls	r3, r2, #28
 8007a04:	bf44      	itt	mi
 8007a06:	232b      	movmi	r3, #43	; 0x2b
 8007a08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007a10:	2b2a      	cmp	r3, #42	; 0x2a
 8007a12:	d015      	beq.n	8007a40 <_vfiprintf_r+0x13c>
 8007a14:	4654      	mov	r4, sl
 8007a16:	2000      	movs	r0, #0
 8007a18:	f04f 0c0a 	mov.w	ip, #10
 8007a1c:	9a07      	ldr	r2, [sp, #28]
 8007a1e:	4621      	mov	r1, r4
 8007a20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a24:	3b30      	subs	r3, #48	; 0x30
 8007a26:	2b09      	cmp	r3, #9
 8007a28:	d94e      	bls.n	8007ac8 <_vfiprintf_r+0x1c4>
 8007a2a:	b1b0      	cbz	r0, 8007a5a <_vfiprintf_r+0x156>
 8007a2c:	9207      	str	r2, [sp, #28]
 8007a2e:	e014      	b.n	8007a5a <_vfiprintf_r+0x156>
 8007a30:	eba0 0308 	sub.w	r3, r0, r8
 8007a34:	fa09 f303 	lsl.w	r3, r9, r3
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	46a2      	mov	sl, r4
 8007a3c:	9304      	str	r3, [sp, #16]
 8007a3e:	e7d2      	b.n	80079e6 <_vfiprintf_r+0xe2>
 8007a40:	9b03      	ldr	r3, [sp, #12]
 8007a42:	1d19      	adds	r1, r3, #4
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	9103      	str	r1, [sp, #12]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	bfbb      	ittet	lt
 8007a4c:	425b      	neglt	r3, r3
 8007a4e:	f042 0202 	orrlt.w	r2, r2, #2
 8007a52:	9307      	strge	r3, [sp, #28]
 8007a54:	9307      	strlt	r3, [sp, #28]
 8007a56:	bfb8      	it	lt
 8007a58:	9204      	strlt	r2, [sp, #16]
 8007a5a:	7823      	ldrb	r3, [r4, #0]
 8007a5c:	2b2e      	cmp	r3, #46	; 0x2e
 8007a5e:	d10c      	bne.n	8007a7a <_vfiprintf_r+0x176>
 8007a60:	7863      	ldrb	r3, [r4, #1]
 8007a62:	2b2a      	cmp	r3, #42	; 0x2a
 8007a64:	d135      	bne.n	8007ad2 <_vfiprintf_r+0x1ce>
 8007a66:	9b03      	ldr	r3, [sp, #12]
 8007a68:	3402      	adds	r4, #2
 8007a6a:	1d1a      	adds	r2, r3, #4
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	9203      	str	r2, [sp, #12]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	bfb8      	it	lt
 8007a74:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a78:	9305      	str	r3, [sp, #20]
 8007a7a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007b54 <_vfiprintf_r+0x250>
 8007a7e:	2203      	movs	r2, #3
 8007a80:	4650      	mov	r0, sl
 8007a82:	7821      	ldrb	r1, [r4, #0]
 8007a84:	f000 fce8 	bl	8008458 <memchr>
 8007a88:	b140      	cbz	r0, 8007a9c <_vfiprintf_r+0x198>
 8007a8a:	2340      	movs	r3, #64	; 0x40
 8007a8c:	eba0 000a 	sub.w	r0, r0, sl
 8007a90:	fa03 f000 	lsl.w	r0, r3, r0
 8007a94:	9b04      	ldr	r3, [sp, #16]
 8007a96:	3401      	adds	r4, #1
 8007a98:	4303      	orrs	r3, r0
 8007a9a:	9304      	str	r3, [sp, #16]
 8007a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa0:	2206      	movs	r2, #6
 8007aa2:	482d      	ldr	r0, [pc, #180]	; (8007b58 <_vfiprintf_r+0x254>)
 8007aa4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007aa8:	f000 fcd6 	bl	8008458 <memchr>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d03f      	beq.n	8007b30 <_vfiprintf_r+0x22c>
 8007ab0:	4b2a      	ldr	r3, [pc, #168]	; (8007b5c <_vfiprintf_r+0x258>)
 8007ab2:	bb1b      	cbnz	r3, 8007afc <_vfiprintf_r+0x1f8>
 8007ab4:	9b03      	ldr	r3, [sp, #12]
 8007ab6:	3307      	adds	r3, #7
 8007ab8:	f023 0307 	bic.w	r3, r3, #7
 8007abc:	3308      	adds	r3, #8
 8007abe:	9303      	str	r3, [sp, #12]
 8007ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ac2:	443b      	add	r3, r7
 8007ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ac6:	e767      	b.n	8007998 <_vfiprintf_r+0x94>
 8007ac8:	460c      	mov	r4, r1
 8007aca:	2001      	movs	r0, #1
 8007acc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ad0:	e7a5      	b.n	8007a1e <_vfiprintf_r+0x11a>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f04f 0c0a 	mov.w	ip, #10
 8007ad8:	4619      	mov	r1, r3
 8007ada:	3401      	adds	r4, #1
 8007adc:	9305      	str	r3, [sp, #20]
 8007ade:	4620      	mov	r0, r4
 8007ae0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ae4:	3a30      	subs	r2, #48	; 0x30
 8007ae6:	2a09      	cmp	r2, #9
 8007ae8:	d903      	bls.n	8007af2 <_vfiprintf_r+0x1ee>
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d0c5      	beq.n	8007a7a <_vfiprintf_r+0x176>
 8007aee:	9105      	str	r1, [sp, #20]
 8007af0:	e7c3      	b.n	8007a7a <_vfiprintf_r+0x176>
 8007af2:	4604      	mov	r4, r0
 8007af4:	2301      	movs	r3, #1
 8007af6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007afa:	e7f0      	b.n	8007ade <_vfiprintf_r+0x1da>
 8007afc:	ab03      	add	r3, sp, #12
 8007afe:	9300      	str	r3, [sp, #0]
 8007b00:	462a      	mov	r2, r5
 8007b02:	4630      	mov	r0, r6
 8007b04:	4b16      	ldr	r3, [pc, #88]	; (8007b60 <_vfiprintf_r+0x25c>)
 8007b06:	a904      	add	r1, sp, #16
 8007b08:	f3af 8000 	nop.w
 8007b0c:	4607      	mov	r7, r0
 8007b0e:	1c78      	adds	r0, r7, #1
 8007b10:	d1d6      	bne.n	8007ac0 <_vfiprintf_r+0x1bc>
 8007b12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b14:	07d9      	lsls	r1, r3, #31
 8007b16:	d405      	bmi.n	8007b24 <_vfiprintf_r+0x220>
 8007b18:	89ab      	ldrh	r3, [r5, #12]
 8007b1a:	059a      	lsls	r2, r3, #22
 8007b1c:	d402      	bmi.n	8007b24 <_vfiprintf_r+0x220>
 8007b1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b20:	f000 fc33 	bl	800838a <__retarget_lock_release_recursive>
 8007b24:	89ab      	ldrh	r3, [r5, #12]
 8007b26:	065b      	lsls	r3, r3, #25
 8007b28:	f53f af12 	bmi.w	8007950 <_vfiprintf_r+0x4c>
 8007b2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b2e:	e711      	b.n	8007954 <_vfiprintf_r+0x50>
 8007b30:	ab03      	add	r3, sp, #12
 8007b32:	9300      	str	r3, [sp, #0]
 8007b34:	462a      	mov	r2, r5
 8007b36:	4630      	mov	r0, r6
 8007b38:	4b09      	ldr	r3, [pc, #36]	; (8007b60 <_vfiprintf_r+0x25c>)
 8007b3a:	a904      	add	r1, sp, #16
 8007b3c:	f000 f882 	bl	8007c44 <_printf_i>
 8007b40:	e7e4      	b.n	8007b0c <_vfiprintf_r+0x208>
 8007b42:	bf00      	nop
 8007b44:	08009a50 	.word	0x08009a50
 8007b48:	08009a70 	.word	0x08009a70
 8007b4c:	08009a30 	.word	0x08009a30
 8007b50:	080099fc 	.word	0x080099fc
 8007b54:	08009a02 	.word	0x08009a02
 8007b58:	08009a06 	.word	0x08009a06
 8007b5c:	00000000 	.word	0x00000000
 8007b60:	080078df 	.word	0x080078df

08007b64 <_printf_common>:
 8007b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b68:	4616      	mov	r6, r2
 8007b6a:	4699      	mov	r9, r3
 8007b6c:	688a      	ldr	r2, [r1, #8]
 8007b6e:	690b      	ldr	r3, [r1, #16]
 8007b70:	4607      	mov	r7, r0
 8007b72:	4293      	cmp	r3, r2
 8007b74:	bfb8      	it	lt
 8007b76:	4613      	movlt	r3, r2
 8007b78:	6033      	str	r3, [r6, #0]
 8007b7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b7e:	460c      	mov	r4, r1
 8007b80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b84:	b10a      	cbz	r2, 8007b8a <_printf_common+0x26>
 8007b86:	3301      	adds	r3, #1
 8007b88:	6033      	str	r3, [r6, #0]
 8007b8a:	6823      	ldr	r3, [r4, #0]
 8007b8c:	0699      	lsls	r1, r3, #26
 8007b8e:	bf42      	ittt	mi
 8007b90:	6833      	ldrmi	r3, [r6, #0]
 8007b92:	3302      	addmi	r3, #2
 8007b94:	6033      	strmi	r3, [r6, #0]
 8007b96:	6825      	ldr	r5, [r4, #0]
 8007b98:	f015 0506 	ands.w	r5, r5, #6
 8007b9c:	d106      	bne.n	8007bac <_printf_common+0x48>
 8007b9e:	f104 0a19 	add.w	sl, r4, #25
 8007ba2:	68e3      	ldr	r3, [r4, #12]
 8007ba4:	6832      	ldr	r2, [r6, #0]
 8007ba6:	1a9b      	subs	r3, r3, r2
 8007ba8:	42ab      	cmp	r3, r5
 8007baa:	dc28      	bgt.n	8007bfe <_printf_common+0x9a>
 8007bac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007bb0:	1e13      	subs	r3, r2, #0
 8007bb2:	6822      	ldr	r2, [r4, #0]
 8007bb4:	bf18      	it	ne
 8007bb6:	2301      	movne	r3, #1
 8007bb8:	0692      	lsls	r2, r2, #26
 8007bba:	d42d      	bmi.n	8007c18 <_printf_common+0xb4>
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bc4:	47c0      	blx	r8
 8007bc6:	3001      	adds	r0, #1
 8007bc8:	d020      	beq.n	8007c0c <_printf_common+0xa8>
 8007bca:	6823      	ldr	r3, [r4, #0]
 8007bcc:	68e5      	ldr	r5, [r4, #12]
 8007bce:	f003 0306 	and.w	r3, r3, #6
 8007bd2:	2b04      	cmp	r3, #4
 8007bd4:	bf18      	it	ne
 8007bd6:	2500      	movne	r5, #0
 8007bd8:	6832      	ldr	r2, [r6, #0]
 8007bda:	f04f 0600 	mov.w	r6, #0
 8007bde:	68a3      	ldr	r3, [r4, #8]
 8007be0:	bf08      	it	eq
 8007be2:	1aad      	subeq	r5, r5, r2
 8007be4:	6922      	ldr	r2, [r4, #16]
 8007be6:	bf08      	it	eq
 8007be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bec:	4293      	cmp	r3, r2
 8007bee:	bfc4      	itt	gt
 8007bf0:	1a9b      	subgt	r3, r3, r2
 8007bf2:	18ed      	addgt	r5, r5, r3
 8007bf4:	341a      	adds	r4, #26
 8007bf6:	42b5      	cmp	r5, r6
 8007bf8:	d11a      	bne.n	8007c30 <_printf_common+0xcc>
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	e008      	b.n	8007c10 <_printf_common+0xac>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	4652      	mov	r2, sl
 8007c02:	4649      	mov	r1, r9
 8007c04:	4638      	mov	r0, r7
 8007c06:	47c0      	blx	r8
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d103      	bne.n	8007c14 <_printf_common+0xb0>
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c14:	3501      	adds	r5, #1
 8007c16:	e7c4      	b.n	8007ba2 <_printf_common+0x3e>
 8007c18:	2030      	movs	r0, #48	; 0x30
 8007c1a:	18e1      	adds	r1, r4, r3
 8007c1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c26:	4422      	add	r2, r4
 8007c28:	3302      	adds	r3, #2
 8007c2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c2e:	e7c5      	b.n	8007bbc <_printf_common+0x58>
 8007c30:	2301      	movs	r3, #1
 8007c32:	4622      	mov	r2, r4
 8007c34:	4649      	mov	r1, r9
 8007c36:	4638      	mov	r0, r7
 8007c38:	47c0      	blx	r8
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	d0e6      	beq.n	8007c0c <_printf_common+0xa8>
 8007c3e:	3601      	adds	r6, #1
 8007c40:	e7d9      	b.n	8007bf6 <_printf_common+0x92>
	...

08007c44 <_printf_i>:
 8007c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c48:	7e0f      	ldrb	r7, [r1, #24]
 8007c4a:	4691      	mov	r9, r2
 8007c4c:	2f78      	cmp	r7, #120	; 0x78
 8007c4e:	4680      	mov	r8, r0
 8007c50:	460c      	mov	r4, r1
 8007c52:	469a      	mov	sl, r3
 8007c54:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c5a:	d807      	bhi.n	8007c6c <_printf_i+0x28>
 8007c5c:	2f62      	cmp	r7, #98	; 0x62
 8007c5e:	d80a      	bhi.n	8007c76 <_printf_i+0x32>
 8007c60:	2f00      	cmp	r7, #0
 8007c62:	f000 80d9 	beq.w	8007e18 <_printf_i+0x1d4>
 8007c66:	2f58      	cmp	r7, #88	; 0x58
 8007c68:	f000 80a4 	beq.w	8007db4 <_printf_i+0x170>
 8007c6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c74:	e03a      	b.n	8007cec <_printf_i+0xa8>
 8007c76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c7a:	2b15      	cmp	r3, #21
 8007c7c:	d8f6      	bhi.n	8007c6c <_printf_i+0x28>
 8007c7e:	a101      	add	r1, pc, #4	; (adr r1, 8007c84 <_printf_i+0x40>)
 8007c80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c84:	08007cdd 	.word	0x08007cdd
 8007c88:	08007cf1 	.word	0x08007cf1
 8007c8c:	08007c6d 	.word	0x08007c6d
 8007c90:	08007c6d 	.word	0x08007c6d
 8007c94:	08007c6d 	.word	0x08007c6d
 8007c98:	08007c6d 	.word	0x08007c6d
 8007c9c:	08007cf1 	.word	0x08007cf1
 8007ca0:	08007c6d 	.word	0x08007c6d
 8007ca4:	08007c6d 	.word	0x08007c6d
 8007ca8:	08007c6d 	.word	0x08007c6d
 8007cac:	08007c6d 	.word	0x08007c6d
 8007cb0:	08007dff 	.word	0x08007dff
 8007cb4:	08007d21 	.word	0x08007d21
 8007cb8:	08007de1 	.word	0x08007de1
 8007cbc:	08007c6d 	.word	0x08007c6d
 8007cc0:	08007c6d 	.word	0x08007c6d
 8007cc4:	08007e21 	.word	0x08007e21
 8007cc8:	08007c6d 	.word	0x08007c6d
 8007ccc:	08007d21 	.word	0x08007d21
 8007cd0:	08007c6d 	.word	0x08007c6d
 8007cd4:	08007c6d 	.word	0x08007c6d
 8007cd8:	08007de9 	.word	0x08007de9
 8007cdc:	682b      	ldr	r3, [r5, #0]
 8007cde:	1d1a      	adds	r2, r3, #4
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	602a      	str	r2, [r5, #0]
 8007ce4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ce8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007cec:	2301      	movs	r3, #1
 8007cee:	e0a4      	b.n	8007e3a <_printf_i+0x1f6>
 8007cf0:	6820      	ldr	r0, [r4, #0]
 8007cf2:	6829      	ldr	r1, [r5, #0]
 8007cf4:	0606      	lsls	r6, r0, #24
 8007cf6:	f101 0304 	add.w	r3, r1, #4
 8007cfa:	d50a      	bpl.n	8007d12 <_printf_i+0xce>
 8007cfc:	680e      	ldr	r6, [r1, #0]
 8007cfe:	602b      	str	r3, [r5, #0]
 8007d00:	2e00      	cmp	r6, #0
 8007d02:	da03      	bge.n	8007d0c <_printf_i+0xc8>
 8007d04:	232d      	movs	r3, #45	; 0x2d
 8007d06:	4276      	negs	r6, r6
 8007d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d0c:	230a      	movs	r3, #10
 8007d0e:	485e      	ldr	r0, [pc, #376]	; (8007e88 <_printf_i+0x244>)
 8007d10:	e019      	b.n	8007d46 <_printf_i+0x102>
 8007d12:	680e      	ldr	r6, [r1, #0]
 8007d14:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d18:	602b      	str	r3, [r5, #0]
 8007d1a:	bf18      	it	ne
 8007d1c:	b236      	sxthne	r6, r6
 8007d1e:	e7ef      	b.n	8007d00 <_printf_i+0xbc>
 8007d20:	682b      	ldr	r3, [r5, #0]
 8007d22:	6820      	ldr	r0, [r4, #0]
 8007d24:	1d19      	adds	r1, r3, #4
 8007d26:	6029      	str	r1, [r5, #0]
 8007d28:	0601      	lsls	r1, r0, #24
 8007d2a:	d501      	bpl.n	8007d30 <_printf_i+0xec>
 8007d2c:	681e      	ldr	r6, [r3, #0]
 8007d2e:	e002      	b.n	8007d36 <_printf_i+0xf2>
 8007d30:	0646      	lsls	r6, r0, #25
 8007d32:	d5fb      	bpl.n	8007d2c <_printf_i+0xe8>
 8007d34:	881e      	ldrh	r6, [r3, #0]
 8007d36:	2f6f      	cmp	r7, #111	; 0x6f
 8007d38:	bf0c      	ite	eq
 8007d3a:	2308      	moveq	r3, #8
 8007d3c:	230a      	movne	r3, #10
 8007d3e:	4852      	ldr	r0, [pc, #328]	; (8007e88 <_printf_i+0x244>)
 8007d40:	2100      	movs	r1, #0
 8007d42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d46:	6865      	ldr	r5, [r4, #4]
 8007d48:	2d00      	cmp	r5, #0
 8007d4a:	bfa8      	it	ge
 8007d4c:	6821      	ldrge	r1, [r4, #0]
 8007d4e:	60a5      	str	r5, [r4, #8]
 8007d50:	bfa4      	itt	ge
 8007d52:	f021 0104 	bicge.w	r1, r1, #4
 8007d56:	6021      	strge	r1, [r4, #0]
 8007d58:	b90e      	cbnz	r6, 8007d5e <_printf_i+0x11a>
 8007d5a:	2d00      	cmp	r5, #0
 8007d5c:	d04d      	beq.n	8007dfa <_printf_i+0x1b6>
 8007d5e:	4615      	mov	r5, r2
 8007d60:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d64:	fb03 6711 	mls	r7, r3, r1, r6
 8007d68:	5dc7      	ldrb	r7, [r0, r7]
 8007d6a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d6e:	4637      	mov	r7, r6
 8007d70:	42bb      	cmp	r3, r7
 8007d72:	460e      	mov	r6, r1
 8007d74:	d9f4      	bls.n	8007d60 <_printf_i+0x11c>
 8007d76:	2b08      	cmp	r3, #8
 8007d78:	d10b      	bne.n	8007d92 <_printf_i+0x14e>
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	07de      	lsls	r6, r3, #31
 8007d7e:	d508      	bpl.n	8007d92 <_printf_i+0x14e>
 8007d80:	6923      	ldr	r3, [r4, #16]
 8007d82:	6861      	ldr	r1, [r4, #4]
 8007d84:	4299      	cmp	r1, r3
 8007d86:	bfde      	ittt	le
 8007d88:	2330      	movle	r3, #48	; 0x30
 8007d8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d92:	1b52      	subs	r2, r2, r5
 8007d94:	6122      	str	r2, [r4, #16]
 8007d96:	464b      	mov	r3, r9
 8007d98:	4621      	mov	r1, r4
 8007d9a:	4640      	mov	r0, r8
 8007d9c:	f8cd a000 	str.w	sl, [sp]
 8007da0:	aa03      	add	r2, sp, #12
 8007da2:	f7ff fedf 	bl	8007b64 <_printf_common>
 8007da6:	3001      	adds	r0, #1
 8007da8:	d14c      	bne.n	8007e44 <_printf_i+0x200>
 8007daa:	f04f 30ff 	mov.w	r0, #4294967295
 8007dae:	b004      	add	sp, #16
 8007db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db4:	4834      	ldr	r0, [pc, #208]	; (8007e88 <_printf_i+0x244>)
 8007db6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007dba:	6829      	ldr	r1, [r5, #0]
 8007dbc:	6823      	ldr	r3, [r4, #0]
 8007dbe:	f851 6b04 	ldr.w	r6, [r1], #4
 8007dc2:	6029      	str	r1, [r5, #0]
 8007dc4:	061d      	lsls	r5, r3, #24
 8007dc6:	d514      	bpl.n	8007df2 <_printf_i+0x1ae>
 8007dc8:	07df      	lsls	r7, r3, #31
 8007dca:	bf44      	itt	mi
 8007dcc:	f043 0320 	orrmi.w	r3, r3, #32
 8007dd0:	6023      	strmi	r3, [r4, #0]
 8007dd2:	b91e      	cbnz	r6, 8007ddc <_printf_i+0x198>
 8007dd4:	6823      	ldr	r3, [r4, #0]
 8007dd6:	f023 0320 	bic.w	r3, r3, #32
 8007dda:	6023      	str	r3, [r4, #0]
 8007ddc:	2310      	movs	r3, #16
 8007dde:	e7af      	b.n	8007d40 <_printf_i+0xfc>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	f043 0320 	orr.w	r3, r3, #32
 8007de6:	6023      	str	r3, [r4, #0]
 8007de8:	2378      	movs	r3, #120	; 0x78
 8007dea:	4828      	ldr	r0, [pc, #160]	; (8007e8c <_printf_i+0x248>)
 8007dec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007df0:	e7e3      	b.n	8007dba <_printf_i+0x176>
 8007df2:	0659      	lsls	r1, r3, #25
 8007df4:	bf48      	it	mi
 8007df6:	b2b6      	uxthmi	r6, r6
 8007df8:	e7e6      	b.n	8007dc8 <_printf_i+0x184>
 8007dfa:	4615      	mov	r5, r2
 8007dfc:	e7bb      	b.n	8007d76 <_printf_i+0x132>
 8007dfe:	682b      	ldr	r3, [r5, #0]
 8007e00:	6826      	ldr	r6, [r4, #0]
 8007e02:	1d18      	adds	r0, r3, #4
 8007e04:	6961      	ldr	r1, [r4, #20]
 8007e06:	6028      	str	r0, [r5, #0]
 8007e08:	0635      	lsls	r5, r6, #24
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	d501      	bpl.n	8007e12 <_printf_i+0x1ce>
 8007e0e:	6019      	str	r1, [r3, #0]
 8007e10:	e002      	b.n	8007e18 <_printf_i+0x1d4>
 8007e12:	0670      	lsls	r0, r6, #25
 8007e14:	d5fb      	bpl.n	8007e0e <_printf_i+0x1ca>
 8007e16:	8019      	strh	r1, [r3, #0]
 8007e18:	2300      	movs	r3, #0
 8007e1a:	4615      	mov	r5, r2
 8007e1c:	6123      	str	r3, [r4, #16]
 8007e1e:	e7ba      	b.n	8007d96 <_printf_i+0x152>
 8007e20:	682b      	ldr	r3, [r5, #0]
 8007e22:	2100      	movs	r1, #0
 8007e24:	1d1a      	adds	r2, r3, #4
 8007e26:	602a      	str	r2, [r5, #0]
 8007e28:	681d      	ldr	r5, [r3, #0]
 8007e2a:	6862      	ldr	r2, [r4, #4]
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	f000 fb13 	bl	8008458 <memchr>
 8007e32:	b108      	cbz	r0, 8007e38 <_printf_i+0x1f4>
 8007e34:	1b40      	subs	r0, r0, r5
 8007e36:	6060      	str	r0, [r4, #4]
 8007e38:	6863      	ldr	r3, [r4, #4]
 8007e3a:	6123      	str	r3, [r4, #16]
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e42:	e7a8      	b.n	8007d96 <_printf_i+0x152>
 8007e44:	462a      	mov	r2, r5
 8007e46:	4649      	mov	r1, r9
 8007e48:	4640      	mov	r0, r8
 8007e4a:	6923      	ldr	r3, [r4, #16]
 8007e4c:	47d0      	blx	sl
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d0ab      	beq.n	8007daa <_printf_i+0x166>
 8007e52:	6823      	ldr	r3, [r4, #0]
 8007e54:	079b      	lsls	r3, r3, #30
 8007e56:	d413      	bmi.n	8007e80 <_printf_i+0x23c>
 8007e58:	68e0      	ldr	r0, [r4, #12]
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	4298      	cmp	r0, r3
 8007e5e:	bfb8      	it	lt
 8007e60:	4618      	movlt	r0, r3
 8007e62:	e7a4      	b.n	8007dae <_printf_i+0x16a>
 8007e64:	2301      	movs	r3, #1
 8007e66:	4632      	mov	r2, r6
 8007e68:	4649      	mov	r1, r9
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	47d0      	blx	sl
 8007e6e:	3001      	adds	r0, #1
 8007e70:	d09b      	beq.n	8007daa <_printf_i+0x166>
 8007e72:	3501      	adds	r5, #1
 8007e74:	68e3      	ldr	r3, [r4, #12]
 8007e76:	9903      	ldr	r1, [sp, #12]
 8007e78:	1a5b      	subs	r3, r3, r1
 8007e7a:	42ab      	cmp	r3, r5
 8007e7c:	dcf2      	bgt.n	8007e64 <_printf_i+0x220>
 8007e7e:	e7eb      	b.n	8007e58 <_printf_i+0x214>
 8007e80:	2500      	movs	r5, #0
 8007e82:	f104 0619 	add.w	r6, r4, #25
 8007e86:	e7f5      	b.n	8007e74 <_printf_i+0x230>
 8007e88:	08009a0d 	.word	0x08009a0d
 8007e8c:	08009a1e 	.word	0x08009a1e

08007e90 <__swbuf_r>:
 8007e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e92:	460e      	mov	r6, r1
 8007e94:	4614      	mov	r4, r2
 8007e96:	4605      	mov	r5, r0
 8007e98:	b118      	cbz	r0, 8007ea2 <__swbuf_r+0x12>
 8007e9a:	6983      	ldr	r3, [r0, #24]
 8007e9c:	b90b      	cbnz	r3, 8007ea2 <__swbuf_r+0x12>
 8007e9e:	f000 f9d5 	bl	800824c <__sinit>
 8007ea2:	4b21      	ldr	r3, [pc, #132]	; (8007f28 <__swbuf_r+0x98>)
 8007ea4:	429c      	cmp	r4, r3
 8007ea6:	d12b      	bne.n	8007f00 <__swbuf_r+0x70>
 8007ea8:	686c      	ldr	r4, [r5, #4]
 8007eaa:	69a3      	ldr	r3, [r4, #24]
 8007eac:	60a3      	str	r3, [r4, #8]
 8007eae:	89a3      	ldrh	r3, [r4, #12]
 8007eb0:	071a      	lsls	r2, r3, #28
 8007eb2:	d52f      	bpl.n	8007f14 <__swbuf_r+0x84>
 8007eb4:	6923      	ldr	r3, [r4, #16]
 8007eb6:	b36b      	cbz	r3, 8007f14 <__swbuf_r+0x84>
 8007eb8:	6923      	ldr	r3, [r4, #16]
 8007eba:	6820      	ldr	r0, [r4, #0]
 8007ebc:	b2f6      	uxtb	r6, r6
 8007ebe:	1ac0      	subs	r0, r0, r3
 8007ec0:	6963      	ldr	r3, [r4, #20]
 8007ec2:	4637      	mov	r7, r6
 8007ec4:	4283      	cmp	r3, r0
 8007ec6:	dc04      	bgt.n	8007ed2 <__swbuf_r+0x42>
 8007ec8:	4621      	mov	r1, r4
 8007eca:	4628      	mov	r0, r5
 8007ecc:	f000 f92a 	bl	8008124 <_fflush_r>
 8007ed0:	bb30      	cbnz	r0, 8007f20 <__swbuf_r+0x90>
 8007ed2:	68a3      	ldr	r3, [r4, #8]
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	60a3      	str	r3, [r4, #8]
 8007eda:	6823      	ldr	r3, [r4, #0]
 8007edc:	1c5a      	adds	r2, r3, #1
 8007ede:	6022      	str	r2, [r4, #0]
 8007ee0:	701e      	strb	r6, [r3, #0]
 8007ee2:	6963      	ldr	r3, [r4, #20]
 8007ee4:	4283      	cmp	r3, r0
 8007ee6:	d004      	beq.n	8007ef2 <__swbuf_r+0x62>
 8007ee8:	89a3      	ldrh	r3, [r4, #12]
 8007eea:	07db      	lsls	r3, r3, #31
 8007eec:	d506      	bpl.n	8007efc <__swbuf_r+0x6c>
 8007eee:	2e0a      	cmp	r6, #10
 8007ef0:	d104      	bne.n	8007efc <__swbuf_r+0x6c>
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	f000 f915 	bl	8008124 <_fflush_r>
 8007efa:	b988      	cbnz	r0, 8007f20 <__swbuf_r+0x90>
 8007efc:	4638      	mov	r0, r7
 8007efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f00:	4b0a      	ldr	r3, [pc, #40]	; (8007f2c <__swbuf_r+0x9c>)
 8007f02:	429c      	cmp	r4, r3
 8007f04:	d101      	bne.n	8007f0a <__swbuf_r+0x7a>
 8007f06:	68ac      	ldr	r4, [r5, #8]
 8007f08:	e7cf      	b.n	8007eaa <__swbuf_r+0x1a>
 8007f0a:	4b09      	ldr	r3, [pc, #36]	; (8007f30 <__swbuf_r+0xa0>)
 8007f0c:	429c      	cmp	r4, r3
 8007f0e:	bf08      	it	eq
 8007f10:	68ec      	ldreq	r4, [r5, #12]
 8007f12:	e7ca      	b.n	8007eaa <__swbuf_r+0x1a>
 8007f14:	4621      	mov	r1, r4
 8007f16:	4628      	mov	r0, r5
 8007f18:	f000 f80c 	bl	8007f34 <__swsetup_r>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	d0cb      	beq.n	8007eb8 <__swbuf_r+0x28>
 8007f20:	f04f 37ff 	mov.w	r7, #4294967295
 8007f24:	e7ea      	b.n	8007efc <__swbuf_r+0x6c>
 8007f26:	bf00      	nop
 8007f28:	08009a50 	.word	0x08009a50
 8007f2c:	08009a70 	.word	0x08009a70
 8007f30:	08009a30 	.word	0x08009a30

08007f34 <__swsetup_r>:
 8007f34:	4b32      	ldr	r3, [pc, #200]	; (8008000 <__swsetup_r+0xcc>)
 8007f36:	b570      	push	{r4, r5, r6, lr}
 8007f38:	681d      	ldr	r5, [r3, #0]
 8007f3a:	4606      	mov	r6, r0
 8007f3c:	460c      	mov	r4, r1
 8007f3e:	b125      	cbz	r5, 8007f4a <__swsetup_r+0x16>
 8007f40:	69ab      	ldr	r3, [r5, #24]
 8007f42:	b913      	cbnz	r3, 8007f4a <__swsetup_r+0x16>
 8007f44:	4628      	mov	r0, r5
 8007f46:	f000 f981 	bl	800824c <__sinit>
 8007f4a:	4b2e      	ldr	r3, [pc, #184]	; (8008004 <__swsetup_r+0xd0>)
 8007f4c:	429c      	cmp	r4, r3
 8007f4e:	d10f      	bne.n	8007f70 <__swsetup_r+0x3c>
 8007f50:	686c      	ldr	r4, [r5, #4]
 8007f52:	89a3      	ldrh	r3, [r4, #12]
 8007f54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f58:	0719      	lsls	r1, r3, #28
 8007f5a:	d42c      	bmi.n	8007fb6 <__swsetup_r+0x82>
 8007f5c:	06dd      	lsls	r5, r3, #27
 8007f5e:	d411      	bmi.n	8007f84 <__swsetup_r+0x50>
 8007f60:	2309      	movs	r3, #9
 8007f62:	6033      	str	r3, [r6, #0]
 8007f64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f68:	f04f 30ff 	mov.w	r0, #4294967295
 8007f6c:	81a3      	strh	r3, [r4, #12]
 8007f6e:	e03e      	b.n	8007fee <__swsetup_r+0xba>
 8007f70:	4b25      	ldr	r3, [pc, #148]	; (8008008 <__swsetup_r+0xd4>)
 8007f72:	429c      	cmp	r4, r3
 8007f74:	d101      	bne.n	8007f7a <__swsetup_r+0x46>
 8007f76:	68ac      	ldr	r4, [r5, #8]
 8007f78:	e7eb      	b.n	8007f52 <__swsetup_r+0x1e>
 8007f7a:	4b24      	ldr	r3, [pc, #144]	; (800800c <__swsetup_r+0xd8>)
 8007f7c:	429c      	cmp	r4, r3
 8007f7e:	bf08      	it	eq
 8007f80:	68ec      	ldreq	r4, [r5, #12]
 8007f82:	e7e6      	b.n	8007f52 <__swsetup_r+0x1e>
 8007f84:	0758      	lsls	r0, r3, #29
 8007f86:	d512      	bpl.n	8007fae <__swsetup_r+0x7a>
 8007f88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f8a:	b141      	cbz	r1, 8007f9e <__swsetup_r+0x6a>
 8007f8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f90:	4299      	cmp	r1, r3
 8007f92:	d002      	beq.n	8007f9a <__swsetup_r+0x66>
 8007f94:	4630      	mov	r0, r6
 8007f96:	f000 fa6d 	bl	8008474 <_free_r>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	6363      	str	r3, [r4, #52]	; 0x34
 8007f9e:	89a3      	ldrh	r3, [r4, #12]
 8007fa0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fa4:	81a3      	strh	r3, [r4, #12]
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	6063      	str	r3, [r4, #4]
 8007faa:	6923      	ldr	r3, [r4, #16]
 8007fac:	6023      	str	r3, [r4, #0]
 8007fae:	89a3      	ldrh	r3, [r4, #12]
 8007fb0:	f043 0308 	orr.w	r3, r3, #8
 8007fb4:	81a3      	strh	r3, [r4, #12]
 8007fb6:	6923      	ldr	r3, [r4, #16]
 8007fb8:	b94b      	cbnz	r3, 8007fce <__swsetup_r+0x9a>
 8007fba:	89a3      	ldrh	r3, [r4, #12]
 8007fbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fc4:	d003      	beq.n	8007fce <__swsetup_r+0x9a>
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4630      	mov	r0, r6
 8007fca:	f000 fa05 	bl	80083d8 <__smakebuf_r>
 8007fce:	89a0      	ldrh	r0, [r4, #12]
 8007fd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fd4:	f010 0301 	ands.w	r3, r0, #1
 8007fd8:	d00a      	beq.n	8007ff0 <__swsetup_r+0xbc>
 8007fda:	2300      	movs	r3, #0
 8007fdc:	60a3      	str	r3, [r4, #8]
 8007fde:	6963      	ldr	r3, [r4, #20]
 8007fe0:	425b      	negs	r3, r3
 8007fe2:	61a3      	str	r3, [r4, #24]
 8007fe4:	6923      	ldr	r3, [r4, #16]
 8007fe6:	b943      	cbnz	r3, 8007ffa <__swsetup_r+0xc6>
 8007fe8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fec:	d1ba      	bne.n	8007f64 <__swsetup_r+0x30>
 8007fee:	bd70      	pop	{r4, r5, r6, pc}
 8007ff0:	0781      	lsls	r1, r0, #30
 8007ff2:	bf58      	it	pl
 8007ff4:	6963      	ldrpl	r3, [r4, #20]
 8007ff6:	60a3      	str	r3, [r4, #8]
 8007ff8:	e7f4      	b.n	8007fe4 <__swsetup_r+0xb0>
 8007ffa:	2000      	movs	r0, #0
 8007ffc:	e7f7      	b.n	8007fee <__swsetup_r+0xba>
 8007ffe:	bf00      	nop
 8008000:	20000010 	.word	0x20000010
 8008004:	08009a50 	.word	0x08009a50
 8008008:	08009a70 	.word	0x08009a70
 800800c:	08009a30 	.word	0x08009a30

08008010 <abort>:
 8008010:	2006      	movs	r0, #6
 8008012:	b508      	push	{r3, lr}
 8008014:	f000 fb42 	bl	800869c <raise>
 8008018:	2001      	movs	r0, #1
 800801a:	f7fb fe08 	bl	8003c2e <_exit>
	...

08008020 <__sflush_r>:
 8008020:	898a      	ldrh	r2, [r1, #12]
 8008022:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008024:	4605      	mov	r5, r0
 8008026:	0710      	lsls	r0, r2, #28
 8008028:	460c      	mov	r4, r1
 800802a:	d457      	bmi.n	80080dc <__sflush_r+0xbc>
 800802c:	684b      	ldr	r3, [r1, #4]
 800802e:	2b00      	cmp	r3, #0
 8008030:	dc04      	bgt.n	800803c <__sflush_r+0x1c>
 8008032:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008034:	2b00      	cmp	r3, #0
 8008036:	dc01      	bgt.n	800803c <__sflush_r+0x1c>
 8008038:	2000      	movs	r0, #0
 800803a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800803c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800803e:	2e00      	cmp	r6, #0
 8008040:	d0fa      	beq.n	8008038 <__sflush_r+0x18>
 8008042:	2300      	movs	r3, #0
 8008044:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008048:	682f      	ldr	r7, [r5, #0]
 800804a:	602b      	str	r3, [r5, #0]
 800804c:	d032      	beq.n	80080b4 <__sflush_r+0x94>
 800804e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008050:	89a3      	ldrh	r3, [r4, #12]
 8008052:	075a      	lsls	r2, r3, #29
 8008054:	d505      	bpl.n	8008062 <__sflush_r+0x42>
 8008056:	6863      	ldr	r3, [r4, #4]
 8008058:	1ac0      	subs	r0, r0, r3
 800805a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800805c:	b10b      	cbz	r3, 8008062 <__sflush_r+0x42>
 800805e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008060:	1ac0      	subs	r0, r0, r3
 8008062:	2300      	movs	r3, #0
 8008064:	4602      	mov	r2, r0
 8008066:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008068:	4628      	mov	r0, r5
 800806a:	6a21      	ldr	r1, [r4, #32]
 800806c:	47b0      	blx	r6
 800806e:	1c43      	adds	r3, r0, #1
 8008070:	89a3      	ldrh	r3, [r4, #12]
 8008072:	d106      	bne.n	8008082 <__sflush_r+0x62>
 8008074:	6829      	ldr	r1, [r5, #0]
 8008076:	291d      	cmp	r1, #29
 8008078:	d82c      	bhi.n	80080d4 <__sflush_r+0xb4>
 800807a:	4a29      	ldr	r2, [pc, #164]	; (8008120 <__sflush_r+0x100>)
 800807c:	40ca      	lsrs	r2, r1
 800807e:	07d6      	lsls	r6, r2, #31
 8008080:	d528      	bpl.n	80080d4 <__sflush_r+0xb4>
 8008082:	2200      	movs	r2, #0
 8008084:	6062      	str	r2, [r4, #4]
 8008086:	6922      	ldr	r2, [r4, #16]
 8008088:	04d9      	lsls	r1, r3, #19
 800808a:	6022      	str	r2, [r4, #0]
 800808c:	d504      	bpl.n	8008098 <__sflush_r+0x78>
 800808e:	1c42      	adds	r2, r0, #1
 8008090:	d101      	bne.n	8008096 <__sflush_r+0x76>
 8008092:	682b      	ldr	r3, [r5, #0]
 8008094:	b903      	cbnz	r3, 8008098 <__sflush_r+0x78>
 8008096:	6560      	str	r0, [r4, #84]	; 0x54
 8008098:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800809a:	602f      	str	r7, [r5, #0]
 800809c:	2900      	cmp	r1, #0
 800809e:	d0cb      	beq.n	8008038 <__sflush_r+0x18>
 80080a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080a4:	4299      	cmp	r1, r3
 80080a6:	d002      	beq.n	80080ae <__sflush_r+0x8e>
 80080a8:	4628      	mov	r0, r5
 80080aa:	f000 f9e3 	bl	8008474 <_free_r>
 80080ae:	2000      	movs	r0, #0
 80080b0:	6360      	str	r0, [r4, #52]	; 0x34
 80080b2:	e7c2      	b.n	800803a <__sflush_r+0x1a>
 80080b4:	6a21      	ldr	r1, [r4, #32]
 80080b6:	2301      	movs	r3, #1
 80080b8:	4628      	mov	r0, r5
 80080ba:	47b0      	blx	r6
 80080bc:	1c41      	adds	r1, r0, #1
 80080be:	d1c7      	bne.n	8008050 <__sflush_r+0x30>
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0c4      	beq.n	8008050 <__sflush_r+0x30>
 80080c6:	2b1d      	cmp	r3, #29
 80080c8:	d001      	beq.n	80080ce <__sflush_r+0xae>
 80080ca:	2b16      	cmp	r3, #22
 80080cc:	d101      	bne.n	80080d2 <__sflush_r+0xb2>
 80080ce:	602f      	str	r7, [r5, #0]
 80080d0:	e7b2      	b.n	8008038 <__sflush_r+0x18>
 80080d2:	89a3      	ldrh	r3, [r4, #12]
 80080d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080d8:	81a3      	strh	r3, [r4, #12]
 80080da:	e7ae      	b.n	800803a <__sflush_r+0x1a>
 80080dc:	690f      	ldr	r7, [r1, #16]
 80080de:	2f00      	cmp	r7, #0
 80080e0:	d0aa      	beq.n	8008038 <__sflush_r+0x18>
 80080e2:	0793      	lsls	r3, r2, #30
 80080e4:	bf18      	it	ne
 80080e6:	2300      	movne	r3, #0
 80080e8:	680e      	ldr	r6, [r1, #0]
 80080ea:	bf08      	it	eq
 80080ec:	694b      	ldreq	r3, [r1, #20]
 80080ee:	1bf6      	subs	r6, r6, r7
 80080f0:	600f      	str	r7, [r1, #0]
 80080f2:	608b      	str	r3, [r1, #8]
 80080f4:	2e00      	cmp	r6, #0
 80080f6:	dd9f      	ble.n	8008038 <__sflush_r+0x18>
 80080f8:	4633      	mov	r3, r6
 80080fa:	463a      	mov	r2, r7
 80080fc:	4628      	mov	r0, r5
 80080fe:	6a21      	ldr	r1, [r4, #32]
 8008100:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008104:	47e0      	blx	ip
 8008106:	2800      	cmp	r0, #0
 8008108:	dc06      	bgt.n	8008118 <__sflush_r+0xf8>
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	f04f 30ff 	mov.w	r0, #4294967295
 8008110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008114:	81a3      	strh	r3, [r4, #12]
 8008116:	e790      	b.n	800803a <__sflush_r+0x1a>
 8008118:	4407      	add	r7, r0
 800811a:	1a36      	subs	r6, r6, r0
 800811c:	e7ea      	b.n	80080f4 <__sflush_r+0xd4>
 800811e:	bf00      	nop
 8008120:	20400001 	.word	0x20400001

08008124 <_fflush_r>:
 8008124:	b538      	push	{r3, r4, r5, lr}
 8008126:	690b      	ldr	r3, [r1, #16]
 8008128:	4605      	mov	r5, r0
 800812a:	460c      	mov	r4, r1
 800812c:	b913      	cbnz	r3, 8008134 <_fflush_r+0x10>
 800812e:	2500      	movs	r5, #0
 8008130:	4628      	mov	r0, r5
 8008132:	bd38      	pop	{r3, r4, r5, pc}
 8008134:	b118      	cbz	r0, 800813e <_fflush_r+0x1a>
 8008136:	6983      	ldr	r3, [r0, #24]
 8008138:	b90b      	cbnz	r3, 800813e <_fflush_r+0x1a>
 800813a:	f000 f887 	bl	800824c <__sinit>
 800813e:	4b14      	ldr	r3, [pc, #80]	; (8008190 <_fflush_r+0x6c>)
 8008140:	429c      	cmp	r4, r3
 8008142:	d11b      	bne.n	800817c <_fflush_r+0x58>
 8008144:	686c      	ldr	r4, [r5, #4]
 8008146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d0ef      	beq.n	800812e <_fflush_r+0xa>
 800814e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008150:	07d0      	lsls	r0, r2, #31
 8008152:	d404      	bmi.n	800815e <_fflush_r+0x3a>
 8008154:	0599      	lsls	r1, r3, #22
 8008156:	d402      	bmi.n	800815e <_fflush_r+0x3a>
 8008158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800815a:	f000 f915 	bl	8008388 <__retarget_lock_acquire_recursive>
 800815e:	4628      	mov	r0, r5
 8008160:	4621      	mov	r1, r4
 8008162:	f7ff ff5d 	bl	8008020 <__sflush_r>
 8008166:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008168:	4605      	mov	r5, r0
 800816a:	07da      	lsls	r2, r3, #31
 800816c:	d4e0      	bmi.n	8008130 <_fflush_r+0xc>
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	059b      	lsls	r3, r3, #22
 8008172:	d4dd      	bmi.n	8008130 <_fflush_r+0xc>
 8008174:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008176:	f000 f908 	bl	800838a <__retarget_lock_release_recursive>
 800817a:	e7d9      	b.n	8008130 <_fflush_r+0xc>
 800817c:	4b05      	ldr	r3, [pc, #20]	; (8008194 <_fflush_r+0x70>)
 800817e:	429c      	cmp	r4, r3
 8008180:	d101      	bne.n	8008186 <_fflush_r+0x62>
 8008182:	68ac      	ldr	r4, [r5, #8]
 8008184:	e7df      	b.n	8008146 <_fflush_r+0x22>
 8008186:	4b04      	ldr	r3, [pc, #16]	; (8008198 <_fflush_r+0x74>)
 8008188:	429c      	cmp	r4, r3
 800818a:	bf08      	it	eq
 800818c:	68ec      	ldreq	r4, [r5, #12]
 800818e:	e7da      	b.n	8008146 <_fflush_r+0x22>
 8008190:	08009a50 	.word	0x08009a50
 8008194:	08009a70 	.word	0x08009a70
 8008198:	08009a30 	.word	0x08009a30

0800819c <std>:
 800819c:	2300      	movs	r3, #0
 800819e:	b510      	push	{r4, lr}
 80081a0:	4604      	mov	r4, r0
 80081a2:	e9c0 3300 	strd	r3, r3, [r0]
 80081a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081aa:	6083      	str	r3, [r0, #8]
 80081ac:	8181      	strh	r1, [r0, #12]
 80081ae:	6643      	str	r3, [r0, #100]	; 0x64
 80081b0:	81c2      	strh	r2, [r0, #14]
 80081b2:	6183      	str	r3, [r0, #24]
 80081b4:	4619      	mov	r1, r3
 80081b6:	2208      	movs	r2, #8
 80081b8:	305c      	adds	r0, #92	; 0x5c
 80081ba:	f7ff fb73 	bl	80078a4 <memset>
 80081be:	4b05      	ldr	r3, [pc, #20]	; (80081d4 <std+0x38>)
 80081c0:	6224      	str	r4, [r4, #32]
 80081c2:	6263      	str	r3, [r4, #36]	; 0x24
 80081c4:	4b04      	ldr	r3, [pc, #16]	; (80081d8 <std+0x3c>)
 80081c6:	62a3      	str	r3, [r4, #40]	; 0x28
 80081c8:	4b04      	ldr	r3, [pc, #16]	; (80081dc <std+0x40>)
 80081ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081cc:	4b04      	ldr	r3, [pc, #16]	; (80081e0 <std+0x44>)
 80081ce:	6323      	str	r3, [r4, #48]	; 0x30
 80081d0:	bd10      	pop	{r4, pc}
 80081d2:	bf00      	nop
 80081d4:	080086d5 	.word	0x080086d5
 80081d8:	080086f7 	.word	0x080086f7
 80081dc:	0800872f 	.word	0x0800872f
 80081e0:	08008753 	.word	0x08008753

080081e4 <_cleanup_r>:
 80081e4:	4901      	ldr	r1, [pc, #4]	; (80081ec <_cleanup_r+0x8>)
 80081e6:	f000 b8af 	b.w	8008348 <_fwalk_reent>
 80081ea:	bf00      	nop
 80081ec:	08008125 	.word	0x08008125

080081f0 <__sfmoreglue>:
 80081f0:	2268      	movs	r2, #104	; 0x68
 80081f2:	b570      	push	{r4, r5, r6, lr}
 80081f4:	1e4d      	subs	r5, r1, #1
 80081f6:	4355      	muls	r5, r2
 80081f8:	460e      	mov	r6, r1
 80081fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80081fe:	f000 f9a1 	bl	8008544 <_malloc_r>
 8008202:	4604      	mov	r4, r0
 8008204:	b140      	cbz	r0, 8008218 <__sfmoreglue+0x28>
 8008206:	2100      	movs	r1, #0
 8008208:	e9c0 1600 	strd	r1, r6, [r0]
 800820c:	300c      	adds	r0, #12
 800820e:	60a0      	str	r0, [r4, #8]
 8008210:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008214:	f7ff fb46 	bl	80078a4 <memset>
 8008218:	4620      	mov	r0, r4
 800821a:	bd70      	pop	{r4, r5, r6, pc}

0800821c <__sfp_lock_acquire>:
 800821c:	4801      	ldr	r0, [pc, #4]	; (8008224 <__sfp_lock_acquire+0x8>)
 800821e:	f000 b8b3 	b.w	8008388 <__retarget_lock_acquire_recursive>
 8008222:	bf00      	nop
 8008224:	20000bdd 	.word	0x20000bdd

08008228 <__sfp_lock_release>:
 8008228:	4801      	ldr	r0, [pc, #4]	; (8008230 <__sfp_lock_release+0x8>)
 800822a:	f000 b8ae 	b.w	800838a <__retarget_lock_release_recursive>
 800822e:	bf00      	nop
 8008230:	20000bdd 	.word	0x20000bdd

08008234 <__sinit_lock_acquire>:
 8008234:	4801      	ldr	r0, [pc, #4]	; (800823c <__sinit_lock_acquire+0x8>)
 8008236:	f000 b8a7 	b.w	8008388 <__retarget_lock_acquire_recursive>
 800823a:	bf00      	nop
 800823c:	20000bde 	.word	0x20000bde

08008240 <__sinit_lock_release>:
 8008240:	4801      	ldr	r0, [pc, #4]	; (8008248 <__sinit_lock_release+0x8>)
 8008242:	f000 b8a2 	b.w	800838a <__retarget_lock_release_recursive>
 8008246:	bf00      	nop
 8008248:	20000bde 	.word	0x20000bde

0800824c <__sinit>:
 800824c:	b510      	push	{r4, lr}
 800824e:	4604      	mov	r4, r0
 8008250:	f7ff fff0 	bl	8008234 <__sinit_lock_acquire>
 8008254:	69a3      	ldr	r3, [r4, #24]
 8008256:	b11b      	cbz	r3, 8008260 <__sinit+0x14>
 8008258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800825c:	f7ff bff0 	b.w	8008240 <__sinit_lock_release>
 8008260:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008264:	6523      	str	r3, [r4, #80]	; 0x50
 8008266:	4b13      	ldr	r3, [pc, #76]	; (80082b4 <__sinit+0x68>)
 8008268:	4a13      	ldr	r2, [pc, #76]	; (80082b8 <__sinit+0x6c>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	62a2      	str	r2, [r4, #40]	; 0x28
 800826e:	42a3      	cmp	r3, r4
 8008270:	bf08      	it	eq
 8008272:	2301      	moveq	r3, #1
 8008274:	4620      	mov	r0, r4
 8008276:	bf08      	it	eq
 8008278:	61a3      	streq	r3, [r4, #24]
 800827a:	f000 f81f 	bl	80082bc <__sfp>
 800827e:	6060      	str	r0, [r4, #4]
 8008280:	4620      	mov	r0, r4
 8008282:	f000 f81b 	bl	80082bc <__sfp>
 8008286:	60a0      	str	r0, [r4, #8]
 8008288:	4620      	mov	r0, r4
 800828a:	f000 f817 	bl	80082bc <__sfp>
 800828e:	2200      	movs	r2, #0
 8008290:	2104      	movs	r1, #4
 8008292:	60e0      	str	r0, [r4, #12]
 8008294:	6860      	ldr	r0, [r4, #4]
 8008296:	f7ff ff81 	bl	800819c <std>
 800829a:	2201      	movs	r2, #1
 800829c:	2109      	movs	r1, #9
 800829e:	68a0      	ldr	r0, [r4, #8]
 80082a0:	f7ff ff7c 	bl	800819c <std>
 80082a4:	2202      	movs	r2, #2
 80082a6:	2112      	movs	r1, #18
 80082a8:	68e0      	ldr	r0, [r4, #12]
 80082aa:	f7ff ff77 	bl	800819c <std>
 80082ae:	2301      	movs	r3, #1
 80082b0:	61a3      	str	r3, [r4, #24]
 80082b2:	e7d1      	b.n	8008258 <__sinit+0xc>
 80082b4:	080099f8 	.word	0x080099f8
 80082b8:	080081e5 	.word	0x080081e5

080082bc <__sfp>:
 80082bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082be:	4607      	mov	r7, r0
 80082c0:	f7ff ffac 	bl	800821c <__sfp_lock_acquire>
 80082c4:	4b1e      	ldr	r3, [pc, #120]	; (8008340 <__sfp+0x84>)
 80082c6:	681e      	ldr	r6, [r3, #0]
 80082c8:	69b3      	ldr	r3, [r6, #24]
 80082ca:	b913      	cbnz	r3, 80082d2 <__sfp+0x16>
 80082cc:	4630      	mov	r0, r6
 80082ce:	f7ff ffbd 	bl	800824c <__sinit>
 80082d2:	3648      	adds	r6, #72	; 0x48
 80082d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082d8:	3b01      	subs	r3, #1
 80082da:	d503      	bpl.n	80082e4 <__sfp+0x28>
 80082dc:	6833      	ldr	r3, [r6, #0]
 80082de:	b30b      	cbz	r3, 8008324 <__sfp+0x68>
 80082e0:	6836      	ldr	r6, [r6, #0]
 80082e2:	e7f7      	b.n	80082d4 <__sfp+0x18>
 80082e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082e8:	b9d5      	cbnz	r5, 8008320 <__sfp+0x64>
 80082ea:	4b16      	ldr	r3, [pc, #88]	; (8008344 <__sfp+0x88>)
 80082ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80082f0:	60e3      	str	r3, [r4, #12]
 80082f2:	6665      	str	r5, [r4, #100]	; 0x64
 80082f4:	f000 f847 	bl	8008386 <__retarget_lock_init_recursive>
 80082f8:	f7ff ff96 	bl	8008228 <__sfp_lock_release>
 80082fc:	2208      	movs	r2, #8
 80082fe:	4629      	mov	r1, r5
 8008300:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008304:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008308:	6025      	str	r5, [r4, #0]
 800830a:	61a5      	str	r5, [r4, #24]
 800830c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008310:	f7ff fac8 	bl	80078a4 <memset>
 8008314:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008318:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800831c:	4620      	mov	r0, r4
 800831e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008320:	3468      	adds	r4, #104	; 0x68
 8008322:	e7d9      	b.n	80082d8 <__sfp+0x1c>
 8008324:	2104      	movs	r1, #4
 8008326:	4638      	mov	r0, r7
 8008328:	f7ff ff62 	bl	80081f0 <__sfmoreglue>
 800832c:	4604      	mov	r4, r0
 800832e:	6030      	str	r0, [r6, #0]
 8008330:	2800      	cmp	r0, #0
 8008332:	d1d5      	bne.n	80082e0 <__sfp+0x24>
 8008334:	f7ff ff78 	bl	8008228 <__sfp_lock_release>
 8008338:	230c      	movs	r3, #12
 800833a:	603b      	str	r3, [r7, #0]
 800833c:	e7ee      	b.n	800831c <__sfp+0x60>
 800833e:	bf00      	nop
 8008340:	080099f8 	.word	0x080099f8
 8008344:	ffff0001 	.word	0xffff0001

08008348 <_fwalk_reent>:
 8008348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800834c:	4606      	mov	r6, r0
 800834e:	4688      	mov	r8, r1
 8008350:	2700      	movs	r7, #0
 8008352:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008356:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800835a:	f1b9 0901 	subs.w	r9, r9, #1
 800835e:	d505      	bpl.n	800836c <_fwalk_reent+0x24>
 8008360:	6824      	ldr	r4, [r4, #0]
 8008362:	2c00      	cmp	r4, #0
 8008364:	d1f7      	bne.n	8008356 <_fwalk_reent+0xe>
 8008366:	4638      	mov	r0, r7
 8008368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800836c:	89ab      	ldrh	r3, [r5, #12]
 800836e:	2b01      	cmp	r3, #1
 8008370:	d907      	bls.n	8008382 <_fwalk_reent+0x3a>
 8008372:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008376:	3301      	adds	r3, #1
 8008378:	d003      	beq.n	8008382 <_fwalk_reent+0x3a>
 800837a:	4629      	mov	r1, r5
 800837c:	4630      	mov	r0, r6
 800837e:	47c0      	blx	r8
 8008380:	4307      	orrs	r7, r0
 8008382:	3568      	adds	r5, #104	; 0x68
 8008384:	e7e9      	b.n	800835a <_fwalk_reent+0x12>

08008386 <__retarget_lock_init_recursive>:
 8008386:	4770      	bx	lr

08008388 <__retarget_lock_acquire_recursive>:
 8008388:	4770      	bx	lr

0800838a <__retarget_lock_release_recursive>:
 800838a:	4770      	bx	lr

0800838c <__swhatbuf_r>:
 800838c:	b570      	push	{r4, r5, r6, lr}
 800838e:	460e      	mov	r6, r1
 8008390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008394:	4614      	mov	r4, r2
 8008396:	2900      	cmp	r1, #0
 8008398:	461d      	mov	r5, r3
 800839a:	b096      	sub	sp, #88	; 0x58
 800839c:	da08      	bge.n	80083b0 <__swhatbuf_r+0x24>
 800839e:	2200      	movs	r2, #0
 80083a0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80083a4:	602a      	str	r2, [r5, #0]
 80083a6:	061a      	lsls	r2, r3, #24
 80083a8:	d410      	bmi.n	80083cc <__swhatbuf_r+0x40>
 80083aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083ae:	e00e      	b.n	80083ce <__swhatbuf_r+0x42>
 80083b0:	466a      	mov	r2, sp
 80083b2:	f000 f9f5 	bl	80087a0 <_fstat_r>
 80083b6:	2800      	cmp	r0, #0
 80083b8:	dbf1      	blt.n	800839e <__swhatbuf_r+0x12>
 80083ba:	9a01      	ldr	r2, [sp, #4]
 80083bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083c4:	425a      	negs	r2, r3
 80083c6:	415a      	adcs	r2, r3
 80083c8:	602a      	str	r2, [r5, #0]
 80083ca:	e7ee      	b.n	80083aa <__swhatbuf_r+0x1e>
 80083cc:	2340      	movs	r3, #64	; 0x40
 80083ce:	2000      	movs	r0, #0
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	b016      	add	sp, #88	; 0x58
 80083d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080083d8 <__smakebuf_r>:
 80083d8:	898b      	ldrh	r3, [r1, #12]
 80083da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083dc:	079d      	lsls	r5, r3, #30
 80083de:	4606      	mov	r6, r0
 80083e0:	460c      	mov	r4, r1
 80083e2:	d507      	bpl.n	80083f4 <__smakebuf_r+0x1c>
 80083e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	6123      	str	r3, [r4, #16]
 80083ec:	2301      	movs	r3, #1
 80083ee:	6163      	str	r3, [r4, #20]
 80083f0:	b002      	add	sp, #8
 80083f2:	bd70      	pop	{r4, r5, r6, pc}
 80083f4:	466a      	mov	r2, sp
 80083f6:	ab01      	add	r3, sp, #4
 80083f8:	f7ff ffc8 	bl	800838c <__swhatbuf_r>
 80083fc:	9900      	ldr	r1, [sp, #0]
 80083fe:	4605      	mov	r5, r0
 8008400:	4630      	mov	r0, r6
 8008402:	f000 f89f 	bl	8008544 <_malloc_r>
 8008406:	b948      	cbnz	r0, 800841c <__smakebuf_r+0x44>
 8008408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800840c:	059a      	lsls	r2, r3, #22
 800840e:	d4ef      	bmi.n	80083f0 <__smakebuf_r+0x18>
 8008410:	f023 0303 	bic.w	r3, r3, #3
 8008414:	f043 0302 	orr.w	r3, r3, #2
 8008418:	81a3      	strh	r3, [r4, #12]
 800841a:	e7e3      	b.n	80083e4 <__smakebuf_r+0xc>
 800841c:	4b0d      	ldr	r3, [pc, #52]	; (8008454 <__smakebuf_r+0x7c>)
 800841e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008420:	89a3      	ldrh	r3, [r4, #12]
 8008422:	6020      	str	r0, [r4, #0]
 8008424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008428:	81a3      	strh	r3, [r4, #12]
 800842a:	9b00      	ldr	r3, [sp, #0]
 800842c:	6120      	str	r0, [r4, #16]
 800842e:	6163      	str	r3, [r4, #20]
 8008430:	9b01      	ldr	r3, [sp, #4]
 8008432:	b15b      	cbz	r3, 800844c <__smakebuf_r+0x74>
 8008434:	4630      	mov	r0, r6
 8008436:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800843a:	f000 f9c3 	bl	80087c4 <_isatty_r>
 800843e:	b128      	cbz	r0, 800844c <__smakebuf_r+0x74>
 8008440:	89a3      	ldrh	r3, [r4, #12]
 8008442:	f023 0303 	bic.w	r3, r3, #3
 8008446:	f043 0301 	orr.w	r3, r3, #1
 800844a:	81a3      	strh	r3, [r4, #12]
 800844c:	89a0      	ldrh	r0, [r4, #12]
 800844e:	4305      	orrs	r5, r0
 8008450:	81a5      	strh	r5, [r4, #12]
 8008452:	e7cd      	b.n	80083f0 <__smakebuf_r+0x18>
 8008454:	080081e5 	.word	0x080081e5

08008458 <memchr>:
 8008458:	4603      	mov	r3, r0
 800845a:	b510      	push	{r4, lr}
 800845c:	b2c9      	uxtb	r1, r1
 800845e:	4402      	add	r2, r0
 8008460:	4293      	cmp	r3, r2
 8008462:	4618      	mov	r0, r3
 8008464:	d101      	bne.n	800846a <memchr+0x12>
 8008466:	2000      	movs	r0, #0
 8008468:	e003      	b.n	8008472 <memchr+0x1a>
 800846a:	7804      	ldrb	r4, [r0, #0]
 800846c:	3301      	adds	r3, #1
 800846e:	428c      	cmp	r4, r1
 8008470:	d1f6      	bne.n	8008460 <memchr+0x8>
 8008472:	bd10      	pop	{r4, pc}

08008474 <_free_r>:
 8008474:	b538      	push	{r3, r4, r5, lr}
 8008476:	4605      	mov	r5, r0
 8008478:	2900      	cmp	r1, #0
 800847a:	d040      	beq.n	80084fe <_free_r+0x8a>
 800847c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008480:	1f0c      	subs	r4, r1, #4
 8008482:	2b00      	cmp	r3, #0
 8008484:	bfb8      	it	lt
 8008486:	18e4      	addlt	r4, r4, r3
 8008488:	f000 f9be 	bl	8008808 <__malloc_lock>
 800848c:	4a1c      	ldr	r2, [pc, #112]	; (8008500 <_free_r+0x8c>)
 800848e:	6813      	ldr	r3, [r2, #0]
 8008490:	b933      	cbnz	r3, 80084a0 <_free_r+0x2c>
 8008492:	6063      	str	r3, [r4, #4]
 8008494:	6014      	str	r4, [r2, #0]
 8008496:	4628      	mov	r0, r5
 8008498:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800849c:	f000 b9ba 	b.w	8008814 <__malloc_unlock>
 80084a0:	42a3      	cmp	r3, r4
 80084a2:	d908      	bls.n	80084b6 <_free_r+0x42>
 80084a4:	6820      	ldr	r0, [r4, #0]
 80084a6:	1821      	adds	r1, r4, r0
 80084a8:	428b      	cmp	r3, r1
 80084aa:	bf01      	itttt	eq
 80084ac:	6819      	ldreq	r1, [r3, #0]
 80084ae:	685b      	ldreq	r3, [r3, #4]
 80084b0:	1809      	addeq	r1, r1, r0
 80084b2:	6021      	streq	r1, [r4, #0]
 80084b4:	e7ed      	b.n	8008492 <_free_r+0x1e>
 80084b6:	461a      	mov	r2, r3
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	b10b      	cbz	r3, 80084c0 <_free_r+0x4c>
 80084bc:	42a3      	cmp	r3, r4
 80084be:	d9fa      	bls.n	80084b6 <_free_r+0x42>
 80084c0:	6811      	ldr	r1, [r2, #0]
 80084c2:	1850      	adds	r0, r2, r1
 80084c4:	42a0      	cmp	r0, r4
 80084c6:	d10b      	bne.n	80084e0 <_free_r+0x6c>
 80084c8:	6820      	ldr	r0, [r4, #0]
 80084ca:	4401      	add	r1, r0
 80084cc:	1850      	adds	r0, r2, r1
 80084ce:	4283      	cmp	r3, r0
 80084d0:	6011      	str	r1, [r2, #0]
 80084d2:	d1e0      	bne.n	8008496 <_free_r+0x22>
 80084d4:	6818      	ldr	r0, [r3, #0]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	4401      	add	r1, r0
 80084da:	6011      	str	r1, [r2, #0]
 80084dc:	6053      	str	r3, [r2, #4]
 80084de:	e7da      	b.n	8008496 <_free_r+0x22>
 80084e0:	d902      	bls.n	80084e8 <_free_r+0x74>
 80084e2:	230c      	movs	r3, #12
 80084e4:	602b      	str	r3, [r5, #0]
 80084e6:	e7d6      	b.n	8008496 <_free_r+0x22>
 80084e8:	6820      	ldr	r0, [r4, #0]
 80084ea:	1821      	adds	r1, r4, r0
 80084ec:	428b      	cmp	r3, r1
 80084ee:	bf01      	itttt	eq
 80084f0:	6819      	ldreq	r1, [r3, #0]
 80084f2:	685b      	ldreq	r3, [r3, #4]
 80084f4:	1809      	addeq	r1, r1, r0
 80084f6:	6021      	streq	r1, [r4, #0]
 80084f8:	6063      	str	r3, [r4, #4]
 80084fa:	6054      	str	r4, [r2, #4]
 80084fc:	e7cb      	b.n	8008496 <_free_r+0x22>
 80084fe:	bd38      	pop	{r3, r4, r5, pc}
 8008500:	20000be0 	.word	0x20000be0

08008504 <sbrk_aligned>:
 8008504:	b570      	push	{r4, r5, r6, lr}
 8008506:	4e0e      	ldr	r6, [pc, #56]	; (8008540 <sbrk_aligned+0x3c>)
 8008508:	460c      	mov	r4, r1
 800850a:	6831      	ldr	r1, [r6, #0]
 800850c:	4605      	mov	r5, r0
 800850e:	b911      	cbnz	r1, 8008516 <sbrk_aligned+0x12>
 8008510:	f000 f88c 	bl	800862c <_sbrk_r>
 8008514:	6030      	str	r0, [r6, #0]
 8008516:	4621      	mov	r1, r4
 8008518:	4628      	mov	r0, r5
 800851a:	f000 f887 	bl	800862c <_sbrk_r>
 800851e:	1c43      	adds	r3, r0, #1
 8008520:	d00a      	beq.n	8008538 <sbrk_aligned+0x34>
 8008522:	1cc4      	adds	r4, r0, #3
 8008524:	f024 0403 	bic.w	r4, r4, #3
 8008528:	42a0      	cmp	r0, r4
 800852a:	d007      	beq.n	800853c <sbrk_aligned+0x38>
 800852c:	1a21      	subs	r1, r4, r0
 800852e:	4628      	mov	r0, r5
 8008530:	f000 f87c 	bl	800862c <_sbrk_r>
 8008534:	3001      	adds	r0, #1
 8008536:	d101      	bne.n	800853c <sbrk_aligned+0x38>
 8008538:	f04f 34ff 	mov.w	r4, #4294967295
 800853c:	4620      	mov	r0, r4
 800853e:	bd70      	pop	{r4, r5, r6, pc}
 8008540:	20000be4 	.word	0x20000be4

08008544 <_malloc_r>:
 8008544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008548:	1ccd      	adds	r5, r1, #3
 800854a:	f025 0503 	bic.w	r5, r5, #3
 800854e:	3508      	adds	r5, #8
 8008550:	2d0c      	cmp	r5, #12
 8008552:	bf38      	it	cc
 8008554:	250c      	movcc	r5, #12
 8008556:	2d00      	cmp	r5, #0
 8008558:	4607      	mov	r7, r0
 800855a:	db01      	blt.n	8008560 <_malloc_r+0x1c>
 800855c:	42a9      	cmp	r1, r5
 800855e:	d905      	bls.n	800856c <_malloc_r+0x28>
 8008560:	230c      	movs	r3, #12
 8008562:	2600      	movs	r6, #0
 8008564:	603b      	str	r3, [r7, #0]
 8008566:	4630      	mov	r0, r6
 8008568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800856c:	4e2e      	ldr	r6, [pc, #184]	; (8008628 <_malloc_r+0xe4>)
 800856e:	f000 f94b 	bl	8008808 <__malloc_lock>
 8008572:	6833      	ldr	r3, [r6, #0]
 8008574:	461c      	mov	r4, r3
 8008576:	bb34      	cbnz	r4, 80085c6 <_malloc_r+0x82>
 8008578:	4629      	mov	r1, r5
 800857a:	4638      	mov	r0, r7
 800857c:	f7ff ffc2 	bl	8008504 <sbrk_aligned>
 8008580:	1c43      	adds	r3, r0, #1
 8008582:	4604      	mov	r4, r0
 8008584:	d14d      	bne.n	8008622 <_malloc_r+0xde>
 8008586:	6834      	ldr	r4, [r6, #0]
 8008588:	4626      	mov	r6, r4
 800858a:	2e00      	cmp	r6, #0
 800858c:	d140      	bne.n	8008610 <_malloc_r+0xcc>
 800858e:	6823      	ldr	r3, [r4, #0]
 8008590:	4631      	mov	r1, r6
 8008592:	4638      	mov	r0, r7
 8008594:	eb04 0803 	add.w	r8, r4, r3
 8008598:	f000 f848 	bl	800862c <_sbrk_r>
 800859c:	4580      	cmp	r8, r0
 800859e:	d13a      	bne.n	8008616 <_malloc_r+0xd2>
 80085a0:	6821      	ldr	r1, [r4, #0]
 80085a2:	3503      	adds	r5, #3
 80085a4:	1a6d      	subs	r5, r5, r1
 80085a6:	f025 0503 	bic.w	r5, r5, #3
 80085aa:	3508      	adds	r5, #8
 80085ac:	2d0c      	cmp	r5, #12
 80085ae:	bf38      	it	cc
 80085b0:	250c      	movcc	r5, #12
 80085b2:	4638      	mov	r0, r7
 80085b4:	4629      	mov	r1, r5
 80085b6:	f7ff ffa5 	bl	8008504 <sbrk_aligned>
 80085ba:	3001      	adds	r0, #1
 80085bc:	d02b      	beq.n	8008616 <_malloc_r+0xd2>
 80085be:	6823      	ldr	r3, [r4, #0]
 80085c0:	442b      	add	r3, r5
 80085c2:	6023      	str	r3, [r4, #0]
 80085c4:	e00e      	b.n	80085e4 <_malloc_r+0xa0>
 80085c6:	6822      	ldr	r2, [r4, #0]
 80085c8:	1b52      	subs	r2, r2, r5
 80085ca:	d41e      	bmi.n	800860a <_malloc_r+0xc6>
 80085cc:	2a0b      	cmp	r2, #11
 80085ce:	d916      	bls.n	80085fe <_malloc_r+0xba>
 80085d0:	1961      	adds	r1, r4, r5
 80085d2:	42a3      	cmp	r3, r4
 80085d4:	6025      	str	r5, [r4, #0]
 80085d6:	bf18      	it	ne
 80085d8:	6059      	strne	r1, [r3, #4]
 80085da:	6863      	ldr	r3, [r4, #4]
 80085dc:	bf08      	it	eq
 80085de:	6031      	streq	r1, [r6, #0]
 80085e0:	5162      	str	r2, [r4, r5]
 80085e2:	604b      	str	r3, [r1, #4]
 80085e4:	4638      	mov	r0, r7
 80085e6:	f104 060b 	add.w	r6, r4, #11
 80085ea:	f000 f913 	bl	8008814 <__malloc_unlock>
 80085ee:	f026 0607 	bic.w	r6, r6, #7
 80085f2:	1d23      	adds	r3, r4, #4
 80085f4:	1af2      	subs	r2, r6, r3
 80085f6:	d0b6      	beq.n	8008566 <_malloc_r+0x22>
 80085f8:	1b9b      	subs	r3, r3, r6
 80085fa:	50a3      	str	r3, [r4, r2]
 80085fc:	e7b3      	b.n	8008566 <_malloc_r+0x22>
 80085fe:	6862      	ldr	r2, [r4, #4]
 8008600:	42a3      	cmp	r3, r4
 8008602:	bf0c      	ite	eq
 8008604:	6032      	streq	r2, [r6, #0]
 8008606:	605a      	strne	r2, [r3, #4]
 8008608:	e7ec      	b.n	80085e4 <_malloc_r+0xa0>
 800860a:	4623      	mov	r3, r4
 800860c:	6864      	ldr	r4, [r4, #4]
 800860e:	e7b2      	b.n	8008576 <_malloc_r+0x32>
 8008610:	4634      	mov	r4, r6
 8008612:	6876      	ldr	r6, [r6, #4]
 8008614:	e7b9      	b.n	800858a <_malloc_r+0x46>
 8008616:	230c      	movs	r3, #12
 8008618:	4638      	mov	r0, r7
 800861a:	603b      	str	r3, [r7, #0]
 800861c:	f000 f8fa 	bl	8008814 <__malloc_unlock>
 8008620:	e7a1      	b.n	8008566 <_malloc_r+0x22>
 8008622:	6025      	str	r5, [r4, #0]
 8008624:	e7de      	b.n	80085e4 <_malloc_r+0xa0>
 8008626:	bf00      	nop
 8008628:	20000be0 	.word	0x20000be0

0800862c <_sbrk_r>:
 800862c:	b538      	push	{r3, r4, r5, lr}
 800862e:	2300      	movs	r3, #0
 8008630:	4d05      	ldr	r5, [pc, #20]	; (8008648 <_sbrk_r+0x1c>)
 8008632:	4604      	mov	r4, r0
 8008634:	4608      	mov	r0, r1
 8008636:	602b      	str	r3, [r5, #0]
 8008638:	f7fb fb6c 	bl	8003d14 <_sbrk>
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	d102      	bne.n	8008646 <_sbrk_r+0x1a>
 8008640:	682b      	ldr	r3, [r5, #0]
 8008642:	b103      	cbz	r3, 8008646 <_sbrk_r+0x1a>
 8008644:	6023      	str	r3, [r4, #0]
 8008646:	bd38      	pop	{r3, r4, r5, pc}
 8008648:	20000be8 	.word	0x20000be8

0800864c <_raise_r>:
 800864c:	291f      	cmp	r1, #31
 800864e:	b538      	push	{r3, r4, r5, lr}
 8008650:	4604      	mov	r4, r0
 8008652:	460d      	mov	r5, r1
 8008654:	d904      	bls.n	8008660 <_raise_r+0x14>
 8008656:	2316      	movs	r3, #22
 8008658:	6003      	str	r3, [r0, #0]
 800865a:	f04f 30ff 	mov.w	r0, #4294967295
 800865e:	bd38      	pop	{r3, r4, r5, pc}
 8008660:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008662:	b112      	cbz	r2, 800866a <_raise_r+0x1e>
 8008664:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008668:	b94b      	cbnz	r3, 800867e <_raise_r+0x32>
 800866a:	4620      	mov	r0, r4
 800866c:	f000 f830 	bl	80086d0 <_getpid_r>
 8008670:	462a      	mov	r2, r5
 8008672:	4601      	mov	r1, r0
 8008674:	4620      	mov	r0, r4
 8008676:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800867a:	f000 b817 	b.w	80086ac <_kill_r>
 800867e:	2b01      	cmp	r3, #1
 8008680:	d00a      	beq.n	8008698 <_raise_r+0x4c>
 8008682:	1c59      	adds	r1, r3, #1
 8008684:	d103      	bne.n	800868e <_raise_r+0x42>
 8008686:	2316      	movs	r3, #22
 8008688:	6003      	str	r3, [r0, #0]
 800868a:	2001      	movs	r0, #1
 800868c:	e7e7      	b.n	800865e <_raise_r+0x12>
 800868e:	2400      	movs	r4, #0
 8008690:	4628      	mov	r0, r5
 8008692:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008696:	4798      	blx	r3
 8008698:	2000      	movs	r0, #0
 800869a:	e7e0      	b.n	800865e <_raise_r+0x12>

0800869c <raise>:
 800869c:	4b02      	ldr	r3, [pc, #8]	; (80086a8 <raise+0xc>)
 800869e:	4601      	mov	r1, r0
 80086a0:	6818      	ldr	r0, [r3, #0]
 80086a2:	f7ff bfd3 	b.w	800864c <_raise_r>
 80086a6:	bf00      	nop
 80086a8:	20000010 	.word	0x20000010

080086ac <_kill_r>:
 80086ac:	b538      	push	{r3, r4, r5, lr}
 80086ae:	2300      	movs	r3, #0
 80086b0:	4d06      	ldr	r5, [pc, #24]	; (80086cc <_kill_r+0x20>)
 80086b2:	4604      	mov	r4, r0
 80086b4:	4608      	mov	r0, r1
 80086b6:	4611      	mov	r1, r2
 80086b8:	602b      	str	r3, [r5, #0]
 80086ba:	f7fb faa8 	bl	8003c0e <_kill>
 80086be:	1c43      	adds	r3, r0, #1
 80086c0:	d102      	bne.n	80086c8 <_kill_r+0x1c>
 80086c2:	682b      	ldr	r3, [r5, #0]
 80086c4:	b103      	cbz	r3, 80086c8 <_kill_r+0x1c>
 80086c6:	6023      	str	r3, [r4, #0]
 80086c8:	bd38      	pop	{r3, r4, r5, pc}
 80086ca:	bf00      	nop
 80086cc:	20000be8 	.word	0x20000be8

080086d0 <_getpid_r>:
 80086d0:	f7fb ba96 	b.w	8003c00 <_getpid>

080086d4 <__sread>:
 80086d4:	b510      	push	{r4, lr}
 80086d6:	460c      	mov	r4, r1
 80086d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086dc:	f000 f8a0 	bl	8008820 <_read_r>
 80086e0:	2800      	cmp	r0, #0
 80086e2:	bfab      	itete	ge
 80086e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80086e6:	89a3      	ldrhlt	r3, [r4, #12]
 80086e8:	181b      	addge	r3, r3, r0
 80086ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80086ee:	bfac      	ite	ge
 80086f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80086f2:	81a3      	strhlt	r3, [r4, #12]
 80086f4:	bd10      	pop	{r4, pc}

080086f6 <__swrite>:
 80086f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086fa:	461f      	mov	r7, r3
 80086fc:	898b      	ldrh	r3, [r1, #12]
 80086fe:	4605      	mov	r5, r0
 8008700:	05db      	lsls	r3, r3, #23
 8008702:	460c      	mov	r4, r1
 8008704:	4616      	mov	r6, r2
 8008706:	d505      	bpl.n	8008714 <__swrite+0x1e>
 8008708:	2302      	movs	r3, #2
 800870a:	2200      	movs	r2, #0
 800870c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008710:	f000 f868 	bl	80087e4 <_lseek_r>
 8008714:	89a3      	ldrh	r3, [r4, #12]
 8008716:	4632      	mov	r2, r6
 8008718:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800871c:	81a3      	strh	r3, [r4, #12]
 800871e:	4628      	mov	r0, r5
 8008720:	463b      	mov	r3, r7
 8008722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800872a:	f000 b817 	b.w	800875c <_write_r>

0800872e <__sseek>:
 800872e:	b510      	push	{r4, lr}
 8008730:	460c      	mov	r4, r1
 8008732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008736:	f000 f855 	bl	80087e4 <_lseek_r>
 800873a:	1c43      	adds	r3, r0, #1
 800873c:	89a3      	ldrh	r3, [r4, #12]
 800873e:	bf15      	itete	ne
 8008740:	6560      	strne	r0, [r4, #84]	; 0x54
 8008742:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008746:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800874a:	81a3      	strheq	r3, [r4, #12]
 800874c:	bf18      	it	ne
 800874e:	81a3      	strhne	r3, [r4, #12]
 8008750:	bd10      	pop	{r4, pc}

08008752 <__sclose>:
 8008752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008756:	f000 b813 	b.w	8008780 <_close_r>
	...

0800875c <_write_r>:
 800875c:	b538      	push	{r3, r4, r5, lr}
 800875e:	4604      	mov	r4, r0
 8008760:	4608      	mov	r0, r1
 8008762:	4611      	mov	r1, r2
 8008764:	2200      	movs	r2, #0
 8008766:	4d05      	ldr	r5, [pc, #20]	; (800877c <_write_r+0x20>)
 8008768:	602a      	str	r2, [r5, #0]
 800876a:	461a      	mov	r2, r3
 800876c:	f7fb fa86 	bl	8003c7c <_write>
 8008770:	1c43      	adds	r3, r0, #1
 8008772:	d102      	bne.n	800877a <_write_r+0x1e>
 8008774:	682b      	ldr	r3, [r5, #0]
 8008776:	b103      	cbz	r3, 800877a <_write_r+0x1e>
 8008778:	6023      	str	r3, [r4, #0]
 800877a:	bd38      	pop	{r3, r4, r5, pc}
 800877c:	20000be8 	.word	0x20000be8

08008780 <_close_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	2300      	movs	r3, #0
 8008784:	4d05      	ldr	r5, [pc, #20]	; (800879c <_close_r+0x1c>)
 8008786:	4604      	mov	r4, r0
 8008788:	4608      	mov	r0, r1
 800878a:	602b      	str	r3, [r5, #0]
 800878c:	f7fb fa92 	bl	8003cb4 <_close>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	d102      	bne.n	800879a <_close_r+0x1a>
 8008794:	682b      	ldr	r3, [r5, #0]
 8008796:	b103      	cbz	r3, 800879a <_close_r+0x1a>
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	bd38      	pop	{r3, r4, r5, pc}
 800879c:	20000be8 	.word	0x20000be8

080087a0 <_fstat_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	2300      	movs	r3, #0
 80087a4:	4d06      	ldr	r5, [pc, #24]	; (80087c0 <_fstat_r+0x20>)
 80087a6:	4604      	mov	r4, r0
 80087a8:	4608      	mov	r0, r1
 80087aa:	4611      	mov	r1, r2
 80087ac:	602b      	str	r3, [r5, #0]
 80087ae:	f7fb fa8c 	bl	8003cca <_fstat>
 80087b2:	1c43      	adds	r3, r0, #1
 80087b4:	d102      	bne.n	80087bc <_fstat_r+0x1c>
 80087b6:	682b      	ldr	r3, [r5, #0]
 80087b8:	b103      	cbz	r3, 80087bc <_fstat_r+0x1c>
 80087ba:	6023      	str	r3, [r4, #0]
 80087bc:	bd38      	pop	{r3, r4, r5, pc}
 80087be:	bf00      	nop
 80087c0:	20000be8 	.word	0x20000be8

080087c4 <_isatty_r>:
 80087c4:	b538      	push	{r3, r4, r5, lr}
 80087c6:	2300      	movs	r3, #0
 80087c8:	4d05      	ldr	r5, [pc, #20]	; (80087e0 <_isatty_r+0x1c>)
 80087ca:	4604      	mov	r4, r0
 80087cc:	4608      	mov	r0, r1
 80087ce:	602b      	str	r3, [r5, #0]
 80087d0:	f7fb fa8a 	bl	8003ce8 <_isatty>
 80087d4:	1c43      	adds	r3, r0, #1
 80087d6:	d102      	bne.n	80087de <_isatty_r+0x1a>
 80087d8:	682b      	ldr	r3, [r5, #0]
 80087da:	b103      	cbz	r3, 80087de <_isatty_r+0x1a>
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	bd38      	pop	{r3, r4, r5, pc}
 80087e0:	20000be8 	.word	0x20000be8

080087e4 <_lseek_r>:
 80087e4:	b538      	push	{r3, r4, r5, lr}
 80087e6:	4604      	mov	r4, r0
 80087e8:	4608      	mov	r0, r1
 80087ea:	4611      	mov	r1, r2
 80087ec:	2200      	movs	r2, #0
 80087ee:	4d05      	ldr	r5, [pc, #20]	; (8008804 <_lseek_r+0x20>)
 80087f0:	602a      	str	r2, [r5, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	f7fb fa82 	bl	8003cfc <_lseek>
 80087f8:	1c43      	adds	r3, r0, #1
 80087fa:	d102      	bne.n	8008802 <_lseek_r+0x1e>
 80087fc:	682b      	ldr	r3, [r5, #0]
 80087fe:	b103      	cbz	r3, 8008802 <_lseek_r+0x1e>
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	20000be8 	.word	0x20000be8

08008808 <__malloc_lock>:
 8008808:	4801      	ldr	r0, [pc, #4]	; (8008810 <__malloc_lock+0x8>)
 800880a:	f7ff bdbd 	b.w	8008388 <__retarget_lock_acquire_recursive>
 800880e:	bf00      	nop
 8008810:	20000bdc 	.word	0x20000bdc

08008814 <__malloc_unlock>:
 8008814:	4801      	ldr	r0, [pc, #4]	; (800881c <__malloc_unlock+0x8>)
 8008816:	f7ff bdb8 	b.w	800838a <__retarget_lock_release_recursive>
 800881a:	bf00      	nop
 800881c:	20000bdc 	.word	0x20000bdc

08008820 <_read_r>:
 8008820:	b538      	push	{r3, r4, r5, lr}
 8008822:	4604      	mov	r4, r0
 8008824:	4608      	mov	r0, r1
 8008826:	4611      	mov	r1, r2
 8008828:	2200      	movs	r2, #0
 800882a:	4d05      	ldr	r5, [pc, #20]	; (8008840 <_read_r+0x20>)
 800882c:	602a      	str	r2, [r5, #0]
 800882e:	461a      	mov	r2, r3
 8008830:	f7fb fa07 	bl	8003c42 <_read>
 8008834:	1c43      	adds	r3, r0, #1
 8008836:	d102      	bne.n	800883e <_read_r+0x1e>
 8008838:	682b      	ldr	r3, [r5, #0]
 800883a:	b103      	cbz	r3, 800883e <_read_r+0x1e>
 800883c:	6023      	str	r3, [r4, #0]
 800883e:	bd38      	pop	{r3, r4, r5, pc}
 8008840:	20000be8 	.word	0x20000be8

08008844 <cos>:
 8008844:	b530      	push	{r4, r5, lr}
 8008846:	4a20      	ldr	r2, [pc, #128]	; (80088c8 <cos+0x84>)
 8008848:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800884c:	4293      	cmp	r3, r2
 800884e:	b087      	sub	sp, #28
 8008850:	dc06      	bgt.n	8008860 <cos+0x1c>
 8008852:	2200      	movs	r2, #0
 8008854:	2300      	movs	r3, #0
 8008856:	b007      	add	sp, #28
 8008858:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800885c:	f000 baa0 	b.w	8008da0 <__kernel_cos>
 8008860:	4a1a      	ldr	r2, [pc, #104]	; (80088cc <cos+0x88>)
 8008862:	4293      	cmp	r3, r2
 8008864:	dd05      	ble.n	8008872 <cos+0x2e>
 8008866:	4602      	mov	r2, r0
 8008868:	460b      	mov	r3, r1
 800886a:	f7f7 fce1 	bl	8000230 <__aeabi_dsub>
 800886e:	b007      	add	sp, #28
 8008870:	bd30      	pop	{r4, r5, pc}
 8008872:	aa02      	add	r2, sp, #8
 8008874:	f000 f89c 	bl	80089b0 <__ieee754_rem_pio2>
 8008878:	f000 0003 	and.w	r0, r0, #3
 800887c:	2801      	cmp	r0, #1
 800887e:	d009      	beq.n	8008894 <cos+0x50>
 8008880:	2802      	cmp	r0, #2
 8008882:	d011      	beq.n	80088a8 <cos+0x64>
 8008884:	b9b8      	cbnz	r0, 80088b6 <cos+0x72>
 8008886:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800888a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800888e:	f000 fa87 	bl	8008da0 <__kernel_cos>
 8008892:	e7ec      	b.n	800886e <cos+0x2a>
 8008894:	9000      	str	r0, [sp, #0]
 8008896:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800889a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800889e:	f000 fe7f 	bl	80095a0 <__kernel_sin>
 80088a2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80088a6:	e7e2      	b.n	800886e <cos+0x2a>
 80088a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088b0:	f000 fa76 	bl	8008da0 <__kernel_cos>
 80088b4:	e7f5      	b.n	80088a2 <cos+0x5e>
 80088b6:	2301      	movs	r3, #1
 80088b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088bc:	9300      	str	r3, [sp, #0]
 80088be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088c2:	f000 fe6d 	bl	80095a0 <__kernel_sin>
 80088c6:	e7d2      	b.n	800886e <cos+0x2a>
 80088c8:	3fe921fb 	.word	0x3fe921fb
 80088cc:	7fefffff 	.word	0x7fefffff

080088d0 <fabs>:
 80088d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80088d4:	4770      	bx	lr
	...

080088d8 <sin>:
 80088d8:	b530      	push	{r4, r5, lr}
 80088da:	4a20      	ldr	r2, [pc, #128]	; (800895c <sin+0x84>)
 80088dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80088e0:	4293      	cmp	r3, r2
 80088e2:	b087      	sub	sp, #28
 80088e4:	dc06      	bgt.n	80088f4 <sin+0x1c>
 80088e6:	2300      	movs	r3, #0
 80088e8:	2200      	movs	r2, #0
 80088ea:	9300      	str	r3, [sp, #0]
 80088ec:	2300      	movs	r3, #0
 80088ee:	f000 fe57 	bl	80095a0 <__kernel_sin>
 80088f2:	e006      	b.n	8008902 <sin+0x2a>
 80088f4:	4a1a      	ldr	r2, [pc, #104]	; (8008960 <sin+0x88>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	dd05      	ble.n	8008906 <sin+0x2e>
 80088fa:	4602      	mov	r2, r0
 80088fc:	460b      	mov	r3, r1
 80088fe:	f7f7 fc97 	bl	8000230 <__aeabi_dsub>
 8008902:	b007      	add	sp, #28
 8008904:	bd30      	pop	{r4, r5, pc}
 8008906:	aa02      	add	r2, sp, #8
 8008908:	f000 f852 	bl	80089b0 <__ieee754_rem_pio2>
 800890c:	f000 0003 	and.w	r0, r0, #3
 8008910:	2801      	cmp	r0, #1
 8008912:	d009      	beq.n	8008928 <sin+0x50>
 8008914:	2802      	cmp	r0, #2
 8008916:	d00e      	beq.n	8008936 <sin+0x5e>
 8008918:	b9c0      	cbnz	r0, 800894c <sin+0x74>
 800891a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800891e:	2301      	movs	r3, #1
 8008920:	9300      	str	r3, [sp, #0]
 8008922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008926:	e7e2      	b.n	80088ee <sin+0x16>
 8008928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800892c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008930:	f000 fa36 	bl	8008da0 <__kernel_cos>
 8008934:	e7e5      	b.n	8008902 <sin+0x2a>
 8008936:	2301      	movs	r3, #1
 8008938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008942:	f000 fe2d 	bl	80095a0 <__kernel_sin>
 8008946:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800894a:	e7da      	b.n	8008902 <sin+0x2a>
 800894c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008950:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008954:	f000 fa24 	bl	8008da0 <__kernel_cos>
 8008958:	e7f5      	b.n	8008946 <sin+0x6e>
 800895a:	bf00      	nop
 800895c:	3fe921fb 	.word	0x3fe921fb
 8008960:	7fefffff 	.word	0x7fefffff

08008964 <roundf>:
 8008964:	b508      	push	{r3, lr}
 8008966:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800896a:	3b7f      	subs	r3, #127	; 0x7f
 800896c:	2b16      	cmp	r3, #22
 800896e:	4601      	mov	r1, r0
 8008970:	4602      	mov	r2, r0
 8008972:	dc14      	bgt.n	800899e <roundf+0x3a>
 8008974:	2b00      	cmp	r3, #0
 8008976:	da07      	bge.n	8008988 <roundf+0x24>
 8008978:	3301      	adds	r3, #1
 800897a:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 800897e:	d101      	bne.n	8008984 <roundf+0x20>
 8008980:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8008984:	4608      	mov	r0, r1
 8008986:	bd08      	pop	{r3, pc}
 8008988:	4808      	ldr	r0, [pc, #32]	; (80089ac <roundf+0x48>)
 800898a:	4118      	asrs	r0, r3
 800898c:	4201      	tst	r1, r0
 800898e:	d0f9      	beq.n	8008984 <roundf+0x20>
 8008990:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008994:	4119      	asrs	r1, r3
 8008996:	4411      	add	r1, r2
 8008998:	ea21 0100 	bic.w	r1, r1, r0
 800899c:	e7f2      	b.n	8008984 <roundf+0x20>
 800899e:	2b80      	cmp	r3, #128	; 0x80
 80089a0:	d1f0      	bne.n	8008984 <roundf+0x20>
 80089a2:	f7f8 f915 	bl	8000bd0 <__addsf3>
 80089a6:	4601      	mov	r1, r0
 80089a8:	e7ec      	b.n	8008984 <roundf+0x20>
 80089aa:	bf00      	nop
 80089ac:	007fffff 	.word	0x007fffff

080089b0 <__ieee754_rem_pio2>:
 80089b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b4:	4614      	mov	r4, r2
 80089b6:	4ac4      	ldr	r2, [pc, #784]	; (8008cc8 <__ieee754_rem_pio2+0x318>)
 80089b8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 80089bc:	b08d      	sub	sp, #52	; 0x34
 80089be:	4592      	cmp	sl, r2
 80089c0:	9104      	str	r1, [sp, #16]
 80089c2:	dc07      	bgt.n	80089d4 <__ieee754_rem_pio2+0x24>
 80089c4:	2200      	movs	r2, #0
 80089c6:	2300      	movs	r3, #0
 80089c8:	e9c4 0100 	strd	r0, r1, [r4]
 80089cc:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80089d0:	2500      	movs	r5, #0
 80089d2:	e024      	b.n	8008a1e <__ieee754_rem_pio2+0x6e>
 80089d4:	4abd      	ldr	r2, [pc, #756]	; (8008ccc <__ieee754_rem_pio2+0x31c>)
 80089d6:	4592      	cmp	sl, r2
 80089d8:	dc72      	bgt.n	8008ac0 <__ieee754_rem_pio2+0x110>
 80089da:	9b04      	ldr	r3, [sp, #16]
 80089dc:	4dbc      	ldr	r5, [pc, #752]	; (8008cd0 <__ieee754_rem_pio2+0x320>)
 80089de:	2b00      	cmp	r3, #0
 80089e0:	a3ab      	add	r3, pc, #684	; (adr r3, 8008c90 <__ieee754_rem_pio2+0x2e0>)
 80089e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e6:	dd36      	ble.n	8008a56 <__ieee754_rem_pio2+0xa6>
 80089e8:	f7f7 fc22 	bl	8000230 <__aeabi_dsub>
 80089ec:	45aa      	cmp	sl, r5
 80089ee:	4606      	mov	r6, r0
 80089f0:	460f      	mov	r7, r1
 80089f2:	d018      	beq.n	8008a26 <__ieee754_rem_pio2+0x76>
 80089f4:	a3a8      	add	r3, pc, #672	; (adr r3, 8008c98 <__ieee754_rem_pio2+0x2e8>)
 80089f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fa:	f7f7 fc19 	bl	8000230 <__aeabi_dsub>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	4630      	mov	r0, r6
 8008a04:	e9c4 2300 	strd	r2, r3, [r4]
 8008a08:	4639      	mov	r1, r7
 8008a0a:	f7f7 fc11 	bl	8000230 <__aeabi_dsub>
 8008a0e:	a3a2      	add	r3, pc, #648	; (adr r3, 8008c98 <__ieee754_rem_pio2+0x2e8>)
 8008a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a14:	f7f7 fc0c 	bl	8000230 <__aeabi_dsub>
 8008a18:	2501      	movs	r5, #1
 8008a1a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008a1e:	4628      	mov	r0, r5
 8008a20:	b00d      	add	sp, #52	; 0x34
 8008a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a26:	a39e      	add	r3, pc, #632	; (adr r3, 8008ca0 <__ieee754_rem_pio2+0x2f0>)
 8008a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2c:	f7f7 fc00 	bl	8000230 <__aeabi_dsub>
 8008a30:	a39d      	add	r3, pc, #628	; (adr r3, 8008ca8 <__ieee754_rem_pio2+0x2f8>)
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	4606      	mov	r6, r0
 8008a38:	460f      	mov	r7, r1
 8008a3a:	f7f7 fbf9 	bl	8000230 <__aeabi_dsub>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	460b      	mov	r3, r1
 8008a42:	4630      	mov	r0, r6
 8008a44:	e9c4 2300 	strd	r2, r3, [r4]
 8008a48:	4639      	mov	r1, r7
 8008a4a:	f7f7 fbf1 	bl	8000230 <__aeabi_dsub>
 8008a4e:	a396      	add	r3, pc, #600	; (adr r3, 8008ca8 <__ieee754_rem_pio2+0x2f8>)
 8008a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a54:	e7de      	b.n	8008a14 <__ieee754_rem_pio2+0x64>
 8008a56:	f7f7 fbed 	bl	8000234 <__adddf3>
 8008a5a:	45aa      	cmp	sl, r5
 8008a5c:	4606      	mov	r6, r0
 8008a5e:	460f      	mov	r7, r1
 8008a60:	d016      	beq.n	8008a90 <__ieee754_rem_pio2+0xe0>
 8008a62:	a38d      	add	r3, pc, #564	; (adr r3, 8008c98 <__ieee754_rem_pio2+0x2e8>)
 8008a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a68:	f7f7 fbe4 	bl	8000234 <__adddf3>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	460b      	mov	r3, r1
 8008a70:	4630      	mov	r0, r6
 8008a72:	e9c4 2300 	strd	r2, r3, [r4]
 8008a76:	4639      	mov	r1, r7
 8008a78:	f7f7 fbda 	bl	8000230 <__aeabi_dsub>
 8008a7c:	a386      	add	r3, pc, #536	; (adr r3, 8008c98 <__ieee754_rem_pio2+0x2e8>)
 8008a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a82:	f7f7 fbd7 	bl	8000234 <__adddf3>
 8008a86:	f04f 35ff 	mov.w	r5, #4294967295
 8008a8a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008a8e:	e7c6      	b.n	8008a1e <__ieee754_rem_pio2+0x6e>
 8008a90:	a383      	add	r3, pc, #524	; (adr r3, 8008ca0 <__ieee754_rem_pio2+0x2f0>)
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	f7f7 fbcd 	bl	8000234 <__adddf3>
 8008a9a:	a383      	add	r3, pc, #524	; (adr r3, 8008ca8 <__ieee754_rem_pio2+0x2f8>)
 8008a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	460f      	mov	r7, r1
 8008aa4:	f7f7 fbc6 	bl	8000234 <__adddf3>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	460b      	mov	r3, r1
 8008aac:	4630      	mov	r0, r6
 8008aae:	e9c4 2300 	strd	r2, r3, [r4]
 8008ab2:	4639      	mov	r1, r7
 8008ab4:	f7f7 fbbc 	bl	8000230 <__aeabi_dsub>
 8008ab8:	a37b      	add	r3, pc, #492	; (adr r3, 8008ca8 <__ieee754_rem_pio2+0x2f8>)
 8008aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abe:	e7e0      	b.n	8008a82 <__ieee754_rem_pio2+0xd2>
 8008ac0:	4a84      	ldr	r2, [pc, #528]	; (8008cd4 <__ieee754_rem_pio2+0x324>)
 8008ac2:	4592      	cmp	sl, r2
 8008ac4:	f300 80d5 	bgt.w	8008c72 <__ieee754_rem_pio2+0x2c2>
 8008ac8:	f7ff ff02 	bl	80088d0 <fabs>
 8008acc:	a378      	add	r3, pc, #480	; (adr r3, 8008cb0 <__ieee754_rem_pio2+0x300>)
 8008ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad2:	4606      	mov	r6, r0
 8008ad4:	460f      	mov	r7, r1
 8008ad6:	f7f7 fd63 	bl	80005a0 <__aeabi_dmul>
 8008ada:	2200      	movs	r2, #0
 8008adc:	4b7e      	ldr	r3, [pc, #504]	; (8008cd8 <__ieee754_rem_pio2+0x328>)
 8008ade:	f7f7 fba9 	bl	8000234 <__adddf3>
 8008ae2:	f7f7 fff7 	bl	8000ad4 <__aeabi_d2iz>
 8008ae6:	4605      	mov	r5, r0
 8008ae8:	f7f7 fcf0 	bl	80004cc <__aeabi_i2d>
 8008aec:	4602      	mov	r2, r0
 8008aee:	460b      	mov	r3, r1
 8008af0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008af4:	a366      	add	r3, pc, #408	; (adr r3, 8008c90 <__ieee754_rem_pio2+0x2e0>)
 8008af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008afa:	f7f7 fd51 	bl	80005a0 <__aeabi_dmul>
 8008afe:	4602      	mov	r2, r0
 8008b00:	460b      	mov	r3, r1
 8008b02:	4630      	mov	r0, r6
 8008b04:	4639      	mov	r1, r7
 8008b06:	f7f7 fb93 	bl	8000230 <__aeabi_dsub>
 8008b0a:	a363      	add	r3, pc, #396	; (adr r3, 8008c98 <__ieee754_rem_pio2+0x2e8>)
 8008b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b10:	4680      	mov	r8, r0
 8008b12:	4689      	mov	r9, r1
 8008b14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b18:	f7f7 fd42 	bl	80005a0 <__aeabi_dmul>
 8008b1c:	2d1f      	cmp	r5, #31
 8008b1e:	4606      	mov	r6, r0
 8008b20:	460f      	mov	r7, r1
 8008b22:	dc0e      	bgt.n	8008b42 <__ieee754_rem_pio2+0x192>
 8008b24:	4b6d      	ldr	r3, [pc, #436]	; (8008cdc <__ieee754_rem_pio2+0x32c>)
 8008b26:	1e6a      	subs	r2, r5, #1
 8008b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b2c:	4553      	cmp	r3, sl
 8008b2e:	d008      	beq.n	8008b42 <__ieee754_rem_pio2+0x192>
 8008b30:	4632      	mov	r2, r6
 8008b32:	463b      	mov	r3, r7
 8008b34:	4640      	mov	r0, r8
 8008b36:	4649      	mov	r1, r9
 8008b38:	f7f7 fb7a 	bl	8000230 <__aeabi_dsub>
 8008b3c:	e9c4 0100 	strd	r0, r1, [r4]
 8008b40:	e013      	b.n	8008b6a <__ieee754_rem_pio2+0x1ba>
 8008b42:	463b      	mov	r3, r7
 8008b44:	4632      	mov	r2, r6
 8008b46:	4640      	mov	r0, r8
 8008b48:	4649      	mov	r1, r9
 8008b4a:	f7f7 fb71 	bl	8000230 <__aeabi_dsub>
 8008b4e:	ea4f 532a 	mov.w	r3, sl, asr #20
 8008b52:	9305      	str	r3, [sp, #20]
 8008b54:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008b58:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8008b5c:	f1ba 0f10 	cmp.w	sl, #16
 8008b60:	dc1f      	bgt.n	8008ba2 <__ieee754_rem_pio2+0x1f2>
 8008b62:	4602      	mov	r2, r0
 8008b64:	460b      	mov	r3, r1
 8008b66:	e9c4 2300 	strd	r2, r3, [r4]
 8008b6a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8008b6e:	4640      	mov	r0, r8
 8008b70:	4653      	mov	r3, sl
 8008b72:	4649      	mov	r1, r9
 8008b74:	f7f7 fb5c 	bl	8000230 <__aeabi_dsub>
 8008b78:	4632      	mov	r2, r6
 8008b7a:	463b      	mov	r3, r7
 8008b7c:	f7f7 fb58 	bl	8000230 <__aeabi_dsub>
 8008b80:	460b      	mov	r3, r1
 8008b82:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008b86:	9904      	ldr	r1, [sp, #16]
 8008b88:	4602      	mov	r2, r0
 8008b8a:	2900      	cmp	r1, #0
 8008b8c:	f6bf af47 	bge.w	8008a1e <__ieee754_rem_pio2+0x6e>
 8008b90:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8008b94:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8008b98:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008b9c:	60e3      	str	r3, [r4, #12]
 8008b9e:	426d      	negs	r5, r5
 8008ba0:	e73d      	b.n	8008a1e <__ieee754_rem_pio2+0x6e>
 8008ba2:	a33f      	add	r3, pc, #252	; (adr r3, 8008ca0 <__ieee754_rem_pio2+0x2f0>)
 8008ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bac:	f7f7 fcf8 	bl	80005a0 <__aeabi_dmul>
 8008bb0:	4606      	mov	r6, r0
 8008bb2:	460f      	mov	r7, r1
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	460b      	mov	r3, r1
 8008bb8:	4640      	mov	r0, r8
 8008bba:	4649      	mov	r1, r9
 8008bbc:	f7f7 fb38 	bl	8000230 <__aeabi_dsub>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4682      	mov	sl, r0
 8008bc6:	468b      	mov	fp, r1
 8008bc8:	4640      	mov	r0, r8
 8008bca:	4649      	mov	r1, r9
 8008bcc:	f7f7 fb30 	bl	8000230 <__aeabi_dsub>
 8008bd0:	4632      	mov	r2, r6
 8008bd2:	463b      	mov	r3, r7
 8008bd4:	f7f7 fb2c 	bl	8000230 <__aeabi_dsub>
 8008bd8:	a333      	add	r3, pc, #204	; (adr r3, 8008ca8 <__ieee754_rem_pio2+0x2f8>)
 8008bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bde:	4606      	mov	r6, r0
 8008be0:	460f      	mov	r7, r1
 8008be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008be6:	f7f7 fcdb 	bl	80005a0 <__aeabi_dmul>
 8008bea:	4632      	mov	r2, r6
 8008bec:	463b      	mov	r3, r7
 8008bee:	f7f7 fb1f 	bl	8000230 <__aeabi_dsub>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	4606      	mov	r6, r0
 8008bf8:	460f      	mov	r7, r1
 8008bfa:	4650      	mov	r0, sl
 8008bfc:	4659      	mov	r1, fp
 8008bfe:	f7f7 fb17 	bl	8000230 <__aeabi_dsub>
 8008c02:	9a05      	ldr	r2, [sp, #20]
 8008c04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008c08:	1ad3      	subs	r3, r2, r3
 8008c0a:	2b31      	cmp	r3, #49	; 0x31
 8008c0c:	dc06      	bgt.n	8008c1c <__ieee754_rem_pio2+0x26c>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	460b      	mov	r3, r1
 8008c12:	46d0      	mov	r8, sl
 8008c14:	46d9      	mov	r9, fp
 8008c16:	e9c4 2300 	strd	r2, r3, [r4]
 8008c1a:	e7a6      	b.n	8008b6a <__ieee754_rem_pio2+0x1ba>
 8008c1c:	a326      	add	r3, pc, #152	; (adr r3, 8008cb8 <__ieee754_rem_pio2+0x308>)
 8008c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c26:	f7f7 fcbb 	bl	80005a0 <__aeabi_dmul>
 8008c2a:	4606      	mov	r6, r0
 8008c2c:	460f      	mov	r7, r1
 8008c2e:	4602      	mov	r2, r0
 8008c30:	460b      	mov	r3, r1
 8008c32:	4650      	mov	r0, sl
 8008c34:	4659      	mov	r1, fp
 8008c36:	f7f7 fafb 	bl	8000230 <__aeabi_dsub>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	4680      	mov	r8, r0
 8008c40:	4689      	mov	r9, r1
 8008c42:	4650      	mov	r0, sl
 8008c44:	4659      	mov	r1, fp
 8008c46:	f7f7 faf3 	bl	8000230 <__aeabi_dsub>
 8008c4a:	4632      	mov	r2, r6
 8008c4c:	463b      	mov	r3, r7
 8008c4e:	f7f7 faef 	bl	8000230 <__aeabi_dsub>
 8008c52:	a31b      	add	r3, pc, #108	; (adr r3, 8008cc0 <__ieee754_rem_pio2+0x310>)
 8008c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c58:	4606      	mov	r6, r0
 8008c5a:	460f      	mov	r7, r1
 8008c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c60:	f7f7 fc9e 	bl	80005a0 <__aeabi_dmul>
 8008c64:	4632      	mov	r2, r6
 8008c66:	463b      	mov	r3, r7
 8008c68:	f7f7 fae2 	bl	8000230 <__aeabi_dsub>
 8008c6c:	4606      	mov	r6, r0
 8008c6e:	460f      	mov	r7, r1
 8008c70:	e75e      	b.n	8008b30 <__ieee754_rem_pio2+0x180>
 8008c72:	4a1b      	ldr	r2, [pc, #108]	; (8008ce0 <__ieee754_rem_pio2+0x330>)
 8008c74:	4592      	cmp	sl, r2
 8008c76:	dd35      	ble.n	8008ce4 <__ieee754_rem_pio2+0x334>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	f7f7 fad8 	bl	8000230 <__aeabi_dsub>
 8008c80:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008c84:	e9c4 0100 	strd	r0, r1, [r4]
 8008c88:	e6a2      	b.n	80089d0 <__ieee754_rem_pio2+0x20>
 8008c8a:	bf00      	nop
 8008c8c:	f3af 8000 	nop.w
 8008c90:	54400000 	.word	0x54400000
 8008c94:	3ff921fb 	.word	0x3ff921fb
 8008c98:	1a626331 	.word	0x1a626331
 8008c9c:	3dd0b461 	.word	0x3dd0b461
 8008ca0:	1a600000 	.word	0x1a600000
 8008ca4:	3dd0b461 	.word	0x3dd0b461
 8008ca8:	2e037073 	.word	0x2e037073
 8008cac:	3ba3198a 	.word	0x3ba3198a
 8008cb0:	6dc9c883 	.word	0x6dc9c883
 8008cb4:	3fe45f30 	.word	0x3fe45f30
 8008cb8:	2e000000 	.word	0x2e000000
 8008cbc:	3ba3198a 	.word	0x3ba3198a
 8008cc0:	252049c1 	.word	0x252049c1
 8008cc4:	397b839a 	.word	0x397b839a
 8008cc8:	3fe921fb 	.word	0x3fe921fb
 8008ccc:	4002d97b 	.word	0x4002d97b
 8008cd0:	3ff921fb 	.word	0x3ff921fb
 8008cd4:	413921fb 	.word	0x413921fb
 8008cd8:	3fe00000 	.word	0x3fe00000
 8008cdc:	08009a90 	.word	0x08009a90
 8008ce0:	7fefffff 	.word	0x7fefffff
 8008ce4:	ea4f 552a 	mov.w	r5, sl, asr #20
 8008ce8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8008cec:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8008cf0:	460f      	mov	r7, r1
 8008cf2:	4606      	mov	r6, r0
 8008cf4:	f7f7 feee 	bl	8000ad4 <__aeabi_d2iz>
 8008cf8:	f7f7 fbe8 	bl	80004cc <__aeabi_i2d>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	460b      	mov	r3, r1
 8008d00:	4630      	mov	r0, r6
 8008d02:	4639      	mov	r1, r7
 8008d04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008d08:	f7f7 fa92 	bl	8000230 <__aeabi_dsub>
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	4b22      	ldr	r3, [pc, #136]	; (8008d98 <__ieee754_rem_pio2+0x3e8>)
 8008d10:	f7f7 fc46 	bl	80005a0 <__aeabi_dmul>
 8008d14:	460f      	mov	r7, r1
 8008d16:	4606      	mov	r6, r0
 8008d18:	f7f7 fedc 	bl	8000ad4 <__aeabi_d2iz>
 8008d1c:	f7f7 fbd6 	bl	80004cc <__aeabi_i2d>
 8008d20:	4602      	mov	r2, r0
 8008d22:	460b      	mov	r3, r1
 8008d24:	4630      	mov	r0, r6
 8008d26:	4639      	mov	r1, r7
 8008d28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008d2c:	f7f7 fa80 	bl	8000230 <__aeabi_dsub>
 8008d30:	2200      	movs	r2, #0
 8008d32:	4b19      	ldr	r3, [pc, #100]	; (8008d98 <__ieee754_rem_pio2+0x3e8>)
 8008d34:	f7f7 fc34 	bl	80005a0 <__aeabi_dmul>
 8008d38:	f04f 0803 	mov.w	r8, #3
 8008d3c:	2600      	movs	r6, #0
 8008d3e:	2700      	movs	r7, #0
 8008d40:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008d44:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8008d48:	4632      	mov	r2, r6
 8008d4a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8008d4e:	463b      	mov	r3, r7
 8008d50:	46c2      	mov	sl, r8
 8008d52:	f108 38ff 	add.w	r8, r8, #4294967295
 8008d56:	f7f7 fe8b 	bl	8000a70 <__aeabi_dcmpeq>
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	d1f4      	bne.n	8008d48 <__ieee754_rem_pio2+0x398>
 8008d5e:	4b0f      	ldr	r3, [pc, #60]	; (8008d9c <__ieee754_rem_pio2+0x3ec>)
 8008d60:	462a      	mov	r2, r5
 8008d62:	9301      	str	r3, [sp, #4]
 8008d64:	2302      	movs	r3, #2
 8008d66:	4621      	mov	r1, r4
 8008d68:	9300      	str	r3, [sp, #0]
 8008d6a:	a806      	add	r0, sp, #24
 8008d6c:	4653      	mov	r3, sl
 8008d6e:	f000 f8d5 	bl	8008f1c <__kernel_rem_pio2>
 8008d72:	9b04      	ldr	r3, [sp, #16]
 8008d74:	4605      	mov	r5, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f6bf ae51 	bge.w	8008a1e <__ieee754_rem_pio2+0x6e>
 8008d7c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8008d80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d84:	e9c4 2300 	strd	r2, r3, [r4]
 8008d88:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8008d8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d90:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008d94:	e703      	b.n	8008b9e <__ieee754_rem_pio2+0x1ee>
 8008d96:	bf00      	nop
 8008d98:	41700000 	.word	0x41700000
 8008d9c:	08009b10 	.word	0x08009b10

08008da0 <__kernel_cos>:
 8008da0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008da8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8008dac:	4680      	mov	r8, r0
 8008dae:	460f      	mov	r7, r1
 8008db0:	e9cd 2300 	strd	r2, r3, [sp]
 8008db4:	da04      	bge.n	8008dc0 <__kernel_cos+0x20>
 8008db6:	f7f7 fe8d 	bl	8000ad4 <__aeabi_d2iz>
 8008dba:	2800      	cmp	r0, #0
 8008dbc:	f000 8086 	beq.w	8008ecc <__kernel_cos+0x12c>
 8008dc0:	4642      	mov	r2, r8
 8008dc2:	463b      	mov	r3, r7
 8008dc4:	4640      	mov	r0, r8
 8008dc6:	4639      	mov	r1, r7
 8008dc8:	f7f7 fbea 	bl	80005a0 <__aeabi_dmul>
 8008dcc:	2200      	movs	r2, #0
 8008dce:	4b4e      	ldr	r3, [pc, #312]	; (8008f08 <__kernel_cos+0x168>)
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	460d      	mov	r5, r1
 8008dd4:	f7f7 fbe4 	bl	80005a0 <__aeabi_dmul>
 8008dd8:	a33f      	add	r3, pc, #252	; (adr r3, 8008ed8 <__kernel_cos+0x138>)
 8008dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dde:	4682      	mov	sl, r0
 8008de0:	468b      	mov	fp, r1
 8008de2:	4620      	mov	r0, r4
 8008de4:	4629      	mov	r1, r5
 8008de6:	f7f7 fbdb 	bl	80005a0 <__aeabi_dmul>
 8008dea:	a33d      	add	r3, pc, #244	; (adr r3, 8008ee0 <__kernel_cos+0x140>)
 8008dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df0:	f7f7 fa20 	bl	8000234 <__adddf3>
 8008df4:	4622      	mov	r2, r4
 8008df6:	462b      	mov	r3, r5
 8008df8:	f7f7 fbd2 	bl	80005a0 <__aeabi_dmul>
 8008dfc:	a33a      	add	r3, pc, #232	; (adr r3, 8008ee8 <__kernel_cos+0x148>)
 8008dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e02:	f7f7 fa15 	bl	8000230 <__aeabi_dsub>
 8008e06:	4622      	mov	r2, r4
 8008e08:	462b      	mov	r3, r5
 8008e0a:	f7f7 fbc9 	bl	80005a0 <__aeabi_dmul>
 8008e0e:	a338      	add	r3, pc, #224	; (adr r3, 8008ef0 <__kernel_cos+0x150>)
 8008e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e14:	f7f7 fa0e 	bl	8000234 <__adddf3>
 8008e18:	4622      	mov	r2, r4
 8008e1a:	462b      	mov	r3, r5
 8008e1c:	f7f7 fbc0 	bl	80005a0 <__aeabi_dmul>
 8008e20:	a335      	add	r3, pc, #212	; (adr r3, 8008ef8 <__kernel_cos+0x158>)
 8008e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e26:	f7f7 fa03 	bl	8000230 <__aeabi_dsub>
 8008e2a:	4622      	mov	r2, r4
 8008e2c:	462b      	mov	r3, r5
 8008e2e:	f7f7 fbb7 	bl	80005a0 <__aeabi_dmul>
 8008e32:	a333      	add	r3, pc, #204	; (adr r3, 8008f00 <__kernel_cos+0x160>)
 8008e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e38:	f7f7 f9fc 	bl	8000234 <__adddf3>
 8008e3c:	4622      	mov	r2, r4
 8008e3e:	462b      	mov	r3, r5
 8008e40:	f7f7 fbae 	bl	80005a0 <__aeabi_dmul>
 8008e44:	4622      	mov	r2, r4
 8008e46:	462b      	mov	r3, r5
 8008e48:	f7f7 fbaa 	bl	80005a0 <__aeabi_dmul>
 8008e4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e50:	4604      	mov	r4, r0
 8008e52:	460d      	mov	r5, r1
 8008e54:	4640      	mov	r0, r8
 8008e56:	4639      	mov	r1, r7
 8008e58:	f7f7 fba2 	bl	80005a0 <__aeabi_dmul>
 8008e5c:	460b      	mov	r3, r1
 8008e5e:	4602      	mov	r2, r0
 8008e60:	4629      	mov	r1, r5
 8008e62:	4620      	mov	r0, r4
 8008e64:	f7f7 f9e4 	bl	8000230 <__aeabi_dsub>
 8008e68:	4b28      	ldr	r3, [pc, #160]	; (8008f0c <__kernel_cos+0x16c>)
 8008e6a:	4680      	mov	r8, r0
 8008e6c:	429e      	cmp	r6, r3
 8008e6e:	4689      	mov	r9, r1
 8008e70:	dc0e      	bgt.n	8008e90 <__kernel_cos+0xf0>
 8008e72:	4602      	mov	r2, r0
 8008e74:	460b      	mov	r3, r1
 8008e76:	4650      	mov	r0, sl
 8008e78:	4659      	mov	r1, fp
 8008e7a:	f7f7 f9d9 	bl	8000230 <__aeabi_dsub>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	2000      	movs	r0, #0
 8008e82:	460b      	mov	r3, r1
 8008e84:	4922      	ldr	r1, [pc, #136]	; (8008f10 <__kernel_cos+0x170>)
 8008e86:	f7f7 f9d3 	bl	8000230 <__aeabi_dsub>
 8008e8a:	b003      	add	sp, #12
 8008e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e90:	2400      	movs	r4, #0
 8008e92:	4b20      	ldr	r3, [pc, #128]	; (8008f14 <__kernel_cos+0x174>)
 8008e94:	4622      	mov	r2, r4
 8008e96:	429e      	cmp	r6, r3
 8008e98:	bfcc      	ite	gt
 8008e9a:	4d1f      	ldrgt	r5, [pc, #124]	; (8008f18 <__kernel_cos+0x178>)
 8008e9c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8008ea0:	462b      	mov	r3, r5
 8008ea2:	2000      	movs	r0, #0
 8008ea4:	491a      	ldr	r1, [pc, #104]	; (8008f10 <__kernel_cos+0x170>)
 8008ea6:	f7f7 f9c3 	bl	8000230 <__aeabi_dsub>
 8008eaa:	4622      	mov	r2, r4
 8008eac:	4606      	mov	r6, r0
 8008eae:	460f      	mov	r7, r1
 8008eb0:	462b      	mov	r3, r5
 8008eb2:	4650      	mov	r0, sl
 8008eb4:	4659      	mov	r1, fp
 8008eb6:	f7f7 f9bb 	bl	8000230 <__aeabi_dsub>
 8008eba:	4642      	mov	r2, r8
 8008ebc:	464b      	mov	r3, r9
 8008ebe:	f7f7 f9b7 	bl	8000230 <__aeabi_dsub>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	4639      	mov	r1, r7
 8008eca:	e7dc      	b.n	8008e86 <__kernel_cos+0xe6>
 8008ecc:	2000      	movs	r0, #0
 8008ece:	4910      	ldr	r1, [pc, #64]	; (8008f10 <__kernel_cos+0x170>)
 8008ed0:	e7db      	b.n	8008e8a <__kernel_cos+0xea>
 8008ed2:	bf00      	nop
 8008ed4:	f3af 8000 	nop.w
 8008ed8:	be8838d4 	.word	0xbe8838d4
 8008edc:	bda8fae9 	.word	0xbda8fae9
 8008ee0:	bdb4b1c4 	.word	0xbdb4b1c4
 8008ee4:	3e21ee9e 	.word	0x3e21ee9e
 8008ee8:	809c52ad 	.word	0x809c52ad
 8008eec:	3e927e4f 	.word	0x3e927e4f
 8008ef0:	19cb1590 	.word	0x19cb1590
 8008ef4:	3efa01a0 	.word	0x3efa01a0
 8008ef8:	16c15177 	.word	0x16c15177
 8008efc:	3f56c16c 	.word	0x3f56c16c
 8008f00:	5555554c 	.word	0x5555554c
 8008f04:	3fa55555 	.word	0x3fa55555
 8008f08:	3fe00000 	.word	0x3fe00000
 8008f0c:	3fd33332 	.word	0x3fd33332
 8008f10:	3ff00000 	.word	0x3ff00000
 8008f14:	3fe90000 	.word	0x3fe90000
 8008f18:	3fd20000 	.word	0x3fd20000

08008f1c <__kernel_rem_pio2>:
 8008f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f20:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008f24:	9308      	str	r3, [sp, #32]
 8008f26:	9106      	str	r1, [sp, #24]
 8008f28:	4bb6      	ldr	r3, [pc, #728]	; (8009204 <__kernel_rem_pio2+0x2e8>)
 8008f2a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8008f2c:	f112 0f14 	cmn.w	r2, #20
 8008f30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008f34:	bfa8      	it	ge
 8008f36:	1ed4      	subge	r4, r2, #3
 8008f38:	9302      	str	r3, [sp, #8]
 8008f3a:	9b08      	ldr	r3, [sp, #32]
 8008f3c:	bfb8      	it	lt
 8008f3e:	2400      	movlt	r4, #0
 8008f40:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f44:	9307      	str	r3, [sp, #28]
 8008f46:	bfa4      	itt	ge
 8008f48:	2318      	movge	r3, #24
 8008f4a:	fb94 f4f3 	sdivge	r4, r4, r3
 8008f4e:	f06f 0317 	mvn.w	r3, #23
 8008f52:	fb04 3303 	mla	r3, r4, r3, r3
 8008f56:	eb03 0b02 	add.w	fp, r3, r2
 8008f5a:	9a07      	ldr	r2, [sp, #28]
 8008f5c:	9b02      	ldr	r3, [sp, #8]
 8008f5e:	1aa7      	subs	r7, r4, r2
 8008f60:	eb03 0802 	add.w	r8, r3, r2
 8008f64:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8008f66:	2500      	movs	r5, #0
 8008f68:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	2300      	movs	r3, #0
 8008f70:	9009      	str	r0, [sp, #36]	; 0x24
 8008f72:	ae20      	add	r6, sp, #128	; 0x80
 8008f74:	4545      	cmp	r5, r8
 8008f76:	dd14      	ble.n	8008fa2 <__kernel_rem_pio2+0x86>
 8008f78:	f04f 0800 	mov.w	r8, #0
 8008f7c:	9a08      	ldr	r2, [sp, #32]
 8008f7e:	ab20      	add	r3, sp, #128	; 0x80
 8008f80:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8008f84:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 8008f88:	9b02      	ldr	r3, [sp, #8]
 8008f8a:	4598      	cmp	r8, r3
 8008f8c:	dc35      	bgt.n	8008ffa <__kernel_rem_pio2+0xde>
 8008f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f90:	2200      	movs	r2, #0
 8008f92:	f1a3 0908 	sub.w	r9, r3, #8
 8008f96:	2300      	movs	r3, #0
 8008f98:	462f      	mov	r7, r5
 8008f9a:	2600      	movs	r6, #0
 8008f9c:	e9cd 2300 	strd	r2, r3, [sp]
 8008fa0:	e01f      	b.n	8008fe2 <__kernel_rem_pio2+0xc6>
 8008fa2:	42ef      	cmn	r7, r5
 8008fa4:	d40b      	bmi.n	8008fbe <__kernel_rem_pio2+0xa2>
 8008fa6:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008faa:	e9cd 2300 	strd	r2, r3, [sp]
 8008fae:	f7f7 fa8d 	bl	80004cc <__aeabi_i2d>
 8008fb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fb6:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008fba:	3501      	adds	r5, #1
 8008fbc:	e7da      	b.n	8008f74 <__kernel_rem_pio2+0x58>
 8008fbe:	4610      	mov	r0, r2
 8008fc0:	4619      	mov	r1, r3
 8008fc2:	e7f8      	b.n	8008fb6 <__kernel_rem_pio2+0x9a>
 8008fc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fc8:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8008fcc:	f7f7 fae8 	bl	80005a0 <__aeabi_dmul>
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fd8:	f7f7 f92c 	bl	8000234 <__adddf3>
 8008fdc:	e9cd 0100 	strd	r0, r1, [sp]
 8008fe0:	3601      	adds	r6, #1
 8008fe2:	9b07      	ldr	r3, [sp, #28]
 8008fe4:	3f08      	subs	r7, #8
 8008fe6:	429e      	cmp	r6, r3
 8008fe8:	ddec      	ble.n	8008fc4 <__kernel_rem_pio2+0xa8>
 8008fea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fee:	f108 0801 	add.w	r8, r8, #1
 8008ff2:	e8ea 2302 	strd	r2, r3, [sl], #8
 8008ff6:	3508      	adds	r5, #8
 8008ff8:	e7c6      	b.n	8008f88 <__kernel_rem_pio2+0x6c>
 8008ffa:	9b02      	ldr	r3, [sp, #8]
 8008ffc:	aa0c      	add	r2, sp, #48	; 0x30
 8008ffe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009002:	930b      	str	r3, [sp, #44]	; 0x2c
 8009004:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009006:	9e02      	ldr	r6, [sp, #8]
 8009008:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800900c:	930a      	str	r3, [sp, #40]	; 0x28
 800900e:	ab98      	add	r3, sp, #608	; 0x260
 8009010:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009014:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8009018:	ab70      	add	r3, sp, #448	; 0x1c0
 800901a:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800901e:	46d0      	mov	r8, sl
 8009020:	46b1      	mov	r9, r6
 8009022:	af0c      	add	r7, sp, #48	; 0x30
 8009024:	9700      	str	r7, [sp, #0]
 8009026:	f1b9 0f00 	cmp.w	r9, #0
 800902a:	f1a8 0808 	sub.w	r8, r8, #8
 800902e:	dc71      	bgt.n	8009114 <__kernel_rem_pio2+0x1f8>
 8009030:	465a      	mov	r2, fp
 8009032:	4620      	mov	r0, r4
 8009034:	4629      	mov	r1, r5
 8009036:	f000 fbeb 	bl	8009810 <scalbn>
 800903a:	2200      	movs	r2, #0
 800903c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009040:	4604      	mov	r4, r0
 8009042:	460d      	mov	r5, r1
 8009044:	f7f7 faac 	bl	80005a0 <__aeabi_dmul>
 8009048:	f000 fb62 	bl	8009710 <floor>
 800904c:	2200      	movs	r2, #0
 800904e:	4b6e      	ldr	r3, [pc, #440]	; (8009208 <__kernel_rem_pio2+0x2ec>)
 8009050:	f7f7 faa6 	bl	80005a0 <__aeabi_dmul>
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4620      	mov	r0, r4
 800905a:	4629      	mov	r1, r5
 800905c:	f7f7 f8e8 	bl	8000230 <__aeabi_dsub>
 8009060:	460d      	mov	r5, r1
 8009062:	4604      	mov	r4, r0
 8009064:	f7f7 fd36 	bl	8000ad4 <__aeabi_d2iz>
 8009068:	9004      	str	r0, [sp, #16]
 800906a:	f7f7 fa2f 	bl	80004cc <__aeabi_i2d>
 800906e:	4602      	mov	r2, r0
 8009070:	460b      	mov	r3, r1
 8009072:	4620      	mov	r0, r4
 8009074:	4629      	mov	r1, r5
 8009076:	f7f7 f8db 	bl	8000230 <__aeabi_dsub>
 800907a:	f1bb 0f00 	cmp.w	fp, #0
 800907e:	4680      	mov	r8, r0
 8009080:	4689      	mov	r9, r1
 8009082:	dd70      	ble.n	8009166 <__kernel_rem_pio2+0x24a>
 8009084:	1e72      	subs	r2, r6, #1
 8009086:	ab0c      	add	r3, sp, #48	; 0x30
 8009088:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800908c:	9c04      	ldr	r4, [sp, #16]
 800908e:	f1cb 0118 	rsb	r1, fp, #24
 8009092:	fa40 f301 	asr.w	r3, r0, r1
 8009096:	441c      	add	r4, r3
 8009098:	408b      	lsls	r3, r1
 800909a:	1ac0      	subs	r0, r0, r3
 800909c:	ab0c      	add	r3, sp, #48	; 0x30
 800909e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80090a2:	f1cb 0317 	rsb	r3, fp, #23
 80090a6:	9404      	str	r4, [sp, #16]
 80090a8:	fa40 f303 	asr.w	r3, r0, r3
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	9b00      	ldr	r3, [sp, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	dd66      	ble.n	8009182 <__kernel_rem_pio2+0x266>
 80090b4:	2200      	movs	r2, #0
 80090b6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80090ba:	4614      	mov	r4, r2
 80090bc:	9b04      	ldr	r3, [sp, #16]
 80090be:	3301      	adds	r3, #1
 80090c0:	9304      	str	r3, [sp, #16]
 80090c2:	4296      	cmp	r6, r2
 80090c4:	f300 80ac 	bgt.w	8009220 <__kernel_rem_pio2+0x304>
 80090c8:	f1bb 0f00 	cmp.w	fp, #0
 80090cc:	dd07      	ble.n	80090de <__kernel_rem_pio2+0x1c2>
 80090ce:	f1bb 0f01 	cmp.w	fp, #1
 80090d2:	f000 80b4 	beq.w	800923e <__kernel_rem_pio2+0x322>
 80090d6:	f1bb 0f02 	cmp.w	fp, #2
 80090da:	f000 80ba 	beq.w	8009252 <__kernel_rem_pio2+0x336>
 80090de:	9b00      	ldr	r3, [sp, #0]
 80090e0:	2b02      	cmp	r3, #2
 80090e2:	d14e      	bne.n	8009182 <__kernel_rem_pio2+0x266>
 80090e4:	4642      	mov	r2, r8
 80090e6:	464b      	mov	r3, r9
 80090e8:	2000      	movs	r0, #0
 80090ea:	4948      	ldr	r1, [pc, #288]	; (800920c <__kernel_rem_pio2+0x2f0>)
 80090ec:	f7f7 f8a0 	bl	8000230 <__aeabi_dsub>
 80090f0:	4680      	mov	r8, r0
 80090f2:	4689      	mov	r9, r1
 80090f4:	2c00      	cmp	r4, #0
 80090f6:	d044      	beq.n	8009182 <__kernel_rem_pio2+0x266>
 80090f8:	465a      	mov	r2, fp
 80090fa:	2000      	movs	r0, #0
 80090fc:	4943      	ldr	r1, [pc, #268]	; (800920c <__kernel_rem_pio2+0x2f0>)
 80090fe:	f000 fb87 	bl	8009810 <scalbn>
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	4640      	mov	r0, r8
 8009108:	4649      	mov	r1, r9
 800910a:	f7f7 f891 	bl	8000230 <__aeabi_dsub>
 800910e:	4680      	mov	r8, r0
 8009110:	4689      	mov	r9, r1
 8009112:	e036      	b.n	8009182 <__kernel_rem_pio2+0x266>
 8009114:	2200      	movs	r2, #0
 8009116:	4b3e      	ldr	r3, [pc, #248]	; (8009210 <__kernel_rem_pio2+0x2f4>)
 8009118:	4620      	mov	r0, r4
 800911a:	4629      	mov	r1, r5
 800911c:	f7f7 fa40 	bl	80005a0 <__aeabi_dmul>
 8009120:	f7f7 fcd8 	bl	8000ad4 <__aeabi_d2iz>
 8009124:	f7f7 f9d2 	bl	80004cc <__aeabi_i2d>
 8009128:	4602      	mov	r2, r0
 800912a:	460b      	mov	r3, r1
 800912c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009130:	2200      	movs	r2, #0
 8009132:	4b38      	ldr	r3, [pc, #224]	; (8009214 <__kernel_rem_pio2+0x2f8>)
 8009134:	f7f7 fa34 	bl	80005a0 <__aeabi_dmul>
 8009138:	4602      	mov	r2, r0
 800913a:	460b      	mov	r3, r1
 800913c:	4620      	mov	r0, r4
 800913e:	4629      	mov	r1, r5
 8009140:	f7f7 f876 	bl	8000230 <__aeabi_dsub>
 8009144:	f7f7 fcc6 	bl	8000ad4 <__aeabi_d2iz>
 8009148:	9b00      	ldr	r3, [sp, #0]
 800914a:	f109 39ff 	add.w	r9, r9, #4294967295
 800914e:	f843 0b04 	str.w	r0, [r3], #4
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009158:	e9d8 2300 	ldrd	r2, r3, [r8]
 800915c:	f7f7 f86a 	bl	8000234 <__adddf3>
 8009160:	4604      	mov	r4, r0
 8009162:	460d      	mov	r5, r1
 8009164:	e75f      	b.n	8009026 <__kernel_rem_pio2+0x10a>
 8009166:	d105      	bne.n	8009174 <__kernel_rem_pio2+0x258>
 8009168:	1e73      	subs	r3, r6, #1
 800916a:	aa0c      	add	r2, sp, #48	; 0x30
 800916c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009170:	15c3      	asrs	r3, r0, #23
 8009172:	e79b      	b.n	80090ac <__kernel_rem_pio2+0x190>
 8009174:	2200      	movs	r2, #0
 8009176:	4b28      	ldr	r3, [pc, #160]	; (8009218 <__kernel_rem_pio2+0x2fc>)
 8009178:	f7f7 fc98 	bl	8000aac <__aeabi_dcmpge>
 800917c:	2800      	cmp	r0, #0
 800917e:	d13e      	bne.n	80091fe <__kernel_rem_pio2+0x2e2>
 8009180:	9000      	str	r0, [sp, #0]
 8009182:	2200      	movs	r2, #0
 8009184:	2300      	movs	r3, #0
 8009186:	4640      	mov	r0, r8
 8009188:	4649      	mov	r1, r9
 800918a:	f7f7 fc71 	bl	8000a70 <__aeabi_dcmpeq>
 800918e:	2800      	cmp	r0, #0
 8009190:	f000 80b1 	beq.w	80092f6 <__kernel_rem_pio2+0x3da>
 8009194:	1e74      	subs	r4, r6, #1
 8009196:	4623      	mov	r3, r4
 8009198:	2200      	movs	r2, #0
 800919a:	9902      	ldr	r1, [sp, #8]
 800919c:	428b      	cmp	r3, r1
 800919e:	da5f      	bge.n	8009260 <__kernel_rem_pio2+0x344>
 80091a0:	2a00      	cmp	r2, #0
 80091a2:	d074      	beq.n	800928e <__kernel_rem_pio2+0x372>
 80091a4:	ab0c      	add	r3, sp, #48	; 0x30
 80091a6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80091aa:	f1ab 0b18 	sub.w	fp, fp, #24
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f000 809f 	beq.w	80092f2 <__kernel_rem_pio2+0x3d6>
 80091b4:	465a      	mov	r2, fp
 80091b6:	2000      	movs	r0, #0
 80091b8:	4914      	ldr	r1, [pc, #80]	; (800920c <__kernel_rem_pio2+0x2f0>)
 80091ba:	f000 fb29 	bl	8009810 <scalbn>
 80091be:	46a2      	mov	sl, r4
 80091c0:	4606      	mov	r6, r0
 80091c2:	460f      	mov	r7, r1
 80091c4:	f04f 0800 	mov.w	r8, #0
 80091c8:	ab70      	add	r3, sp, #448	; 0x1c0
 80091ca:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8009210 <__kernel_rem_pio2+0x2f4>
 80091ce:	00e5      	lsls	r5, r4, #3
 80091d0:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 80091d4:	f1ba 0f00 	cmp.w	sl, #0
 80091d8:	f280 80c3 	bge.w	8009362 <__kernel_rem_pio2+0x446>
 80091dc:	4626      	mov	r6, r4
 80091de:	2e00      	cmp	r6, #0
 80091e0:	f2c0 80f5 	blt.w	80093ce <__kernel_rem_pio2+0x4b2>
 80091e4:	4b0d      	ldr	r3, [pc, #52]	; (800921c <__kernel_rem_pio2+0x300>)
 80091e6:	f04f 0a00 	mov.w	sl, #0
 80091ea:	9307      	str	r3, [sp, #28]
 80091ec:	ab70      	add	r3, sp, #448	; 0x1c0
 80091ee:	f04f 0b00 	mov.w	fp, #0
 80091f2:	f04f 0800 	mov.w	r8, #0
 80091f6:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80091fa:	1ba7      	subs	r7, r4, r6
 80091fc:	e0db      	b.n	80093b6 <__kernel_rem_pio2+0x49a>
 80091fe:	2302      	movs	r3, #2
 8009200:	9300      	str	r3, [sp, #0]
 8009202:	e757      	b.n	80090b4 <__kernel_rem_pio2+0x198>
 8009204:	08009c58 	.word	0x08009c58
 8009208:	40200000 	.word	0x40200000
 800920c:	3ff00000 	.word	0x3ff00000
 8009210:	3e700000 	.word	0x3e700000
 8009214:	41700000 	.word	0x41700000
 8009218:	3fe00000 	.word	0x3fe00000
 800921c:	08009c18 	.word	0x08009c18
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	b944      	cbnz	r4, 8009236 <__kernel_rem_pio2+0x31a>
 8009224:	b11b      	cbz	r3, 800922e <__kernel_rem_pio2+0x312>
 8009226:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800922a:	603b      	str	r3, [r7, #0]
 800922c:	2301      	movs	r3, #1
 800922e:	461c      	mov	r4, r3
 8009230:	3201      	adds	r2, #1
 8009232:	3704      	adds	r7, #4
 8009234:	e745      	b.n	80090c2 <__kernel_rem_pio2+0x1a6>
 8009236:	1acb      	subs	r3, r1, r3
 8009238:	603b      	str	r3, [r7, #0]
 800923a:	4623      	mov	r3, r4
 800923c:	e7f7      	b.n	800922e <__kernel_rem_pio2+0x312>
 800923e:	1e72      	subs	r2, r6, #1
 8009240:	ab0c      	add	r3, sp, #48	; 0x30
 8009242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009246:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800924a:	a90c      	add	r1, sp, #48	; 0x30
 800924c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009250:	e745      	b.n	80090de <__kernel_rem_pio2+0x1c2>
 8009252:	1e72      	subs	r2, r6, #1
 8009254:	ab0c      	add	r3, sp, #48	; 0x30
 8009256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800925a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800925e:	e7f4      	b.n	800924a <__kernel_rem_pio2+0x32e>
 8009260:	a90c      	add	r1, sp, #48	; 0x30
 8009262:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009266:	3b01      	subs	r3, #1
 8009268:	430a      	orrs	r2, r1
 800926a:	e796      	b.n	800919a <__kernel_rem_pio2+0x27e>
 800926c:	3401      	adds	r4, #1
 800926e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009272:	2a00      	cmp	r2, #0
 8009274:	d0fa      	beq.n	800926c <__kernel_rem_pio2+0x350>
 8009276:	9b08      	ldr	r3, [sp, #32]
 8009278:	f106 0801 	add.w	r8, r6, #1
 800927c:	18f5      	adds	r5, r6, r3
 800927e:	ab20      	add	r3, sp, #128	; 0x80
 8009280:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009284:	4434      	add	r4, r6
 8009286:	4544      	cmp	r4, r8
 8009288:	da04      	bge.n	8009294 <__kernel_rem_pio2+0x378>
 800928a:	4626      	mov	r6, r4
 800928c:	e6bf      	b.n	800900e <__kernel_rem_pio2+0xf2>
 800928e:	2401      	movs	r4, #1
 8009290:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009292:	e7ec      	b.n	800926e <__kernel_rem_pio2+0x352>
 8009294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009296:	f04f 0900 	mov.w	r9, #0
 800929a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800929e:	f7f7 f915 	bl	80004cc <__aeabi_i2d>
 80092a2:	2600      	movs	r6, #0
 80092a4:	2700      	movs	r7, #0
 80092a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a8:	e9c5 0100 	strd	r0, r1, [r5]
 80092ac:	3b08      	subs	r3, #8
 80092ae:	9300      	str	r3, [sp, #0]
 80092b0:	9504      	str	r5, [sp, #16]
 80092b2:	9b07      	ldr	r3, [sp, #28]
 80092b4:	4599      	cmp	r9, r3
 80092b6:	dd05      	ble.n	80092c4 <__kernel_rem_pio2+0x3a8>
 80092b8:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 80092bc:	f108 0801 	add.w	r8, r8, #1
 80092c0:	3508      	adds	r5, #8
 80092c2:	e7e0      	b.n	8009286 <__kernel_rem_pio2+0x36a>
 80092c4:	f8dd c010 	ldr.w	ip, [sp, #16]
 80092c8:	9900      	ldr	r1, [sp, #0]
 80092ca:	f109 0901 	add.w	r9, r9, #1
 80092ce:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 80092d2:	9100      	str	r1, [sp, #0]
 80092d4:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 80092d8:	f8cd c010 	str.w	ip, [sp, #16]
 80092dc:	f7f7 f960 	bl	80005a0 <__aeabi_dmul>
 80092e0:	4602      	mov	r2, r0
 80092e2:	460b      	mov	r3, r1
 80092e4:	4630      	mov	r0, r6
 80092e6:	4639      	mov	r1, r7
 80092e8:	f7f6 ffa4 	bl	8000234 <__adddf3>
 80092ec:	4606      	mov	r6, r0
 80092ee:	460f      	mov	r7, r1
 80092f0:	e7df      	b.n	80092b2 <__kernel_rem_pio2+0x396>
 80092f2:	3c01      	subs	r4, #1
 80092f4:	e756      	b.n	80091a4 <__kernel_rem_pio2+0x288>
 80092f6:	f1cb 0200 	rsb	r2, fp, #0
 80092fa:	4640      	mov	r0, r8
 80092fc:	4649      	mov	r1, r9
 80092fe:	f000 fa87 	bl	8009810 <scalbn>
 8009302:	2200      	movs	r2, #0
 8009304:	4ba4      	ldr	r3, [pc, #656]	; (8009598 <__kernel_rem_pio2+0x67c>)
 8009306:	4604      	mov	r4, r0
 8009308:	460d      	mov	r5, r1
 800930a:	f7f7 fbcf 	bl	8000aac <__aeabi_dcmpge>
 800930e:	b1f8      	cbz	r0, 8009350 <__kernel_rem_pio2+0x434>
 8009310:	2200      	movs	r2, #0
 8009312:	4ba2      	ldr	r3, [pc, #648]	; (800959c <__kernel_rem_pio2+0x680>)
 8009314:	4620      	mov	r0, r4
 8009316:	4629      	mov	r1, r5
 8009318:	f7f7 f942 	bl	80005a0 <__aeabi_dmul>
 800931c:	f7f7 fbda 	bl	8000ad4 <__aeabi_d2iz>
 8009320:	4607      	mov	r7, r0
 8009322:	f7f7 f8d3 	bl	80004cc <__aeabi_i2d>
 8009326:	2200      	movs	r2, #0
 8009328:	4b9b      	ldr	r3, [pc, #620]	; (8009598 <__kernel_rem_pio2+0x67c>)
 800932a:	f7f7 f939 	bl	80005a0 <__aeabi_dmul>
 800932e:	460b      	mov	r3, r1
 8009330:	4602      	mov	r2, r0
 8009332:	4629      	mov	r1, r5
 8009334:	4620      	mov	r0, r4
 8009336:	f7f6 ff7b 	bl	8000230 <__aeabi_dsub>
 800933a:	f7f7 fbcb 	bl	8000ad4 <__aeabi_d2iz>
 800933e:	1c74      	adds	r4, r6, #1
 8009340:	ab0c      	add	r3, sp, #48	; 0x30
 8009342:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8009346:	f10b 0b18 	add.w	fp, fp, #24
 800934a:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800934e:	e731      	b.n	80091b4 <__kernel_rem_pio2+0x298>
 8009350:	4620      	mov	r0, r4
 8009352:	4629      	mov	r1, r5
 8009354:	f7f7 fbbe 	bl	8000ad4 <__aeabi_d2iz>
 8009358:	ab0c      	add	r3, sp, #48	; 0x30
 800935a:	4634      	mov	r4, r6
 800935c:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8009360:	e728      	b.n	80091b4 <__kernel_rem_pio2+0x298>
 8009362:	ab0c      	add	r3, sp, #48	; 0x30
 8009364:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8009368:	f7f7 f8b0 	bl	80004cc <__aeabi_i2d>
 800936c:	4632      	mov	r2, r6
 800936e:	463b      	mov	r3, r7
 8009370:	f7f7 f916 	bl	80005a0 <__aeabi_dmul>
 8009374:	4642      	mov	r2, r8
 8009376:	e86b 0102 	strd	r0, r1, [fp], #-8
 800937a:	464b      	mov	r3, r9
 800937c:	4630      	mov	r0, r6
 800937e:	4639      	mov	r1, r7
 8009380:	f7f7 f90e 	bl	80005a0 <__aeabi_dmul>
 8009384:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009388:	4606      	mov	r6, r0
 800938a:	460f      	mov	r7, r1
 800938c:	e722      	b.n	80091d4 <__kernel_rem_pio2+0x2b8>
 800938e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8009392:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009396:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800939a:	f8cd c01c 	str.w	ip, [sp, #28]
 800939e:	f7f7 f8ff 	bl	80005a0 <__aeabi_dmul>
 80093a2:	4602      	mov	r2, r0
 80093a4:	460b      	mov	r3, r1
 80093a6:	4650      	mov	r0, sl
 80093a8:	4659      	mov	r1, fp
 80093aa:	f7f6 ff43 	bl	8000234 <__adddf3>
 80093ae:	4682      	mov	sl, r0
 80093b0:	468b      	mov	fp, r1
 80093b2:	f108 0801 	add.w	r8, r8, #1
 80093b6:	9b02      	ldr	r3, [sp, #8]
 80093b8:	4598      	cmp	r8, r3
 80093ba:	dc01      	bgt.n	80093c0 <__kernel_rem_pio2+0x4a4>
 80093bc:	45b8      	cmp	r8, r7
 80093be:	dde6      	ble.n	800938e <__kernel_rem_pio2+0x472>
 80093c0:	ab48      	add	r3, sp, #288	; 0x120
 80093c2:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80093c6:	e9c7 ab00 	strd	sl, fp, [r7]
 80093ca:	3e01      	subs	r6, #1
 80093cc:	e707      	b.n	80091de <__kernel_rem_pio2+0x2c2>
 80093ce:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80093d0:	2b02      	cmp	r3, #2
 80093d2:	dc09      	bgt.n	80093e8 <__kernel_rem_pio2+0x4cc>
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	dc32      	bgt.n	800943e <__kernel_rem_pio2+0x522>
 80093d8:	d05a      	beq.n	8009490 <__kernel_rem_pio2+0x574>
 80093da:	9b04      	ldr	r3, [sp, #16]
 80093dc:	f003 0007 	and.w	r0, r3, #7
 80093e0:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80093e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e8:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80093ea:	2b03      	cmp	r3, #3
 80093ec:	d1f5      	bne.n	80093da <__kernel_rem_pio2+0x4be>
 80093ee:	ab48      	add	r3, sp, #288	; 0x120
 80093f0:	441d      	add	r5, r3
 80093f2:	46aa      	mov	sl, r5
 80093f4:	46a3      	mov	fp, r4
 80093f6:	f1bb 0f00 	cmp.w	fp, #0
 80093fa:	dc76      	bgt.n	80094ea <__kernel_rem_pio2+0x5ce>
 80093fc:	46aa      	mov	sl, r5
 80093fe:	46a3      	mov	fp, r4
 8009400:	f1bb 0f01 	cmp.w	fp, #1
 8009404:	f300 8090 	bgt.w	8009528 <__kernel_rem_pio2+0x60c>
 8009408:	2700      	movs	r7, #0
 800940a:	463e      	mov	r6, r7
 800940c:	2c01      	cmp	r4, #1
 800940e:	f300 80aa 	bgt.w	8009566 <__kernel_rem_pio2+0x64a>
 8009412:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8009416:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800941a:	9b00      	ldr	r3, [sp, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	f040 80ac 	bne.w	800957a <__kernel_rem_pio2+0x65e>
 8009422:	4603      	mov	r3, r0
 8009424:	462a      	mov	r2, r5
 8009426:	9806      	ldr	r0, [sp, #24]
 8009428:	e9c0 2300 	strd	r2, r3, [r0]
 800942c:	4622      	mov	r2, r4
 800942e:	460b      	mov	r3, r1
 8009430:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009434:	463a      	mov	r2, r7
 8009436:	4633      	mov	r3, r6
 8009438:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800943c:	e7cd      	b.n	80093da <__kernel_rem_pio2+0x4be>
 800943e:	2000      	movs	r0, #0
 8009440:	46a0      	mov	r8, r4
 8009442:	4601      	mov	r1, r0
 8009444:	ab48      	add	r3, sp, #288	; 0x120
 8009446:	441d      	add	r5, r3
 8009448:	f1b8 0f00 	cmp.w	r8, #0
 800944c:	da3a      	bge.n	80094c4 <__kernel_rem_pio2+0x5a8>
 800944e:	9b00      	ldr	r3, [sp, #0]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d03e      	beq.n	80094d2 <__kernel_rem_pio2+0x5b6>
 8009454:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8009458:	4602      	mov	r2, r0
 800945a:	462b      	mov	r3, r5
 800945c:	9d06      	ldr	r5, [sp, #24]
 800945e:	2601      	movs	r6, #1
 8009460:	e9c5 2300 	strd	r2, r3, [r5]
 8009464:	460b      	mov	r3, r1
 8009466:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800946a:	f7f6 fee1 	bl	8000230 <__aeabi_dsub>
 800946e:	4684      	mov	ip, r0
 8009470:	460f      	mov	r7, r1
 8009472:	ad48      	add	r5, sp, #288	; 0x120
 8009474:	42b4      	cmp	r4, r6
 8009476:	f105 0508 	add.w	r5, r5, #8
 800947a:	da2c      	bge.n	80094d6 <__kernel_rem_pio2+0x5ba>
 800947c:	9b00      	ldr	r3, [sp, #0]
 800947e:	b10b      	cbz	r3, 8009484 <__kernel_rem_pio2+0x568>
 8009480:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8009484:	4662      	mov	r2, ip
 8009486:	463b      	mov	r3, r7
 8009488:	9906      	ldr	r1, [sp, #24]
 800948a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800948e:	e7a4      	b.n	80093da <__kernel_rem_pio2+0x4be>
 8009490:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8009492:	ab48      	add	r3, sp, #288	; 0x120
 8009494:	4637      	mov	r7, r6
 8009496:	441d      	add	r5, r3
 8009498:	2c00      	cmp	r4, #0
 800949a:	da09      	bge.n	80094b0 <__kernel_rem_pio2+0x594>
 800949c:	9b00      	ldr	r3, [sp, #0]
 800949e:	b10b      	cbz	r3, 80094a4 <__kernel_rem_pio2+0x588>
 80094a0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80094a4:	4632      	mov	r2, r6
 80094a6:	463b      	mov	r3, r7
 80094a8:	9906      	ldr	r1, [sp, #24]
 80094aa:	e9c1 2300 	strd	r2, r3, [r1]
 80094ae:	e794      	b.n	80093da <__kernel_rem_pio2+0x4be>
 80094b0:	4630      	mov	r0, r6
 80094b2:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80094b6:	4639      	mov	r1, r7
 80094b8:	f7f6 febc 	bl	8000234 <__adddf3>
 80094bc:	3c01      	subs	r4, #1
 80094be:	4606      	mov	r6, r0
 80094c0:	460f      	mov	r7, r1
 80094c2:	e7e9      	b.n	8009498 <__kernel_rem_pio2+0x57c>
 80094c4:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80094c8:	f7f6 feb4 	bl	8000234 <__adddf3>
 80094cc:	f108 38ff 	add.w	r8, r8, #4294967295
 80094d0:	e7ba      	b.n	8009448 <__kernel_rem_pio2+0x52c>
 80094d2:	460d      	mov	r5, r1
 80094d4:	e7c0      	b.n	8009458 <__kernel_rem_pio2+0x53c>
 80094d6:	4660      	mov	r0, ip
 80094d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094dc:	4639      	mov	r1, r7
 80094de:	f7f6 fea9 	bl	8000234 <__adddf3>
 80094e2:	3601      	adds	r6, #1
 80094e4:	4684      	mov	ip, r0
 80094e6:	460f      	mov	r7, r1
 80094e8:	e7c4      	b.n	8009474 <__kernel_rem_pio2+0x558>
 80094ea:	e9da 6700 	ldrd	r6, r7, [sl]
 80094ee:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 80094f2:	4632      	mov	r2, r6
 80094f4:	463b      	mov	r3, r7
 80094f6:	4640      	mov	r0, r8
 80094f8:	4649      	mov	r1, r9
 80094fa:	f7f6 fe9b 	bl	8000234 <__adddf3>
 80094fe:	4602      	mov	r2, r0
 8009500:	460b      	mov	r3, r1
 8009502:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009506:	4640      	mov	r0, r8
 8009508:	4649      	mov	r1, r9
 800950a:	f7f6 fe91 	bl	8000230 <__aeabi_dsub>
 800950e:	4632      	mov	r2, r6
 8009510:	463b      	mov	r3, r7
 8009512:	f7f6 fe8f 	bl	8000234 <__adddf3>
 8009516:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800951a:	e86a 0102 	strd	r0, r1, [sl], #-8
 800951e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009522:	e9ca 2300 	strd	r2, r3, [sl]
 8009526:	e766      	b.n	80093f6 <__kernel_rem_pio2+0x4da>
 8009528:	e9da 8900 	ldrd	r8, r9, [sl]
 800952c:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8009530:	4642      	mov	r2, r8
 8009532:	464b      	mov	r3, r9
 8009534:	4630      	mov	r0, r6
 8009536:	4639      	mov	r1, r7
 8009538:	f7f6 fe7c 	bl	8000234 <__adddf3>
 800953c:	4602      	mov	r2, r0
 800953e:	460b      	mov	r3, r1
 8009540:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009544:	4630      	mov	r0, r6
 8009546:	4639      	mov	r1, r7
 8009548:	f7f6 fe72 	bl	8000230 <__aeabi_dsub>
 800954c:	4642      	mov	r2, r8
 800954e:	464b      	mov	r3, r9
 8009550:	f7f6 fe70 	bl	8000234 <__adddf3>
 8009554:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009558:	e86a 0102 	strd	r0, r1, [sl], #-8
 800955c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009560:	e9ca 2300 	strd	r2, r3, [sl]
 8009564:	e74c      	b.n	8009400 <__kernel_rem_pio2+0x4e4>
 8009566:	4638      	mov	r0, r7
 8009568:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800956c:	4631      	mov	r1, r6
 800956e:	f7f6 fe61 	bl	8000234 <__adddf3>
 8009572:	3c01      	subs	r4, #1
 8009574:	4607      	mov	r7, r0
 8009576:	460e      	mov	r6, r1
 8009578:	e748      	b.n	800940c <__kernel_rem_pio2+0x4f0>
 800957a:	9b06      	ldr	r3, [sp, #24]
 800957c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009580:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8009584:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8009588:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800958c:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8009590:	601d      	str	r5, [r3, #0]
 8009592:	615e      	str	r6, [r3, #20]
 8009594:	e721      	b.n	80093da <__kernel_rem_pio2+0x4be>
 8009596:	bf00      	nop
 8009598:	41700000 	.word	0x41700000
 800959c:	3e700000 	.word	0x3e700000

080095a0 <__kernel_sin>:
 80095a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a4:	b086      	sub	sp, #24
 80095a6:	e9cd 2300 	strd	r2, r3, [sp]
 80095aa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80095ae:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80095b2:	4682      	mov	sl, r0
 80095b4:	460c      	mov	r4, r1
 80095b6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80095b8:	da03      	bge.n	80095c2 <__kernel_sin+0x22>
 80095ba:	f7f7 fa8b 	bl	8000ad4 <__aeabi_d2iz>
 80095be:	2800      	cmp	r0, #0
 80095c0:	d050      	beq.n	8009664 <__kernel_sin+0xc4>
 80095c2:	4652      	mov	r2, sl
 80095c4:	4623      	mov	r3, r4
 80095c6:	4650      	mov	r0, sl
 80095c8:	4621      	mov	r1, r4
 80095ca:	f7f6 ffe9 	bl	80005a0 <__aeabi_dmul>
 80095ce:	4606      	mov	r6, r0
 80095d0:	460f      	mov	r7, r1
 80095d2:	4602      	mov	r2, r0
 80095d4:	460b      	mov	r3, r1
 80095d6:	4650      	mov	r0, sl
 80095d8:	4621      	mov	r1, r4
 80095da:	f7f6 ffe1 	bl	80005a0 <__aeabi_dmul>
 80095de:	a33e      	add	r3, pc, #248	; (adr r3, 80096d8 <__kernel_sin+0x138>)
 80095e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e4:	4680      	mov	r8, r0
 80095e6:	4689      	mov	r9, r1
 80095e8:	4630      	mov	r0, r6
 80095ea:	4639      	mov	r1, r7
 80095ec:	f7f6 ffd8 	bl	80005a0 <__aeabi_dmul>
 80095f0:	a33b      	add	r3, pc, #236	; (adr r3, 80096e0 <__kernel_sin+0x140>)
 80095f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f6:	f7f6 fe1b 	bl	8000230 <__aeabi_dsub>
 80095fa:	4632      	mov	r2, r6
 80095fc:	463b      	mov	r3, r7
 80095fe:	f7f6 ffcf 	bl	80005a0 <__aeabi_dmul>
 8009602:	a339      	add	r3, pc, #228	; (adr r3, 80096e8 <__kernel_sin+0x148>)
 8009604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009608:	f7f6 fe14 	bl	8000234 <__adddf3>
 800960c:	4632      	mov	r2, r6
 800960e:	463b      	mov	r3, r7
 8009610:	f7f6 ffc6 	bl	80005a0 <__aeabi_dmul>
 8009614:	a336      	add	r3, pc, #216	; (adr r3, 80096f0 <__kernel_sin+0x150>)
 8009616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800961a:	f7f6 fe09 	bl	8000230 <__aeabi_dsub>
 800961e:	4632      	mov	r2, r6
 8009620:	463b      	mov	r3, r7
 8009622:	f7f6 ffbd 	bl	80005a0 <__aeabi_dmul>
 8009626:	a334      	add	r3, pc, #208	; (adr r3, 80096f8 <__kernel_sin+0x158>)
 8009628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962c:	f7f6 fe02 	bl	8000234 <__adddf3>
 8009630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009634:	b9dd      	cbnz	r5, 800966e <__kernel_sin+0xce>
 8009636:	4602      	mov	r2, r0
 8009638:	460b      	mov	r3, r1
 800963a:	4630      	mov	r0, r6
 800963c:	4639      	mov	r1, r7
 800963e:	f7f6 ffaf 	bl	80005a0 <__aeabi_dmul>
 8009642:	a32f      	add	r3, pc, #188	; (adr r3, 8009700 <__kernel_sin+0x160>)
 8009644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009648:	f7f6 fdf2 	bl	8000230 <__aeabi_dsub>
 800964c:	4642      	mov	r2, r8
 800964e:	464b      	mov	r3, r9
 8009650:	f7f6 ffa6 	bl	80005a0 <__aeabi_dmul>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	4650      	mov	r0, sl
 800965a:	4621      	mov	r1, r4
 800965c:	f7f6 fdea 	bl	8000234 <__adddf3>
 8009660:	4682      	mov	sl, r0
 8009662:	460c      	mov	r4, r1
 8009664:	4650      	mov	r0, sl
 8009666:	4621      	mov	r1, r4
 8009668:	b006      	add	sp, #24
 800966a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800966e:	2200      	movs	r2, #0
 8009670:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009674:	4b24      	ldr	r3, [pc, #144]	; (8009708 <__kernel_sin+0x168>)
 8009676:	f7f6 ff93 	bl	80005a0 <__aeabi_dmul>
 800967a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800967e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009682:	4640      	mov	r0, r8
 8009684:	4649      	mov	r1, r9
 8009686:	f7f6 ff8b 	bl	80005a0 <__aeabi_dmul>
 800968a:	4602      	mov	r2, r0
 800968c:	460b      	mov	r3, r1
 800968e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009692:	f7f6 fdcd 	bl	8000230 <__aeabi_dsub>
 8009696:	4632      	mov	r2, r6
 8009698:	463b      	mov	r3, r7
 800969a:	f7f6 ff81 	bl	80005a0 <__aeabi_dmul>
 800969e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80096a2:	f7f6 fdc5 	bl	8000230 <__aeabi_dsub>
 80096a6:	a316      	add	r3, pc, #88	; (adr r3, 8009700 <__kernel_sin+0x160>)
 80096a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ac:	4606      	mov	r6, r0
 80096ae:	460f      	mov	r7, r1
 80096b0:	4640      	mov	r0, r8
 80096b2:	4649      	mov	r1, r9
 80096b4:	f7f6 ff74 	bl	80005a0 <__aeabi_dmul>
 80096b8:	4602      	mov	r2, r0
 80096ba:	460b      	mov	r3, r1
 80096bc:	4630      	mov	r0, r6
 80096be:	4639      	mov	r1, r7
 80096c0:	f7f6 fdb8 	bl	8000234 <__adddf3>
 80096c4:	4602      	mov	r2, r0
 80096c6:	460b      	mov	r3, r1
 80096c8:	4650      	mov	r0, sl
 80096ca:	4621      	mov	r1, r4
 80096cc:	f7f6 fdb0 	bl	8000230 <__aeabi_dsub>
 80096d0:	e7c6      	b.n	8009660 <__kernel_sin+0xc0>
 80096d2:	bf00      	nop
 80096d4:	f3af 8000 	nop.w
 80096d8:	5acfd57c 	.word	0x5acfd57c
 80096dc:	3de5d93a 	.word	0x3de5d93a
 80096e0:	8a2b9ceb 	.word	0x8a2b9ceb
 80096e4:	3e5ae5e6 	.word	0x3e5ae5e6
 80096e8:	57b1fe7d 	.word	0x57b1fe7d
 80096ec:	3ec71de3 	.word	0x3ec71de3
 80096f0:	19c161d5 	.word	0x19c161d5
 80096f4:	3f2a01a0 	.word	0x3f2a01a0
 80096f8:	1110f8a6 	.word	0x1110f8a6
 80096fc:	3f811111 	.word	0x3f811111
 8009700:	55555549 	.word	0x55555549
 8009704:	3fc55555 	.word	0x3fc55555
 8009708:	3fe00000 	.word	0x3fe00000
 800970c:	00000000 	.word	0x00000000

08009710 <floor>:
 8009710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009714:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8009718:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800971c:	2e13      	cmp	r6, #19
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	4607      	mov	r7, r0
 8009724:	460c      	mov	r4, r1
 8009726:	4605      	mov	r5, r0
 8009728:	dc33      	bgt.n	8009792 <floor+0x82>
 800972a:	2e00      	cmp	r6, #0
 800972c:	da14      	bge.n	8009758 <floor+0x48>
 800972e:	a334      	add	r3, pc, #208	; (adr r3, 8009800 <floor+0xf0>)
 8009730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009734:	f7f6 fd7e 	bl	8000234 <__adddf3>
 8009738:	2200      	movs	r2, #0
 800973a:	2300      	movs	r3, #0
 800973c:	f7f7 f9c0 	bl	8000ac0 <__aeabi_dcmpgt>
 8009740:	b138      	cbz	r0, 8009752 <floor+0x42>
 8009742:	2c00      	cmp	r4, #0
 8009744:	da58      	bge.n	80097f8 <floor+0xe8>
 8009746:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800974a:	431d      	orrs	r5, r3
 800974c:	d001      	beq.n	8009752 <floor+0x42>
 800974e:	2500      	movs	r5, #0
 8009750:	4c2d      	ldr	r4, [pc, #180]	; (8009808 <floor+0xf8>)
 8009752:	4623      	mov	r3, r4
 8009754:	462f      	mov	r7, r5
 8009756:	e025      	b.n	80097a4 <floor+0x94>
 8009758:	4a2c      	ldr	r2, [pc, #176]	; (800980c <floor+0xfc>)
 800975a:	fa42 f806 	asr.w	r8, r2, r6
 800975e:	ea01 0208 	and.w	r2, r1, r8
 8009762:	4302      	orrs	r2, r0
 8009764:	d01e      	beq.n	80097a4 <floor+0x94>
 8009766:	a326      	add	r3, pc, #152	; (adr r3, 8009800 <floor+0xf0>)
 8009768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800976c:	f7f6 fd62 	bl	8000234 <__adddf3>
 8009770:	2200      	movs	r2, #0
 8009772:	2300      	movs	r3, #0
 8009774:	f7f7 f9a4 	bl	8000ac0 <__aeabi_dcmpgt>
 8009778:	2800      	cmp	r0, #0
 800977a:	d0ea      	beq.n	8009752 <floor+0x42>
 800977c:	2c00      	cmp	r4, #0
 800977e:	bfbe      	ittt	lt
 8009780:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009784:	fa43 f606 	asrlt.w	r6, r3, r6
 8009788:	19a4      	addlt	r4, r4, r6
 800978a:	2500      	movs	r5, #0
 800978c:	ea24 0408 	bic.w	r4, r4, r8
 8009790:	e7df      	b.n	8009752 <floor+0x42>
 8009792:	2e33      	cmp	r6, #51	; 0x33
 8009794:	dd0a      	ble.n	80097ac <floor+0x9c>
 8009796:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800979a:	d103      	bne.n	80097a4 <floor+0x94>
 800979c:	f7f6 fd4a 	bl	8000234 <__adddf3>
 80097a0:	4607      	mov	r7, r0
 80097a2:	460b      	mov	r3, r1
 80097a4:	4638      	mov	r0, r7
 80097a6:	4619      	mov	r1, r3
 80097a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097ac:	f04f 32ff 	mov.w	r2, #4294967295
 80097b0:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80097b4:	fa22 f808 	lsr.w	r8, r2, r8
 80097b8:	ea18 0f00 	tst.w	r8, r0
 80097bc:	d0f2      	beq.n	80097a4 <floor+0x94>
 80097be:	a310      	add	r3, pc, #64	; (adr r3, 8009800 <floor+0xf0>)
 80097c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c4:	f7f6 fd36 	bl	8000234 <__adddf3>
 80097c8:	2200      	movs	r2, #0
 80097ca:	2300      	movs	r3, #0
 80097cc:	f7f7 f978 	bl	8000ac0 <__aeabi_dcmpgt>
 80097d0:	2800      	cmp	r0, #0
 80097d2:	d0be      	beq.n	8009752 <floor+0x42>
 80097d4:	2c00      	cmp	r4, #0
 80097d6:	da02      	bge.n	80097de <floor+0xce>
 80097d8:	2e14      	cmp	r6, #20
 80097da:	d103      	bne.n	80097e4 <floor+0xd4>
 80097dc:	3401      	adds	r4, #1
 80097de:	ea25 0508 	bic.w	r5, r5, r8
 80097e2:	e7b6      	b.n	8009752 <floor+0x42>
 80097e4:	2301      	movs	r3, #1
 80097e6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80097ea:	fa03 f606 	lsl.w	r6, r3, r6
 80097ee:	4435      	add	r5, r6
 80097f0:	42bd      	cmp	r5, r7
 80097f2:	bf38      	it	cc
 80097f4:	18e4      	addcc	r4, r4, r3
 80097f6:	e7f2      	b.n	80097de <floor+0xce>
 80097f8:	2500      	movs	r5, #0
 80097fa:	462c      	mov	r4, r5
 80097fc:	e7a9      	b.n	8009752 <floor+0x42>
 80097fe:	bf00      	nop
 8009800:	8800759c 	.word	0x8800759c
 8009804:	7e37e43c 	.word	0x7e37e43c
 8009808:	bff00000 	.word	0xbff00000
 800980c:	000fffff 	.word	0x000fffff

08009810 <scalbn>:
 8009810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009812:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8009816:	4604      	mov	r4, r0
 8009818:	460d      	mov	r5, r1
 800981a:	4617      	mov	r7, r2
 800981c:	460b      	mov	r3, r1
 800981e:	b996      	cbnz	r6, 8009846 <scalbn+0x36>
 8009820:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009824:	4303      	orrs	r3, r0
 8009826:	d039      	beq.n	800989c <scalbn+0x8c>
 8009828:	4b33      	ldr	r3, [pc, #204]	; (80098f8 <scalbn+0xe8>)
 800982a:	2200      	movs	r2, #0
 800982c:	f7f6 feb8 	bl	80005a0 <__aeabi_dmul>
 8009830:	4b32      	ldr	r3, [pc, #200]	; (80098fc <scalbn+0xec>)
 8009832:	4604      	mov	r4, r0
 8009834:	429f      	cmp	r7, r3
 8009836:	460d      	mov	r5, r1
 8009838:	da0f      	bge.n	800985a <scalbn+0x4a>
 800983a:	a32b      	add	r3, pc, #172	; (adr r3, 80098e8 <scalbn+0xd8>)
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	f7f6 feae 	bl	80005a0 <__aeabi_dmul>
 8009844:	e006      	b.n	8009854 <scalbn+0x44>
 8009846:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800984a:	4296      	cmp	r6, r2
 800984c:	d10a      	bne.n	8009864 <scalbn+0x54>
 800984e:	4602      	mov	r2, r0
 8009850:	f7f6 fcf0 	bl	8000234 <__adddf3>
 8009854:	4604      	mov	r4, r0
 8009856:	460d      	mov	r5, r1
 8009858:	e020      	b.n	800989c <scalbn+0x8c>
 800985a:	460b      	mov	r3, r1
 800985c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009860:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8009864:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8009868:	19b9      	adds	r1, r7, r6
 800986a:	4291      	cmp	r1, r2
 800986c:	dd0e      	ble.n	800988c <scalbn+0x7c>
 800986e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8009872:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8009876:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800987a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800987e:	4820      	ldr	r0, [pc, #128]	; (8009900 <scalbn+0xf0>)
 8009880:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8009884:	a31a      	add	r3, pc, #104	; (adr r3, 80098f0 <scalbn+0xe0>)
 8009886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800988a:	e7d9      	b.n	8009840 <scalbn+0x30>
 800988c:	2900      	cmp	r1, #0
 800988e:	dd08      	ble.n	80098a2 <scalbn+0x92>
 8009890:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009894:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009898:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800989c:	4620      	mov	r0, r4
 800989e:	4629      	mov	r1, r5
 80098a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098a2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80098a6:	da12      	bge.n	80098ce <scalbn+0xbe>
 80098a8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80098ac:	429f      	cmp	r7, r3
 80098ae:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80098b2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 80098b6:	dcdc      	bgt.n	8009872 <scalbn+0x62>
 80098b8:	a30b      	add	r3, pc, #44	; (adr r3, 80098e8 <scalbn+0xd8>)
 80098ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098be:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 80098c2:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 80098c6:	480f      	ldr	r0, [pc, #60]	; (8009904 <scalbn+0xf4>)
 80098c8:	f041 011f 	orr.w	r1, r1, #31
 80098cc:	e7b8      	b.n	8009840 <scalbn+0x30>
 80098ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80098d2:	3136      	adds	r1, #54	; 0x36
 80098d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80098d8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80098dc:	4620      	mov	r0, r4
 80098de:	4629      	mov	r1, r5
 80098e0:	2200      	movs	r2, #0
 80098e2:	4b09      	ldr	r3, [pc, #36]	; (8009908 <scalbn+0xf8>)
 80098e4:	e7ac      	b.n	8009840 <scalbn+0x30>
 80098e6:	bf00      	nop
 80098e8:	c2f8f359 	.word	0xc2f8f359
 80098ec:	01a56e1f 	.word	0x01a56e1f
 80098f0:	8800759c 	.word	0x8800759c
 80098f4:	7e37e43c 	.word	0x7e37e43c
 80098f8:	43500000 	.word	0x43500000
 80098fc:	ffff3cb0 	.word	0xffff3cb0
 8009900:	8800759c 	.word	0x8800759c
 8009904:	c2f8f359 	.word	0xc2f8f359
 8009908:	3c900000 	.word	0x3c900000

0800990c <_init>:
 800990c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990e:	bf00      	nop
 8009910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009912:	bc08      	pop	{r3}
 8009914:	469e      	mov	lr, r3
 8009916:	4770      	bx	lr

08009918 <_fini>:
 8009918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800991a:	bf00      	nop
 800991c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991e:	bc08      	pop	{r3}
 8009920:	469e      	mov	lr, r3
 8009922:	4770      	bx	lr
