<stg><name>simple_pipeline_ip</name>


<trans_list>

<trans id="500" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="32">
<![CDATA[
entry:0 %d_i_is_r_type = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_r_type"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32">
<![CDATA[
entry:1 %phi_ln16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln16"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %d_i_is_lui = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_lui"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %d_i_is_op_imm = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_op_imm"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %d_i_is_jal = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_jal"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %d_i_is_jalr = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_jalr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %d_i_is_branch = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_branch"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
entry:7 %d_i_is_store = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_store"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
entry:8 %d_i_is_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_is_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %nbi_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="nbi_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="20" op_0_bw="32">
<![CDATA[
entry:10 %d_i_imm = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_imm"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32">
<![CDATA[
entry:11 %d_i_type = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_type"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32">
<![CDATA[
entry:12 %d_i_rs2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_rs2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32">
<![CDATA[
entry:13 %d_i_rs1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_rs1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32">
<![CDATA[
entry:14 %d_i_func3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_func3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
entry:15 %d_i_rd = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_i_rd"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="32">
<![CDATA[
entry:16 %pc_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="32">
<![CDATA[
entry:17 %f_to_f_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_to_f_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="32">
<![CDATA[
entry:18 %f_from_e_target_pc = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_from_e_target_pc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:19 %spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln23"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_6, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_6, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:35 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc

]]></Node>
<StgValue><ssdm name="start_pc_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="32">
<![CDATA[
entry:37 %e_to_f_target_pc = trunc i32 %start_pc_read

]]></Node>
<StgValue><ssdm name="e_to_f_target_pc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:38 %store_ln7 = store i15 %e_to_f_target_pc, i15 %f_from_e_target_pc

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %store_ln20 = store i32 0, i32 %nbi_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
entry:40 %br_ln47 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:0 %reg_file_31 = phi i32 0, void %entry, i32 %reg_file_96, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_31"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:1 %reg_file_30 = phi i32 0, void %entry, i32 %reg_file_95, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_30"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:2 %reg_file_29 = phi i32 0, void %entry, i32 %reg_file_94, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_29"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:3 %reg_file_28 = phi i32 0, void %entry, i32 %reg_file_93, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_28"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:4 %reg_file_27 = phi i32 0, void %entry, i32 %reg_file_92, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_27"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:5 %reg_file_26 = phi i32 0, void %entry, i32 %reg_file_91, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_26"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:6 %reg_file_25 = phi i32 0, void %entry, i32 %reg_file_90, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_25"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:7 %reg_file_24 = phi i32 0, void %entry, i32 %reg_file_89, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_24"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:8 %reg_file_23 = phi i32 0, void %entry, i32 %reg_file_88, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_23"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:9 %reg_file_22 = phi i32 0, void %entry, i32 %reg_file_87, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_22"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:10 %reg_file_21 = phi i32 0, void %entry, i32 %reg_file_86, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_21"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:11 %reg_file_20 = phi i32 0, void %entry, i32 %reg_file_85, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_20"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:12 %reg_file_19 = phi i32 0, void %entry, i32 %reg_file_84, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_19"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:13 %reg_file_18 = phi i32 0, void %entry, i32 %reg_file_83, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_18"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:14 %reg_file_17 = phi i32 0, void %entry, i32 %reg_file_82, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_17"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:15 %reg_file_16 = phi i32 0, void %entry, i32 %reg_file_81, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_16"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:16 %reg_file_15 = phi i32 0, void %entry, i32 %reg_file_80, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_15"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:17 %reg_file_14 = phi i32 0, void %entry, i32 %reg_file_79, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_14"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:18 %reg_file_13 = phi i32 0, void %entry, i32 %reg_file_78, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:19 %reg_file_12 = phi i32 0, void %entry, i32 %reg_file_77, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_12"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:20 %reg_file_11 = phi i32 0, void %entry, i32 %reg_file_76, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_11"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:21 %reg_file_10 = phi i32 0, void %entry, i32 %reg_file_75, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_10"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:22 %reg_file_9 = phi i32 0, void %entry, i32 %reg_file_74, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_9"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:23 %reg_file_8 = phi i32 0, void %entry, i32 %reg_file_73, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:24 %reg_file_7 = phi i32 0, void %entry, i32 %reg_file_72, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:25 %reg_file_6 = phi i32 0, void %entry, i32 %reg_file_71, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_6"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:26 %reg_file_5 = phi i32 0, void %entry, i32 %reg_file_70, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:27 %reg_file_4 = phi i32 0, void %entry, i32 %reg_file_69, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:28 %reg_file_3 = phi i32 0, void %entry, i32 %reg_file_68, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:29 %reg_file_2 = phi i32 0, void %entry, i32 %reg_file_67, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:30 %reg_file_1 = phi i32 0, void %entry, i32 %reg_file_66, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
do.body:31 %reg_file = phi i32 0, void %entry, i32 %reg_file_65, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="reg_file"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
do.body:33 %e_to_e = phi i1 1, void %entry, i1 %e_to_e_1, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="e_to_e"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="20" op_0_bw="20">
<![CDATA[
do.body:41 %f_to_e_d_i_imm_7 = load i20 %d_i_imm

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5">
<![CDATA[
do.body:43 %f_to_e_d_i_rs2_2 = load i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs2_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5">
<![CDATA[
do.body:44 %f_to_e_d_i_rs1_2 = load i5 %d_i_rs1

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs1_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15">
<![CDATA[
do.body:48 %f_to_f_2 = load i15 %f_to_f_1

]]></Node>
<StgValue><ssdm name="f_to_f_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
do.body:49 %e_to_f_target_pc_4 = load i15 %f_from_e_target_pc

]]></Node>
<StgValue><ssdm name="e_to_f_target_pc_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
do.body:52 %pc = select i1 %e_to_e, i15 %e_to_f_target_pc_4, i15 %f_to_f_2

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="15">
<![CDATA[
do.body:54 %zext_ln8 = zext i15 %pc

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
do.body:55 %code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="code_ram_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="15">
<![CDATA[
do.body:56 %instruction = load i15 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:1 %d_i_is_r_type_load = load i1 %d_i_is_r_type

]]></Node>
<StgValue><ssdm name="d_i_is_r_type_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="5" op_18_bw="32" op_19_bw="5" op_20_bw="32" op_21_bw="5" op_22_bw="32" op_23_bw="5" op_24_bw="32" op_25_bw="5" op_26_bw="32" op_27_bw="5" op_28_bw="32" op_29_bw="5" op_30_bw="32" op_31_bw="5" op_32_bw="32" op_33_bw="5" op_34_bw="32" op_35_bw="5" op_36_bw="32" op_37_bw="5" op_38_bw="32" op_39_bw="5" op_40_bw="32" op_41_bw="5" op_42_bw="32" op_43_bw="5" op_44_bw="32" op_45_bw="5" op_46_bw="32" op_47_bw="5" op_48_bw="32" op_49_bw="5" op_50_bw="32" op_51_bw="5" op_52_bw="32" op_53_bw="5" op_54_bw="32" op_55_bw="5" op_56_bw="32" op_57_bw="5" op_58_bw="32" op_59_bw="5" op_60_bw="32" op_61_bw="5" op_62_bw="32" op_63_bw="5" op_64_bw="32" op_65_bw="32" op_66_bw="5">
<![CDATA[
if.else.i_ifconv:0 %rv1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file, i5 1, i32 %reg_file_1, i5 2, i32 %reg_file_2, i5 3, i32 %reg_file_3, i5 4, i32 %reg_file_4, i5 5, i32 %reg_file_5, i5 6, i32 %reg_file_6, i5 7, i32 %reg_file_7, i5 8, i32 %reg_file_8, i5 9, i32 %reg_file_9, i5 10, i32 %reg_file_10, i5 11, i32 %reg_file_11, i5 12, i32 %reg_file_12, i5 13, i32 %reg_file_13, i5 14, i32 %reg_file_14, i5 15, i32 %reg_file_15, i5 16, i32 %reg_file_16, i5 17, i32 %reg_file_17, i5 18, i32 %reg_file_18, i5 19, i32 %reg_file_19, i5 20, i32 %reg_file_20, i5 21, i32 %reg_file_21, i5 22, i32 %reg_file_22, i5 23, i32 %reg_file_23, i5 24, i32 %reg_file_24, i5 25, i32 %reg_file_25, i5 26, i32 %reg_file_26, i5 27, i32 %reg_file_27, i5 28, i32 %reg_file_28, i5 29, i32 %reg_file_29, i5 30, i32 %reg_file_30, i5 31, i32 %reg_file_31, i32 0, i5 %f_to_e_d_i_rs1_2

]]></Node>
<StgValue><ssdm name="rv1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="5" op_18_bw="32" op_19_bw="5" op_20_bw="32" op_21_bw="5" op_22_bw="32" op_23_bw="5" op_24_bw="32" op_25_bw="5" op_26_bw="32" op_27_bw="5" op_28_bw="32" op_29_bw="5" op_30_bw="32" op_31_bw="5" op_32_bw="32" op_33_bw="5" op_34_bw="32" op_35_bw="5" op_36_bw="32" op_37_bw="5" op_38_bw="32" op_39_bw="5" op_40_bw="32" op_41_bw="5" op_42_bw="32" op_43_bw="5" op_44_bw="32" op_45_bw="5" op_46_bw="32" op_47_bw="5" op_48_bw="32" op_49_bw="5" op_50_bw="32" op_51_bw="5" op_52_bw="32" op_53_bw="5" op_54_bw="32" op_55_bw="5" op_56_bw="32" op_57_bw="5" op_58_bw="32" op_59_bw="5" op_60_bw="32" op_61_bw="5" op_62_bw="32" op_63_bw="5" op_64_bw="32" op_65_bw="32" op_66_bw="5">
<![CDATA[
if.else.i_ifconv:1 %rv2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file, i5 1, i32 %reg_file_1, i5 2, i32 %reg_file_2, i5 3, i32 %reg_file_3, i5 4, i32 %reg_file_4, i5 5, i32 %reg_file_5, i5 6, i32 %reg_file_6, i5 7, i32 %reg_file_7, i5 8, i32 %reg_file_8, i5 9, i32 %reg_file_9, i5 10, i32 %reg_file_10, i5 11, i32 %reg_file_11, i5 12, i32 %reg_file_12, i5 13, i32 %reg_file_13, i5 14, i32 %reg_file_14, i5 15, i32 %reg_file_15, i5 16, i32 %reg_file_16, i5 17, i32 %reg_file_17, i5 18, i32 %reg_file_18, i5 19, i32 %reg_file_19, i5 20, i32 %reg_file_20, i5 21, i32 %reg_file_21, i5 22, i32 %reg_file_22, i5 23, i32 %reg_file_23, i5 24, i32 %reg_file_24, i5 25, i32 %reg_file_25, i5 26, i32 %reg_file_26, i5 27, i32 %reg_file_27, i5 28, i32 %reg_file_28, i5 29, i32 %reg_file_29, i5 30, i32 %reg_file_30, i5 31, i32 %reg_file_31, i32 0, i5 %f_to_e_d_i_rs2_2

]]></Node>
<StgValue><ssdm name="rv2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="20">
<![CDATA[
if.else.i_ifconv:21 %sext_ln30 = sext i20 %f_to_e_d_i_imm_7

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i_ifconv:22 %rs = select i1 %d_i_is_r_type_load, i32 %rv2, i32 %sext_ln30

]]></Node>
<StgValue><ssdm name="rs"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32">
<![CDATA[
if.else.i_ifconv:23 %shift = trunc i32 %rs

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.else.i_ifconv:24 %shift_1 = select i1 %d_i_is_r_type_load, i5 %shift, i5 %f_to_e_d_i_rs2_2

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
do.body:32 %f7_6 = phi i1 0, void %entry, i1 %tmp_6, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="f7_6"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1">
<![CDATA[
do.body:34 %d_i_is_lui_load = load i1 %d_i_is_lui

]]></Node>
<StgValue><ssdm name="d_i_is_lui_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1">
<![CDATA[
do.body:35 %d_i_is_op_imm_load = load i1 %d_i_is_op_imm

]]></Node>
<StgValue><ssdm name="d_i_is_op_imm_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1">
<![CDATA[
do.body:36 %d_i_is_jal_load = load i1 %d_i_is_jal

]]></Node>
<StgValue><ssdm name="d_i_is_jal_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1">
<![CDATA[
do.body:37 %d_i_is_jalr_load = load i1 %d_i_is_jalr

]]></Node>
<StgValue><ssdm name="d_i_is_jalr_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1">
<![CDATA[
do.body:38 %d_i_is_branch_load = load i1 %d_i_is_branch

]]></Node>
<StgValue><ssdm name="d_i_is_branch_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1">
<![CDATA[
do.body:39 %d_i_is_store_load = load i1 %d_i_is_store

]]></Node>
<StgValue><ssdm name="d_i_is_store_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1">
<![CDATA[
do.body:40 %d_i_is_load_load = load i1 %d_i_is_load

]]></Node>
<StgValue><ssdm name="d_i_is_load_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3">
<![CDATA[
do.body:42 %f_to_e_d_i_type_2 = load i3 %d_i_type

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_type_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3">
<![CDATA[
do.body:45 %f_to_e_d_i_func3_2 = load i3 %d_i_func3

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_func3_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="15">
<![CDATA[
do.body:47 %f_to_e_pc_1 = load i15 %pc_1

]]></Node>
<StgValue><ssdm name="f_to_e_pc_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="15">
<![CDATA[
do.body:56 %instruction = load i15 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:57 %f_to_e_d_i_opcode = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_opcode"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:58 %f_to_e_d_i_rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rd"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:59 %d_imm_inst_19_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="d_imm_inst_19_12"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:60 %f_to_e_d_i_func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_func3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:61 %f_to_e_d_i_rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:62 %f_to_e_d_i_rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rs2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:63 %f_to_e_d_i_is_load = icmp_eq  i5 %f_to_e_d_i_opcode, i5 0

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:64 %f_to_e_d_i_is_store = icmp_eq  i5 %f_to_e_d_i_opcode, i5 8

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_store"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:65 %f_to_e_d_i_is_branch = icmp_eq  i5 %f_to_e_d_i_opcode, i5 24

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_branch"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:66 %f_to_e_d_i_is_jalr = icmp_eq  i5 %f_to_e_d_i_opcode, i5 25

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_jalr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:67 %f_to_e_d_i_is_jal = icmp_eq  i5 %f_to_e_d_i_opcode, i5 27

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_jal"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:68 %f_to_e_d_i_is_lui = icmp_eq  i5 %f_to_e_d_i_opcode, i5 13

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_lui"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.body:69 %f_to_e_d_i_is_op_imm = icmp_eq  i5 %f_to_e_d_i_opcode, i5 4

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_op_imm"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:70 %opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="opch"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:71 %opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="opcl"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:72 %store_ln58 = store i1 %f_to_e_d_i_is_load, i1 %d_i_is_load

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:73 %store_ln58 = store i1 %f_to_e_d_i_is_store, i1 %d_i_is_store

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:74 %store_ln58 = store i1 %f_to_e_d_i_is_branch, i1 %d_i_is_branch

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:75 %store_ln58 = store i1 %f_to_e_d_i_is_jalr, i1 %d_i_is_jalr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:76 %store_ln58 = store i1 %f_to_e_d_i_is_jal, i1 %d_i_is_jal

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:77 %store_ln58 = store i1 %f_to_e_d_i_is_op_imm, i1 %d_i_is_op_imm

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body:78 %store_ln58 = store i1 %f_to_e_d_i_is_lui, i1 %d_i_is_lui

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:2 %icmp_ln34 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:3 %xor_ln34 = xor i1 %icmp_ln34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:4 %icmp_ln27 = icmp_eq  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:5 %icmp_ln28 = icmp_ne  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:6 %icmp_ln31 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:7 %icmp_ln32 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:8 %xor_ln32 = xor i1 %icmp_ln32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:9 %icmp_ln33 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:10 %icmp_ln26 = icmp_eq  i3 %f_to_e_d_i_func3_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:11 %icmp_ln26_1 = icmp_eq  i3 %f_to_e_d_i_func3_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln26_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:12 %icmp_ln26_2 = icmp_eq  i3 %f_to_e_d_i_func3_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln26_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:13 %icmp_ln26_3 = icmp_eq  i3 %f_to_e_d_i_func3_2, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln26_3"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:14 %icmp_ln26_4 = icmp_eq  i3 %f_to_e_d_i_func3_2, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln26_4"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:15 %icmp_ln26_5 = icmp_eq  i3 %f_to_e_d_i_func3_2, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln26_5"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:16 %icmp_ln26_6 = icmp_eq  i3 %f_to_e_d_i_func3_2, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln26_6"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:17 %or_ln26 = or i1 %icmp_ln26_5, i1 %icmp_ln26_6

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
if.else.i_ifconv:18 %sel_tmp8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln26, i1 %icmp_ln26_1, i1 %icmp_ln26_2, i1 %icmp_ln26_3, i1 %icmp_ln26_4, i1 %or_ln26

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="6" op_6_bw="1" op_7_bw="6" op_8_bw="1" op_9_bw="6" op_10_bw="1" op_11_bw="6" op_12_bw="1" op_13_bw="6" op_14_bw="1" op_15_bw="1" op_16_bw="6">
<![CDATA[
if.else.i_ifconv:19 %bcond = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.7i1.i1.i6, i6 32, i1 %icmp_ln33, i6 16, i1 %xor_ln32, i6 8, i1 %icmp_ln31, i6 4, i1 %icmp_ln28, i6 2, i1 %icmp_ln27, i6 1, i1 0, i6 0, i1 %xor_ln34, i1 0, i6 %sel_tmp8

]]></Node>
<StgValue><ssdm name="bcond"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:25 %result = and i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:26 %and_ln50 = and i1 %d_i_is_r_type_load, i1 %f7_6

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:27 %result_1 = sub i32 %rv1, i32 %rs

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:28 %result_2 = add i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i_ifconv:29 %result_3 = select i1 %and_ln50, i32 %result_1, i32 %result_2

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
if.else.i_ifconv:30 %zext_ln55 = zext i5 %shift_1

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:31 %result_4 = shl i32 %rv1, i32 %zext_ln55

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:32 %result_5 = icmp_slt  i32 %rv1, i32 %rs

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1">
<![CDATA[
if.else.i_ifconv:33 %zext_ln57 = zext i1 %result_5

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:34 %result_6 = icmp_ult  i32 %rv1, i32 %rs

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1">
<![CDATA[
if.else.i_ifconv:35 %zext_ln59 = zext i1 %result_6

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:36 %result_7 = xor i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:37 %result_8 = ashr i32 %rv1, i32 %zext_ln55

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:38 %result_9 = lshr i32 %rv1, i32 %zext_ln55

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i_ifconv:39 %result_10 = select i1 %f7_6, i32 %result_8, i32 %result_9

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:40 %result_11 = or i32 %rs, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
if.else.i_ifconv:41 %sel_tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln26, i1 %icmp_ln26_1, i1 %icmp_ln26_2, i1 %icmp_ln26_6, i1 %icmp_ln26_5, i1 %icmp_ln26_3, i1 %icmp_ln26_4

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="32" op_18_bw="7">
<![CDATA[
if.else.i_ifconv:42 %result_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i7, i7 64, i32 %result_11, i7 32, i32 %result_10, i7 16, i32 %result_7, i7 8, i32 %zext_ln59, i7 4, i32 %zext_ln57, i7 2, i32 %result_4, i7 1, i32 %result_3, i7 0, i32 %result, i32 0, i7 %sel_tmp

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
if.else.i_ifconv:43 %imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %f_to_e_d_i_imm_7, i12 0

]]></Node>
<StgValue><ssdm name="imm12"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.else.i_ifconv:44 %pc4 = shl i15 %f_to_e_pc_1, i15 2

]]></Node>
<StgValue><ssdm name="pc4"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.else.i_ifconv:45 %npc4 = add i15 %pc4, i15 4

]]></Node>
<StgValue><ssdm name="npc4"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:46 %result_14 = add i32 %rv1, i32 %sext_ln30

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="15">
<![CDATA[
if.else.i_ifconv:48 %zext_ln108 = zext i15 %pc4

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i_ifconv:49 %result_16 = add i32 %imm12, i32 %zext_ln108

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i_ifconv:50 %result_17 = select i1 %d_i_is_lui_load, i32 %imm12, i32 %result_16

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:52 %icmp_ln84 = icmp_eq  i3 %f_to_e_d_i_type_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:53 %icmp_ln84_1 = icmp_eq  i3 %f_to_e_d_i_type_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln84_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:54 %icmp_ln84_2 = icmp_eq  i3 %f_to_e_d_i_type_2, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln84_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:55 %icmp_ln84_3 = icmp_eq  i3 %f_to_e_d_i_type_2, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln84_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else.i_ifconv:56 %icmp_ln84_4 = icmp_eq  i3 %f_to_e_d_i_type_2, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln84_4"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:58 %sel_tmp26 = xor i1 %d_i_is_jalr_load, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:59 %sel_tmp27 = and i1 %icmp_ln84_4, i1 %sel_tmp26

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:32 %npc = add i15 %f_to_e_pc_1, i15 1

]]></Node>
<StgValue><ssdm name="npc"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:33 %trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %f_to_e_d_i_imm_7, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:34 %j_b_target_pc = add i15 %trunc_ln2, i15 %f_to_e_pc_1

]]></Node>
<StgValue><ssdm name="j_b_target_pc"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:36 %switch_ln130 = switch i3 %f_to_e_d_i_type_2, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i3 6, void %sw.bb19.i.i, i3 2, void %sw.bb8.i.i, i3 4, void %sw.bb11.i.i

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="f_to_e_d_i_type_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
sw.bb19.i.i:0 %br_ln148 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5">
<![CDATA[
do.body:46 %f_to_e_d_i_rd_2 = load i5 %d_i_rd

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_rd_2"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
do.body:50 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.body:51 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
do.body:53 %f_to_f = add i15 %pc, i15 1

]]></Node>
<StgValue><ssdm name="f_to_f"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
do.body:79 %switch_ln58 = switch i2 %opch, void %sw.bb5.i.i.i.i, i2 0, void %sw.bb.i.i.i.i, i2 1, void %sw.bb1.i.i.i.i, i2 2, void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="switch_ln58"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb1.i.i.i.i:0 %switch_ln17 = switch i3 %opcl, void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i40.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i.i, i3 4, void %sw.bb4.i52.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i52.i.i.i.i:0 %br_ln22 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i55.i.i.i.i:0 %br_ln23 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i40.i.i.i.i:0 %br_ln18 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb.i.i.i.i:0 %switch_ln4 = switch i3 %opcl, void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i70.i.i.i.i, i3 5, void %sw.bb5.i85.i.i.i.i, i3 4, void %sw.bb4.i82.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln4"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i82.i.i.i.i:0 %br_ln9 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i85.i.i.i.i:0 %br_ln10 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i70.i.i.i.i:0 %br_ln5 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb5.i.i.i.i:0 %switch_ln43 = switch i3 %opcl, void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i, i3 0, void %sw.bb.i.i.i.i.i, i3 1, void %sw.bb1.i.i.i.i.i, i3 3, void %sw.bb3.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln43"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i.i.i.i:0 %br_ln47 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.i.i.i.i:0 %br_ln45 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i.i.i.i:0 %br_ln44 = br void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:20 %taken_branch = and i1 %d_i_is_branch_load, i1 %bcond

]]></Node>
<StgValue><ssdm name="taken_branch"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="15">
<![CDATA[
if.else.i_ifconv:47 %zext_ln111 = zext i15 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i_ifconv:51 %result_18 = select i1 %d_i_is_op_imm_load, i32 %result_13, i32 0

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:57 %sel_tmp24 = and i1 %icmp_ln84_4, i1 %d_i_is_jalr_load

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:60 %sel_tmp28 = and i1 %sel_tmp27, i1 %d_i_is_load_load

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:61 %sel_tmp32 = xor i1 %d_i_is_load_load, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i_ifconv:62 %sel_tmp33 = and i1 %sel_tmp27, i1 %sel_tmp32

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
if.else.i_ifconv:63 %sel_tmp1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %icmp_ln84, i1 %icmp_ln84_1, i1 %icmp_ln84_2, i1 %icmp_ln84_3, i1 %sel_tmp24, i1 %sel_tmp28, i1 %sel_tmp33

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="7" op_6_bw="32" op_7_bw="7" op_8_bw="32" op_9_bw="7" op_10_bw="32" op_11_bw="7" op_12_bw="32" op_13_bw="7" op_14_bw="32" op_15_bw="7" op_16_bw="32" op_17_bw="32" op_18_bw="7">
<![CDATA[
if.else.i_ifconv:64 %result_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i7, i7 64, i32 %zext_ln111, i7 32, i32 %result_17, i7 16, i32 %result_14, i7 8, i32 %result_13, i7 4, i32 %zext_ln111, i7 2, i32 %result_14, i7 1, i32 %result_18, i7 0, i32 0, i32 0, i7 %sel_tmp1

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i_ifconv:65 %br_ln33 = br i1 %d_i_is_store_load, void %if.else34.i, void %if.then29.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else34.i:0 %br_ln35 = br i1 %d_i_is_load_load, void %if.end44.i, void %if.then38.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i_ifconv:2 %a2_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_19, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="a2_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="15">
<![CDATA[
if.then38.i_ifconv:3 %zext_ln169 = zext i15 %a2_1

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then38.i_ifconv:4 %data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="data_ram_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="15">
<![CDATA[
if.then38.i_ifconv:5 %w = load i15 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="3">
<![CDATA[
if.then29.i:0 %msize = trunc i3 %f_to_e_d_i_func3_2

]]></Node>
<StgValue><ssdm name="msize"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then29.i:1 %a1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_19, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="32">
<![CDATA[
if.then29.i:2 %rv2_0 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_0"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="32">
<![CDATA[
if.then29.i:3 %rv2_01 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_01"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then29.i:4 %switch_ln225 = switch i2 %msize, void %_Z9mem_storePi7ap_uintILi17EEiS0_ILi2EE.63.exit.i, i2 0, void %sw.bb.i83.i, i2 1, void %sw.bb4.i.i, i2 2, void %sw.bb6.i.i

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="15">
<![CDATA[
sw.bb6.i.i:0 %zext_ln233 = zext i15 %a1

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb6.i.i:1 %data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="data_ram_addr_2"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb6.i.i:2 %store_ln233 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr_2, i32 %rv2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="16">
<![CDATA[
sw.bb4.i.i:0 %zext_ln230 = zext i16 %rv2_01

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb4.i.i:1 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_19, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb4.i.i:2 %and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_3, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="2">
<![CDATA[
sw.bb4.i.i:3 %zext_ln230_1 = zext i2 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln230_1"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb4.i.i:4 %shl_ln230 = shl i4 3, i4 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="shl_ln230"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
sw.bb4.i.i:5 %shl_ln230_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln230_1"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="5">
<![CDATA[
sw.bb4.i.i:6 %zext_ln230_2 = zext i5 %shl_ln230_1

]]></Node>
<StgValue><ssdm name="zext_ln230_2"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i.i:7 %shl_ln230_2 = shl i32 %zext_ln230, i32 %zext_ln230_2

]]></Node>
<StgValue><ssdm name="shl_ln230_2"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="8">
<![CDATA[
sw.bb.i83.i:0 %zext_ln227 = zext i8 %rv2_0

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="32">
<![CDATA[
sw.bb.i83.i:1 %trunc_ln227 = trunc i32 %result_19

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="2">
<![CDATA[
sw.bb.i83.i:2 %zext_ln227_1 = zext i2 %trunc_ln227

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb.i83.i:3 %shl_ln227 = shl i4 1, i4 %zext_ln227_1

]]></Node>
<StgValue><ssdm name="shl_ln227"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
sw.bb.i83.i:4 %shl_ln227_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln227, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln227_1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="5">
<![CDATA[
sw.bb.i83.i:5 %zext_ln227_2 = zext i5 %shl_ln227_1

]]></Node>
<StgValue><ssdm name="zext_ln227_2"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i83.i:6 %shl_ln227_2 = shl i32 %zext_ln227, i32 %zext_ln227_2

]]></Node>
<StgValue><ssdm name="shl_ln227_2"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_jalr_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:35 %i_target_pc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_14, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="i_target_pc"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="f_to_e_d_i_type_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
sw.bb11.i.i:0 %select_ln141 = select i1 %bcond, i15 %j_b_target_pc, i15 %npc

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="f_to_e_d_i_type_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i.i:1 %br_ln142 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="f_to_e_d_i_type_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
sw.bb8.i.i:0 %select_ln135 = select i1 %d_i_is_jalr_load, i15 %i_target_pc, i15 %npc

]]></Node>
<StgValue><ssdm name="select_ln135"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="f_to_e_d_i_type_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
sw.bb8.i.i:1 %br_ln136 = br void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i:1 %or_ln40_1 = or i1 %taken_branch, i1 %d_i_is_jalr_load

]]></Node>
<StgValue><ssdm name="or_ln40_1"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i:2 %or_ln40 = or i1 %or_ln40_1, i1 %d_i_is_jal_load

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:0 %f_to_e_d_i_type = phi i3 6, void %sw.bb3.i.i.i.i.i, i3 2, void %sw.bb1.i.i.i.i.i, i3 4, void %sw.bb.i.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i.i, i3 1, void %sw.bb4.i52.i.i.i.i, i3 3, void %sw.bb.i40.i.i.i.i, i3 5, void %sw.bb5.i85.i.i.i.i, i3 2, void %sw.bb4.i82.i.i.i.i, i3 2, void %sw.bb.i70.i.i.i.i, i3 7, void %do.body, i3 7, void %sw.bb.i.i.i.i, i3 7, void %sw.bb1.i.i.i.i, i3 7, void %sw.bb5.i.i.i.i

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_type"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:2 %f_to_e_d_i_is_r_type = icmp_eq  i3 %f_to_e_d_i_type, i3 1

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_is_r_type"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:3 %d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31

]]></Node>
<StgValue><ssdm name="d_imm_inst_31"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:4 %d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="d_imm_inst_11_8"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:5 %d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7

]]></Node>
<StgValue><ssdm name="d_imm_inst_7"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:6 %store_ln35 = store i1 %f_to_e_d_i_is_r_type, i1 %d_i_is_r_type

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i:7 %switch_ln35 = switch i3 %f_to_e_d_i_type, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit, i3 6, void %sw.bb35.i.i.i, i3 5, void %sw.bb31.i.i.i, i3 2, void %sw.bb17.i.i.i, i3 3, void %sw.bb21.i.i.i, i3 4, void %sw.bb26.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i.i.i:0 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4">
<![CDATA[
sw.bb26.i.i.i:1 %f_to_e_d_i_imm_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_6"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="12">
<![CDATA[
sw.bb26.i.i.i:2 %sext_ln40 = sext i12 %f_to_e_d_i_imm_6

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i.i.i:3 %br_ln40 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i.i.i:0 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
sw.bb21.i.i.i:1 %f_to_e_d_i_imm_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %f_to_e_d_i_rd

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_4"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="12">
<![CDATA[
sw.bb21.i.i.i:2 %sext_ln39 = sext i12 %f_to_e_d_i_imm_4

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i.i.i:3 %br_ln39 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i.i.i:0 %f_to_e_d_i_imm_3 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_3"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="20" op_0_bw="12">
<![CDATA[
sw.bb17.i.i.i:1 %sext_ln38 = sext i12 %f_to_e_d_i_imm_3

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i.i.i:2 %br_ln38 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb31.i.i.i:0 %f_to_e_d_i_imm_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_2"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i.i.i:1 %br_ln41 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb35.i.i.i:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i.i.i:1 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10">
<![CDATA[
sw.bb35.i.i.i:2 %f_to_e_d_i_imm = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %d_imm_inst_19_12, i1 %tmp, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="f_to_e_d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
sw.bb35.i.i.i:3 %br_ln42 = br void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="32">
<![CDATA[
if.then38.i_ifconv:0 %a01 = trunc i32 %result_19

]]></Node>
<StgValue><ssdm name="a01"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then38.i_ifconv:1 %a1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_19, i32 1

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="15">
<![CDATA[
if.then38.i_ifconv:5 %w = load i15 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32">
<![CDATA[
if.then38.i_ifconv:6 %b0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i_ifconv:7 %b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="32">
<![CDATA[
if.then38.i_ifconv:8 %h0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i_ifconv:9 %b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i_ifconv:10 %b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i_ifconv:11 %h1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then38.i_ifconv:12 %icmp_ln182 = icmp_eq  i2 %a01, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then38.i_ifconv:13 %icmp_ln182_1 = icmp_eq  i2 %a01, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_1"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then38.i_ifconv:14 %icmp_ln182_2 = icmp_eq  i2 %a01, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln182_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
if.then38.i_ifconv:15 %sel_tmp2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln182, i1 %icmp_ln182_1, i1 %icmp_ln182_2

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="8" op_10_bw="3">
<![CDATA[
if.then38.i_ifconv:16 %b = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %b2, i3 2, i8 %b1, i3 1, i8 %b0, i3 0, i8 %b3, i8 0, i3 %sel_tmp2

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="8">
<![CDATA[
if.then38.i_ifconv:17 %sext_ln189 = sext i8 %b

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="8">
<![CDATA[
if.then38.i_ifconv:18 %zext_ln190 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then38.i_ifconv:19 %h = select i1 %a1_1, i16 %h1, i16 %h0

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="16">
<![CDATA[
if.then38.i_ifconv:20 %sext_ln193 = sext i16 %h

]]></Node>
<StgValue><ssdm name="sext_ln193"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="16">
<![CDATA[
if.then38.i_ifconv:21 %zext_ln194 = zext i16 %h

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then38.i_ifconv:22 %switch_ln195 = switch i3 %f_to_e_d_i_func3_2, void %sw.bb34.i.i, i3 0, void %sw.bb28.i.i, i3 1, void %sw.bb29.i.i, i3 2, void %sw.bb30.i.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %if.end44.i

]]></Node>
<StgValue><ssdm name="switch_ln195"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
<literal name="f_to_e_d_i_func3_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32.i.i:0 %br_ln205 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
<literal name="f_to_e_d_i_func3_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i.i:0 %br_ln203 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
<literal name="f_to_e_d_i_func3_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i:0 %br_ln201 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
<literal name="f_to_e_d_i_func3_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i.i:0 %br_ln199 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
<literal name="f_to_e_d_i_func3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
sw.bb28.i.i:0 %br_ln197 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
<literal name="f_to_e_d_i_func3_2" val="-1"/>
</and_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="0"/>
<literal name="d_i_is_load_load" val="1"/>
<literal name="f_to_e_d_i_func3_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34.i.i:0 %br_ln210 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb6.i.i:2 %store_ln233 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr_2, i32 %rv2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i.i:3 %br_ln234 = br void %_Z9mem_storePi7ap_uintILi17EEiS0_ILi2EE.63.exit.i

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="15">
<![CDATA[
sw.bb4.i.i:8 %zext_ln230_3 = zext i15 %a1

]]></Node>
<StgValue><ssdm name="zext_ln230_3"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb4.i.i:9 %data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln230_3

]]></Node>
<StgValue><ssdm name="data_ram_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb4.i.i:10 %store_ln230 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr_1, i32 %shl_ln230_2, i4 %shl_ln230

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="15">
<![CDATA[
sw.bb.i83.i:7 %zext_ln227_3 = zext i15 %a1

]]></Node>
<StgValue><ssdm name="zext_ln227_3"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i83.i:8 %data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln227_3

]]></Node>
<StgValue><ssdm name="data_ram_addr"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb.i83.i:9 %store_ln227 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln227_2, i4 %shl_ln227

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0" op_4_bw="15" op_5_bw="0" op_6_bw="15" op_7_bw="0">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i:0 %next_pc = phi i15 %j_b_target_pc, void %sw.bb19.i.i, i15 %select_ln141, void %sw.bb11.i.i, i15 %select_ln135, void %sw.bb8.i.i, i15 %npc, void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="next_pc"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i:3 %store_ln7 = store i15 %next_pc, i15 %f_from_e_target_pc

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0" op_10_bw="20" op_11_bw="0">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:0 %f_to_e_d_i_imm_5 = phi i20 %f_to_e_d_i_imm, void %sw.bb35.i.i.i, i20 %f_to_e_d_i_imm_2, void %sw.bb31.i.i.i, i20 %sext_ln40, void %sw.bb26.i.i.i, i20 %sext_ln39, void %sw.bb21.i.i.i, i20 %sext_ln38, void %sw.bb17.i.i.i, i20 0, void %_Z18decode_instructionjP21decoded_instruction_s.136.exit.i.i

]]></Node>
<StgValue><ssdm name="f_to_e_d_i_imm_5"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit:1 %br_ln21 = br i1 %e_to_e, void %if.else.i_ifconv, void %_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb4.i.i:10 %store_ln230 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr_1, i32 %shl_ln230_2, i4 %shl_ln230

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i.i:11 %br_ln231 = br void %_Z9mem_storePi7ap_uintILi17EEiS0_ILi2EE.63.exit.i

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb.i83.i:9 %store_ln227 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln227_2, i4 %shl_ln227

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i83.i:10 %br_ln228 = br void %_Z9mem_storePi7ap_uintILi17EEiS0_ILi2EE.63.exit.i

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="d_i_is_store_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
_Z9mem_storePi7ap_uintILi17EEiS0_ILi2EE.63.exit.i:0 %br_ln34 = br void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
if.end44.i:0 %result_24 = phi i32 %result_19, void %_Z9mem_storePi7ap_uintILi17EEiS0_ILi2EE.63.exit.i, i32 0, void %sw.bb34.i.i, i32 %zext_ln190, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i.i, i32 %sext_ln193, void %sw.bb29.i.i, i32 %sext_ln189, void %sw.bb28.i.i, i32 %result_19, void %if.else34.i, i32 %zext_ln194, void %if.then38.i_ifconv

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end44.i:1 %icmp_ln16 = icmp_eq  i5 %f_to_e_d_i_rd_2, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end44.i:2 %or_ln16 = or i1 %d_i_is_branch_load, i1 %d_i_is_store_load

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end44.i:3 %or_ln16_1 = or i1 %or_ln16, i1 %icmp_ln16

]]></Node>
<StgValue><ssdm name="or_ln16_1"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end44.i:4 %br_ln16 = br i1 %or_ln16_1, void %if.then.i.i, void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln19 = switch i5 %f_to_e_d_i_rd_2, void %arrayidx.i.i249.case.31, i5 0, void %arrayidx.i.i249.case.0, i5 1, void %arrayidx.i.i249.case.1, i5 2, void %arrayidx.i.i249.case.2, i5 3, void %arrayidx.i.i249.case.3, i5 4, void %arrayidx.i.i249.case.4, i5 5, void %arrayidx.i.i249.case.5, i5 6, void %arrayidx.i.i249.case.6, i5 7, void %arrayidx.i.i249.case.7, i5 8, void %arrayidx.i.i249.case.8, i5 9, void %arrayidx.i.i249.case.9, i5 10, void %arrayidx.i.i249.case.10, i5 11, void %arrayidx.i.i249.case.11, i5 12, void %arrayidx.i.i249.case.12, i5 13, void %arrayidx.i.i249.case.13, i5 14, void %arrayidx.i.i249.case.14, i5 15, void %arrayidx.i.i249.case.15, i5 16, void %arrayidx.i.i249.case.16, i5 17, void %arrayidx.i.i249.case.17, i5 18, void %arrayidx.i.i249.case.18, i5 19, void %arrayidx.i.i249.case.19, i5 20, void %arrayidx.i.i249.case.20, i5 21, void %arrayidx.i.i249.case.21, i5 22, void %arrayidx.i.i249.case.22, i5 23, void %arrayidx.i.i249.case.23, i5 24, void %arrayidx.i.i249.case.24, i5 25, void %arrayidx.i.i249.case.25, i5 26, void %arrayidx.i.i249.case.26, i5 27, void %arrayidx.i.i249.case.27, i5 28, void %arrayidx.i.i249.case.28, i5 29, void %arrayidx.i.i249.case.29, i5 30, void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.29:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.28:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.27:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.26:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.25:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.24:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.23:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.22:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.21:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.20:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.19:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.18:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.17:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.16:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.15:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.14:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.13:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.12:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.11:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.10:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.9:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.8:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.7:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.6:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.5:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.4:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.3:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.2:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.1:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.0:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
<literal name="or_ln16_1" val="0"/>
<literal name="f_to_e_d_i_rd_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i249.case.31:0 %br_ln19 = br void %_Z9write_reg21decoded_instruction_sPii.39.exit.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:0 %reg_file_64 = phi i32 %result_24, void %arrayidx.i.i249.case.31, i32 %reg_file_31, void %arrayidx.i.i249.case.29, i32 %reg_file_31, void %arrayidx.i.i249.case.28, i32 %reg_file_31, void %arrayidx.i.i249.case.27, i32 %reg_file_31, void %arrayidx.i.i249.case.26, i32 %reg_file_31, void %arrayidx.i.i249.case.25, i32 %reg_file_31, void %arrayidx.i.i249.case.24, i32 %reg_file_31, void %arrayidx.i.i249.case.23, i32 %reg_file_31, void %arrayidx.i.i249.case.22, i32 %reg_file_31, void %arrayidx.i.i249.case.21, i32 %reg_file_31, void %arrayidx.i.i249.case.20, i32 %reg_file_31, void %arrayidx.i.i249.case.19, i32 %reg_file_31, void %arrayidx.i.i249.case.18, i32 %reg_file_31, void %arrayidx.i.i249.case.17, i32 %reg_file_31, void %arrayidx.i.i249.case.16, i32 %reg_file_31, void %arrayidx.i.i249.case.15, i32 %reg_file_31, void %arrayidx.i.i249.case.14, i32 %reg_file_31, void %arrayidx.i.i249.case.13, i32 %reg_file_31, void %arrayidx.i.i249.case.12, i32 %reg_file_31, void %arrayidx.i.i249.case.11, i32 %reg_file_31, void %arrayidx.i.i249.case.10, i32 %reg_file_31, void %arrayidx.i.i249.case.9, i32 %reg_file_31, void %arrayidx.i.i249.case.8, i32 %reg_file_31, void %arrayidx.i.i249.case.7, i32 %reg_file_31, void %arrayidx.i.i249.case.6, i32 %reg_file_31, void %arrayidx.i.i249.case.5, i32 %reg_file_31, void %arrayidx.i.i249.case.4, i32 %reg_file_31, void %arrayidx.i.i249.case.3, i32 %reg_file_31, void %arrayidx.i.i249.case.2, i32 %reg_file_31, void %arrayidx.i.i249.case.1, i32 %reg_file_31, void %arrayidx.i.i249.case.0, i32 %reg_file_31, void %if.end44.i, i32 %reg_file_31, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_64"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:1 %reg_file_63 = phi i32 %reg_file_30, void %arrayidx.i.i249.case.31, i32 %reg_file_30, void %arrayidx.i.i249.case.29, i32 %reg_file_30, void %arrayidx.i.i249.case.28, i32 %reg_file_30, void %arrayidx.i.i249.case.27, i32 %reg_file_30, void %arrayidx.i.i249.case.26, i32 %reg_file_30, void %arrayidx.i.i249.case.25, i32 %reg_file_30, void %arrayidx.i.i249.case.24, i32 %reg_file_30, void %arrayidx.i.i249.case.23, i32 %reg_file_30, void %arrayidx.i.i249.case.22, i32 %reg_file_30, void %arrayidx.i.i249.case.21, i32 %reg_file_30, void %arrayidx.i.i249.case.20, i32 %reg_file_30, void %arrayidx.i.i249.case.19, i32 %reg_file_30, void %arrayidx.i.i249.case.18, i32 %reg_file_30, void %arrayidx.i.i249.case.17, i32 %reg_file_30, void %arrayidx.i.i249.case.16, i32 %reg_file_30, void %arrayidx.i.i249.case.15, i32 %reg_file_30, void %arrayidx.i.i249.case.14, i32 %reg_file_30, void %arrayidx.i.i249.case.13, i32 %reg_file_30, void %arrayidx.i.i249.case.12, i32 %reg_file_30, void %arrayidx.i.i249.case.11, i32 %reg_file_30, void %arrayidx.i.i249.case.10, i32 %reg_file_30, void %arrayidx.i.i249.case.9, i32 %reg_file_30, void %arrayidx.i.i249.case.8, i32 %reg_file_30, void %arrayidx.i.i249.case.7, i32 %reg_file_30, void %arrayidx.i.i249.case.6, i32 %reg_file_30, void %arrayidx.i.i249.case.5, i32 %reg_file_30, void %arrayidx.i.i249.case.4, i32 %reg_file_30, void %arrayidx.i.i249.case.3, i32 %reg_file_30, void %arrayidx.i.i249.case.2, i32 %reg_file_30, void %arrayidx.i.i249.case.1, i32 %reg_file_30, void %arrayidx.i.i249.case.0, i32 %reg_file_30, void %if.end44.i, i32 %result_24, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_63"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:2 %reg_file_62 = phi i32 %reg_file_29, void %arrayidx.i.i249.case.31, i32 %result_24, void %arrayidx.i.i249.case.29, i32 %reg_file_29, void %arrayidx.i.i249.case.28, i32 %reg_file_29, void %arrayidx.i.i249.case.27, i32 %reg_file_29, void %arrayidx.i.i249.case.26, i32 %reg_file_29, void %arrayidx.i.i249.case.25, i32 %reg_file_29, void %arrayidx.i.i249.case.24, i32 %reg_file_29, void %arrayidx.i.i249.case.23, i32 %reg_file_29, void %arrayidx.i.i249.case.22, i32 %reg_file_29, void %arrayidx.i.i249.case.21, i32 %reg_file_29, void %arrayidx.i.i249.case.20, i32 %reg_file_29, void %arrayidx.i.i249.case.19, i32 %reg_file_29, void %arrayidx.i.i249.case.18, i32 %reg_file_29, void %arrayidx.i.i249.case.17, i32 %reg_file_29, void %arrayidx.i.i249.case.16, i32 %reg_file_29, void %arrayidx.i.i249.case.15, i32 %reg_file_29, void %arrayidx.i.i249.case.14, i32 %reg_file_29, void %arrayidx.i.i249.case.13, i32 %reg_file_29, void %arrayidx.i.i249.case.12, i32 %reg_file_29, void %arrayidx.i.i249.case.11, i32 %reg_file_29, void %arrayidx.i.i249.case.10, i32 %reg_file_29, void %arrayidx.i.i249.case.9, i32 %reg_file_29, void %arrayidx.i.i249.case.8, i32 %reg_file_29, void %arrayidx.i.i249.case.7, i32 %reg_file_29, void %arrayidx.i.i249.case.6, i32 %reg_file_29, void %arrayidx.i.i249.case.5, i32 %reg_file_29, void %arrayidx.i.i249.case.4, i32 %reg_file_29, void %arrayidx.i.i249.case.3, i32 %reg_file_29, void %arrayidx.i.i249.case.2, i32 %reg_file_29, void %arrayidx.i.i249.case.1, i32 %reg_file_29, void %arrayidx.i.i249.case.0, i32 %reg_file_29, void %if.end44.i, i32 %reg_file_29, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_62"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:3 %reg_file_61 = phi i32 %reg_file_28, void %arrayidx.i.i249.case.31, i32 %reg_file_28, void %arrayidx.i.i249.case.29, i32 %result_24, void %arrayidx.i.i249.case.28, i32 %reg_file_28, void %arrayidx.i.i249.case.27, i32 %reg_file_28, void %arrayidx.i.i249.case.26, i32 %reg_file_28, void %arrayidx.i.i249.case.25, i32 %reg_file_28, void %arrayidx.i.i249.case.24, i32 %reg_file_28, void %arrayidx.i.i249.case.23, i32 %reg_file_28, void %arrayidx.i.i249.case.22, i32 %reg_file_28, void %arrayidx.i.i249.case.21, i32 %reg_file_28, void %arrayidx.i.i249.case.20, i32 %reg_file_28, void %arrayidx.i.i249.case.19, i32 %reg_file_28, void %arrayidx.i.i249.case.18, i32 %reg_file_28, void %arrayidx.i.i249.case.17, i32 %reg_file_28, void %arrayidx.i.i249.case.16, i32 %reg_file_28, void %arrayidx.i.i249.case.15, i32 %reg_file_28, void %arrayidx.i.i249.case.14, i32 %reg_file_28, void %arrayidx.i.i249.case.13, i32 %reg_file_28, void %arrayidx.i.i249.case.12, i32 %reg_file_28, void %arrayidx.i.i249.case.11, i32 %reg_file_28, void %arrayidx.i.i249.case.10, i32 %reg_file_28, void %arrayidx.i.i249.case.9, i32 %reg_file_28, void %arrayidx.i.i249.case.8, i32 %reg_file_28, void %arrayidx.i.i249.case.7, i32 %reg_file_28, void %arrayidx.i.i249.case.6, i32 %reg_file_28, void %arrayidx.i.i249.case.5, i32 %reg_file_28, void %arrayidx.i.i249.case.4, i32 %reg_file_28, void %arrayidx.i.i249.case.3, i32 %reg_file_28, void %arrayidx.i.i249.case.2, i32 %reg_file_28, void %arrayidx.i.i249.case.1, i32 %reg_file_28, void %arrayidx.i.i249.case.0, i32 %reg_file_28, void %if.end44.i, i32 %reg_file_28, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_61"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:4 %reg_file_60 = phi i32 %reg_file_27, void %arrayidx.i.i249.case.31, i32 %reg_file_27, void %arrayidx.i.i249.case.29, i32 %reg_file_27, void %arrayidx.i.i249.case.28, i32 %result_24, void %arrayidx.i.i249.case.27, i32 %reg_file_27, void %arrayidx.i.i249.case.26, i32 %reg_file_27, void %arrayidx.i.i249.case.25, i32 %reg_file_27, void %arrayidx.i.i249.case.24, i32 %reg_file_27, void %arrayidx.i.i249.case.23, i32 %reg_file_27, void %arrayidx.i.i249.case.22, i32 %reg_file_27, void %arrayidx.i.i249.case.21, i32 %reg_file_27, void %arrayidx.i.i249.case.20, i32 %reg_file_27, void %arrayidx.i.i249.case.19, i32 %reg_file_27, void %arrayidx.i.i249.case.18, i32 %reg_file_27, void %arrayidx.i.i249.case.17, i32 %reg_file_27, void %arrayidx.i.i249.case.16, i32 %reg_file_27, void %arrayidx.i.i249.case.15, i32 %reg_file_27, void %arrayidx.i.i249.case.14, i32 %reg_file_27, void %arrayidx.i.i249.case.13, i32 %reg_file_27, void %arrayidx.i.i249.case.12, i32 %reg_file_27, void %arrayidx.i.i249.case.11, i32 %reg_file_27, void %arrayidx.i.i249.case.10, i32 %reg_file_27, void %arrayidx.i.i249.case.9, i32 %reg_file_27, void %arrayidx.i.i249.case.8, i32 %reg_file_27, void %arrayidx.i.i249.case.7, i32 %reg_file_27, void %arrayidx.i.i249.case.6, i32 %reg_file_27, void %arrayidx.i.i249.case.5, i32 %reg_file_27, void %arrayidx.i.i249.case.4, i32 %reg_file_27, void %arrayidx.i.i249.case.3, i32 %reg_file_27, void %arrayidx.i.i249.case.2, i32 %reg_file_27, void %arrayidx.i.i249.case.1, i32 %reg_file_27, void %arrayidx.i.i249.case.0, i32 %reg_file_27, void %if.end44.i, i32 %reg_file_27, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_60"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:5 %reg_file_59 = phi i32 %reg_file_26, void %arrayidx.i.i249.case.31, i32 %reg_file_26, void %arrayidx.i.i249.case.29, i32 %reg_file_26, void %arrayidx.i.i249.case.28, i32 %reg_file_26, void %arrayidx.i.i249.case.27, i32 %result_24, void %arrayidx.i.i249.case.26, i32 %reg_file_26, void %arrayidx.i.i249.case.25, i32 %reg_file_26, void %arrayidx.i.i249.case.24, i32 %reg_file_26, void %arrayidx.i.i249.case.23, i32 %reg_file_26, void %arrayidx.i.i249.case.22, i32 %reg_file_26, void %arrayidx.i.i249.case.21, i32 %reg_file_26, void %arrayidx.i.i249.case.20, i32 %reg_file_26, void %arrayidx.i.i249.case.19, i32 %reg_file_26, void %arrayidx.i.i249.case.18, i32 %reg_file_26, void %arrayidx.i.i249.case.17, i32 %reg_file_26, void %arrayidx.i.i249.case.16, i32 %reg_file_26, void %arrayidx.i.i249.case.15, i32 %reg_file_26, void %arrayidx.i.i249.case.14, i32 %reg_file_26, void %arrayidx.i.i249.case.13, i32 %reg_file_26, void %arrayidx.i.i249.case.12, i32 %reg_file_26, void %arrayidx.i.i249.case.11, i32 %reg_file_26, void %arrayidx.i.i249.case.10, i32 %reg_file_26, void %arrayidx.i.i249.case.9, i32 %reg_file_26, void %arrayidx.i.i249.case.8, i32 %reg_file_26, void %arrayidx.i.i249.case.7, i32 %reg_file_26, void %arrayidx.i.i249.case.6, i32 %reg_file_26, void %arrayidx.i.i249.case.5, i32 %reg_file_26, void %arrayidx.i.i249.case.4, i32 %reg_file_26, void %arrayidx.i.i249.case.3, i32 %reg_file_26, void %arrayidx.i.i249.case.2, i32 %reg_file_26, void %arrayidx.i.i249.case.1, i32 %reg_file_26, void %arrayidx.i.i249.case.0, i32 %reg_file_26, void %if.end44.i, i32 %reg_file_26, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_59"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:6 %reg_file_58 = phi i32 %reg_file_25, void %arrayidx.i.i249.case.31, i32 %reg_file_25, void %arrayidx.i.i249.case.29, i32 %reg_file_25, void %arrayidx.i.i249.case.28, i32 %reg_file_25, void %arrayidx.i.i249.case.27, i32 %reg_file_25, void %arrayidx.i.i249.case.26, i32 %result_24, void %arrayidx.i.i249.case.25, i32 %reg_file_25, void %arrayidx.i.i249.case.24, i32 %reg_file_25, void %arrayidx.i.i249.case.23, i32 %reg_file_25, void %arrayidx.i.i249.case.22, i32 %reg_file_25, void %arrayidx.i.i249.case.21, i32 %reg_file_25, void %arrayidx.i.i249.case.20, i32 %reg_file_25, void %arrayidx.i.i249.case.19, i32 %reg_file_25, void %arrayidx.i.i249.case.18, i32 %reg_file_25, void %arrayidx.i.i249.case.17, i32 %reg_file_25, void %arrayidx.i.i249.case.16, i32 %reg_file_25, void %arrayidx.i.i249.case.15, i32 %reg_file_25, void %arrayidx.i.i249.case.14, i32 %reg_file_25, void %arrayidx.i.i249.case.13, i32 %reg_file_25, void %arrayidx.i.i249.case.12, i32 %reg_file_25, void %arrayidx.i.i249.case.11, i32 %reg_file_25, void %arrayidx.i.i249.case.10, i32 %reg_file_25, void %arrayidx.i.i249.case.9, i32 %reg_file_25, void %arrayidx.i.i249.case.8, i32 %reg_file_25, void %arrayidx.i.i249.case.7, i32 %reg_file_25, void %arrayidx.i.i249.case.6, i32 %reg_file_25, void %arrayidx.i.i249.case.5, i32 %reg_file_25, void %arrayidx.i.i249.case.4, i32 %reg_file_25, void %arrayidx.i.i249.case.3, i32 %reg_file_25, void %arrayidx.i.i249.case.2, i32 %reg_file_25, void %arrayidx.i.i249.case.1, i32 %reg_file_25, void %arrayidx.i.i249.case.0, i32 %reg_file_25, void %if.end44.i, i32 %reg_file_25, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_58"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:7 %reg_file_57 = phi i32 %reg_file_24, void %arrayidx.i.i249.case.31, i32 %reg_file_24, void %arrayidx.i.i249.case.29, i32 %reg_file_24, void %arrayidx.i.i249.case.28, i32 %reg_file_24, void %arrayidx.i.i249.case.27, i32 %reg_file_24, void %arrayidx.i.i249.case.26, i32 %reg_file_24, void %arrayidx.i.i249.case.25, i32 %result_24, void %arrayidx.i.i249.case.24, i32 %reg_file_24, void %arrayidx.i.i249.case.23, i32 %reg_file_24, void %arrayidx.i.i249.case.22, i32 %reg_file_24, void %arrayidx.i.i249.case.21, i32 %reg_file_24, void %arrayidx.i.i249.case.20, i32 %reg_file_24, void %arrayidx.i.i249.case.19, i32 %reg_file_24, void %arrayidx.i.i249.case.18, i32 %reg_file_24, void %arrayidx.i.i249.case.17, i32 %reg_file_24, void %arrayidx.i.i249.case.16, i32 %reg_file_24, void %arrayidx.i.i249.case.15, i32 %reg_file_24, void %arrayidx.i.i249.case.14, i32 %reg_file_24, void %arrayidx.i.i249.case.13, i32 %reg_file_24, void %arrayidx.i.i249.case.12, i32 %reg_file_24, void %arrayidx.i.i249.case.11, i32 %reg_file_24, void %arrayidx.i.i249.case.10, i32 %reg_file_24, void %arrayidx.i.i249.case.9, i32 %reg_file_24, void %arrayidx.i.i249.case.8, i32 %reg_file_24, void %arrayidx.i.i249.case.7, i32 %reg_file_24, void %arrayidx.i.i249.case.6, i32 %reg_file_24, void %arrayidx.i.i249.case.5, i32 %reg_file_24, void %arrayidx.i.i249.case.4, i32 %reg_file_24, void %arrayidx.i.i249.case.3, i32 %reg_file_24, void %arrayidx.i.i249.case.2, i32 %reg_file_24, void %arrayidx.i.i249.case.1, i32 %reg_file_24, void %arrayidx.i.i249.case.0, i32 %reg_file_24, void %if.end44.i, i32 %reg_file_24, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_57"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:8 %reg_file_56 = phi i32 %reg_file_23, void %arrayidx.i.i249.case.31, i32 %reg_file_23, void %arrayidx.i.i249.case.29, i32 %reg_file_23, void %arrayidx.i.i249.case.28, i32 %reg_file_23, void %arrayidx.i.i249.case.27, i32 %reg_file_23, void %arrayidx.i.i249.case.26, i32 %reg_file_23, void %arrayidx.i.i249.case.25, i32 %reg_file_23, void %arrayidx.i.i249.case.24, i32 %result_24, void %arrayidx.i.i249.case.23, i32 %reg_file_23, void %arrayidx.i.i249.case.22, i32 %reg_file_23, void %arrayidx.i.i249.case.21, i32 %reg_file_23, void %arrayidx.i.i249.case.20, i32 %reg_file_23, void %arrayidx.i.i249.case.19, i32 %reg_file_23, void %arrayidx.i.i249.case.18, i32 %reg_file_23, void %arrayidx.i.i249.case.17, i32 %reg_file_23, void %arrayidx.i.i249.case.16, i32 %reg_file_23, void %arrayidx.i.i249.case.15, i32 %reg_file_23, void %arrayidx.i.i249.case.14, i32 %reg_file_23, void %arrayidx.i.i249.case.13, i32 %reg_file_23, void %arrayidx.i.i249.case.12, i32 %reg_file_23, void %arrayidx.i.i249.case.11, i32 %reg_file_23, void %arrayidx.i.i249.case.10, i32 %reg_file_23, void %arrayidx.i.i249.case.9, i32 %reg_file_23, void %arrayidx.i.i249.case.8, i32 %reg_file_23, void %arrayidx.i.i249.case.7, i32 %reg_file_23, void %arrayidx.i.i249.case.6, i32 %reg_file_23, void %arrayidx.i.i249.case.5, i32 %reg_file_23, void %arrayidx.i.i249.case.4, i32 %reg_file_23, void %arrayidx.i.i249.case.3, i32 %reg_file_23, void %arrayidx.i.i249.case.2, i32 %reg_file_23, void %arrayidx.i.i249.case.1, i32 %reg_file_23, void %arrayidx.i.i249.case.0, i32 %reg_file_23, void %if.end44.i, i32 %reg_file_23, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_56"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:9 %reg_file_55 = phi i32 %reg_file_22, void %arrayidx.i.i249.case.31, i32 %reg_file_22, void %arrayidx.i.i249.case.29, i32 %reg_file_22, void %arrayidx.i.i249.case.28, i32 %reg_file_22, void %arrayidx.i.i249.case.27, i32 %reg_file_22, void %arrayidx.i.i249.case.26, i32 %reg_file_22, void %arrayidx.i.i249.case.25, i32 %reg_file_22, void %arrayidx.i.i249.case.24, i32 %reg_file_22, void %arrayidx.i.i249.case.23, i32 %result_24, void %arrayidx.i.i249.case.22, i32 %reg_file_22, void %arrayidx.i.i249.case.21, i32 %reg_file_22, void %arrayidx.i.i249.case.20, i32 %reg_file_22, void %arrayidx.i.i249.case.19, i32 %reg_file_22, void %arrayidx.i.i249.case.18, i32 %reg_file_22, void %arrayidx.i.i249.case.17, i32 %reg_file_22, void %arrayidx.i.i249.case.16, i32 %reg_file_22, void %arrayidx.i.i249.case.15, i32 %reg_file_22, void %arrayidx.i.i249.case.14, i32 %reg_file_22, void %arrayidx.i.i249.case.13, i32 %reg_file_22, void %arrayidx.i.i249.case.12, i32 %reg_file_22, void %arrayidx.i.i249.case.11, i32 %reg_file_22, void %arrayidx.i.i249.case.10, i32 %reg_file_22, void %arrayidx.i.i249.case.9, i32 %reg_file_22, void %arrayidx.i.i249.case.8, i32 %reg_file_22, void %arrayidx.i.i249.case.7, i32 %reg_file_22, void %arrayidx.i.i249.case.6, i32 %reg_file_22, void %arrayidx.i.i249.case.5, i32 %reg_file_22, void %arrayidx.i.i249.case.4, i32 %reg_file_22, void %arrayidx.i.i249.case.3, i32 %reg_file_22, void %arrayidx.i.i249.case.2, i32 %reg_file_22, void %arrayidx.i.i249.case.1, i32 %reg_file_22, void %arrayidx.i.i249.case.0, i32 %reg_file_22, void %if.end44.i, i32 %reg_file_22, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_55"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:10 %reg_file_54 = phi i32 %reg_file_21, void %arrayidx.i.i249.case.31, i32 %reg_file_21, void %arrayidx.i.i249.case.29, i32 %reg_file_21, void %arrayidx.i.i249.case.28, i32 %reg_file_21, void %arrayidx.i.i249.case.27, i32 %reg_file_21, void %arrayidx.i.i249.case.26, i32 %reg_file_21, void %arrayidx.i.i249.case.25, i32 %reg_file_21, void %arrayidx.i.i249.case.24, i32 %reg_file_21, void %arrayidx.i.i249.case.23, i32 %reg_file_21, void %arrayidx.i.i249.case.22, i32 %result_24, void %arrayidx.i.i249.case.21, i32 %reg_file_21, void %arrayidx.i.i249.case.20, i32 %reg_file_21, void %arrayidx.i.i249.case.19, i32 %reg_file_21, void %arrayidx.i.i249.case.18, i32 %reg_file_21, void %arrayidx.i.i249.case.17, i32 %reg_file_21, void %arrayidx.i.i249.case.16, i32 %reg_file_21, void %arrayidx.i.i249.case.15, i32 %reg_file_21, void %arrayidx.i.i249.case.14, i32 %reg_file_21, void %arrayidx.i.i249.case.13, i32 %reg_file_21, void %arrayidx.i.i249.case.12, i32 %reg_file_21, void %arrayidx.i.i249.case.11, i32 %reg_file_21, void %arrayidx.i.i249.case.10, i32 %reg_file_21, void %arrayidx.i.i249.case.9, i32 %reg_file_21, void %arrayidx.i.i249.case.8, i32 %reg_file_21, void %arrayidx.i.i249.case.7, i32 %reg_file_21, void %arrayidx.i.i249.case.6, i32 %reg_file_21, void %arrayidx.i.i249.case.5, i32 %reg_file_21, void %arrayidx.i.i249.case.4, i32 %reg_file_21, void %arrayidx.i.i249.case.3, i32 %reg_file_21, void %arrayidx.i.i249.case.2, i32 %reg_file_21, void %arrayidx.i.i249.case.1, i32 %reg_file_21, void %arrayidx.i.i249.case.0, i32 %reg_file_21, void %if.end44.i, i32 %reg_file_21, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_54"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:11 %reg_file_53 = phi i32 %reg_file_20, void %arrayidx.i.i249.case.31, i32 %reg_file_20, void %arrayidx.i.i249.case.29, i32 %reg_file_20, void %arrayidx.i.i249.case.28, i32 %reg_file_20, void %arrayidx.i.i249.case.27, i32 %reg_file_20, void %arrayidx.i.i249.case.26, i32 %reg_file_20, void %arrayidx.i.i249.case.25, i32 %reg_file_20, void %arrayidx.i.i249.case.24, i32 %reg_file_20, void %arrayidx.i.i249.case.23, i32 %reg_file_20, void %arrayidx.i.i249.case.22, i32 %reg_file_20, void %arrayidx.i.i249.case.21, i32 %result_24, void %arrayidx.i.i249.case.20, i32 %reg_file_20, void %arrayidx.i.i249.case.19, i32 %reg_file_20, void %arrayidx.i.i249.case.18, i32 %reg_file_20, void %arrayidx.i.i249.case.17, i32 %reg_file_20, void %arrayidx.i.i249.case.16, i32 %reg_file_20, void %arrayidx.i.i249.case.15, i32 %reg_file_20, void %arrayidx.i.i249.case.14, i32 %reg_file_20, void %arrayidx.i.i249.case.13, i32 %reg_file_20, void %arrayidx.i.i249.case.12, i32 %reg_file_20, void %arrayidx.i.i249.case.11, i32 %reg_file_20, void %arrayidx.i.i249.case.10, i32 %reg_file_20, void %arrayidx.i.i249.case.9, i32 %reg_file_20, void %arrayidx.i.i249.case.8, i32 %reg_file_20, void %arrayidx.i.i249.case.7, i32 %reg_file_20, void %arrayidx.i.i249.case.6, i32 %reg_file_20, void %arrayidx.i.i249.case.5, i32 %reg_file_20, void %arrayidx.i.i249.case.4, i32 %reg_file_20, void %arrayidx.i.i249.case.3, i32 %reg_file_20, void %arrayidx.i.i249.case.2, i32 %reg_file_20, void %arrayidx.i.i249.case.1, i32 %reg_file_20, void %arrayidx.i.i249.case.0, i32 %reg_file_20, void %if.end44.i, i32 %reg_file_20, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_53"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:12 %reg_file_52 = phi i32 %reg_file_19, void %arrayidx.i.i249.case.31, i32 %reg_file_19, void %arrayidx.i.i249.case.29, i32 %reg_file_19, void %arrayidx.i.i249.case.28, i32 %reg_file_19, void %arrayidx.i.i249.case.27, i32 %reg_file_19, void %arrayidx.i.i249.case.26, i32 %reg_file_19, void %arrayidx.i.i249.case.25, i32 %reg_file_19, void %arrayidx.i.i249.case.24, i32 %reg_file_19, void %arrayidx.i.i249.case.23, i32 %reg_file_19, void %arrayidx.i.i249.case.22, i32 %reg_file_19, void %arrayidx.i.i249.case.21, i32 %reg_file_19, void %arrayidx.i.i249.case.20, i32 %result_24, void %arrayidx.i.i249.case.19, i32 %reg_file_19, void %arrayidx.i.i249.case.18, i32 %reg_file_19, void %arrayidx.i.i249.case.17, i32 %reg_file_19, void %arrayidx.i.i249.case.16, i32 %reg_file_19, void %arrayidx.i.i249.case.15, i32 %reg_file_19, void %arrayidx.i.i249.case.14, i32 %reg_file_19, void %arrayidx.i.i249.case.13, i32 %reg_file_19, void %arrayidx.i.i249.case.12, i32 %reg_file_19, void %arrayidx.i.i249.case.11, i32 %reg_file_19, void %arrayidx.i.i249.case.10, i32 %reg_file_19, void %arrayidx.i.i249.case.9, i32 %reg_file_19, void %arrayidx.i.i249.case.8, i32 %reg_file_19, void %arrayidx.i.i249.case.7, i32 %reg_file_19, void %arrayidx.i.i249.case.6, i32 %reg_file_19, void %arrayidx.i.i249.case.5, i32 %reg_file_19, void %arrayidx.i.i249.case.4, i32 %reg_file_19, void %arrayidx.i.i249.case.3, i32 %reg_file_19, void %arrayidx.i.i249.case.2, i32 %reg_file_19, void %arrayidx.i.i249.case.1, i32 %reg_file_19, void %arrayidx.i.i249.case.0, i32 %reg_file_19, void %if.end44.i, i32 %reg_file_19, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_52"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:13 %reg_file_51 = phi i32 %reg_file_18, void %arrayidx.i.i249.case.31, i32 %reg_file_18, void %arrayidx.i.i249.case.29, i32 %reg_file_18, void %arrayidx.i.i249.case.28, i32 %reg_file_18, void %arrayidx.i.i249.case.27, i32 %reg_file_18, void %arrayidx.i.i249.case.26, i32 %reg_file_18, void %arrayidx.i.i249.case.25, i32 %reg_file_18, void %arrayidx.i.i249.case.24, i32 %reg_file_18, void %arrayidx.i.i249.case.23, i32 %reg_file_18, void %arrayidx.i.i249.case.22, i32 %reg_file_18, void %arrayidx.i.i249.case.21, i32 %reg_file_18, void %arrayidx.i.i249.case.20, i32 %reg_file_18, void %arrayidx.i.i249.case.19, i32 %result_24, void %arrayidx.i.i249.case.18, i32 %reg_file_18, void %arrayidx.i.i249.case.17, i32 %reg_file_18, void %arrayidx.i.i249.case.16, i32 %reg_file_18, void %arrayidx.i.i249.case.15, i32 %reg_file_18, void %arrayidx.i.i249.case.14, i32 %reg_file_18, void %arrayidx.i.i249.case.13, i32 %reg_file_18, void %arrayidx.i.i249.case.12, i32 %reg_file_18, void %arrayidx.i.i249.case.11, i32 %reg_file_18, void %arrayidx.i.i249.case.10, i32 %reg_file_18, void %arrayidx.i.i249.case.9, i32 %reg_file_18, void %arrayidx.i.i249.case.8, i32 %reg_file_18, void %arrayidx.i.i249.case.7, i32 %reg_file_18, void %arrayidx.i.i249.case.6, i32 %reg_file_18, void %arrayidx.i.i249.case.5, i32 %reg_file_18, void %arrayidx.i.i249.case.4, i32 %reg_file_18, void %arrayidx.i.i249.case.3, i32 %reg_file_18, void %arrayidx.i.i249.case.2, i32 %reg_file_18, void %arrayidx.i.i249.case.1, i32 %reg_file_18, void %arrayidx.i.i249.case.0, i32 %reg_file_18, void %if.end44.i, i32 %reg_file_18, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_51"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:14 %reg_file_50 = phi i32 %reg_file_17, void %arrayidx.i.i249.case.31, i32 %reg_file_17, void %arrayidx.i.i249.case.29, i32 %reg_file_17, void %arrayidx.i.i249.case.28, i32 %reg_file_17, void %arrayidx.i.i249.case.27, i32 %reg_file_17, void %arrayidx.i.i249.case.26, i32 %reg_file_17, void %arrayidx.i.i249.case.25, i32 %reg_file_17, void %arrayidx.i.i249.case.24, i32 %reg_file_17, void %arrayidx.i.i249.case.23, i32 %reg_file_17, void %arrayidx.i.i249.case.22, i32 %reg_file_17, void %arrayidx.i.i249.case.21, i32 %reg_file_17, void %arrayidx.i.i249.case.20, i32 %reg_file_17, void %arrayidx.i.i249.case.19, i32 %reg_file_17, void %arrayidx.i.i249.case.18, i32 %result_24, void %arrayidx.i.i249.case.17, i32 %reg_file_17, void %arrayidx.i.i249.case.16, i32 %reg_file_17, void %arrayidx.i.i249.case.15, i32 %reg_file_17, void %arrayidx.i.i249.case.14, i32 %reg_file_17, void %arrayidx.i.i249.case.13, i32 %reg_file_17, void %arrayidx.i.i249.case.12, i32 %reg_file_17, void %arrayidx.i.i249.case.11, i32 %reg_file_17, void %arrayidx.i.i249.case.10, i32 %reg_file_17, void %arrayidx.i.i249.case.9, i32 %reg_file_17, void %arrayidx.i.i249.case.8, i32 %reg_file_17, void %arrayidx.i.i249.case.7, i32 %reg_file_17, void %arrayidx.i.i249.case.6, i32 %reg_file_17, void %arrayidx.i.i249.case.5, i32 %reg_file_17, void %arrayidx.i.i249.case.4, i32 %reg_file_17, void %arrayidx.i.i249.case.3, i32 %reg_file_17, void %arrayidx.i.i249.case.2, i32 %reg_file_17, void %arrayidx.i.i249.case.1, i32 %reg_file_17, void %arrayidx.i.i249.case.0, i32 %reg_file_17, void %if.end44.i, i32 %reg_file_17, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_50"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:15 %reg_file_49 = phi i32 %reg_file_16, void %arrayidx.i.i249.case.31, i32 %reg_file_16, void %arrayidx.i.i249.case.29, i32 %reg_file_16, void %arrayidx.i.i249.case.28, i32 %reg_file_16, void %arrayidx.i.i249.case.27, i32 %reg_file_16, void %arrayidx.i.i249.case.26, i32 %reg_file_16, void %arrayidx.i.i249.case.25, i32 %reg_file_16, void %arrayidx.i.i249.case.24, i32 %reg_file_16, void %arrayidx.i.i249.case.23, i32 %reg_file_16, void %arrayidx.i.i249.case.22, i32 %reg_file_16, void %arrayidx.i.i249.case.21, i32 %reg_file_16, void %arrayidx.i.i249.case.20, i32 %reg_file_16, void %arrayidx.i.i249.case.19, i32 %reg_file_16, void %arrayidx.i.i249.case.18, i32 %reg_file_16, void %arrayidx.i.i249.case.17, i32 %result_24, void %arrayidx.i.i249.case.16, i32 %reg_file_16, void %arrayidx.i.i249.case.15, i32 %reg_file_16, void %arrayidx.i.i249.case.14, i32 %reg_file_16, void %arrayidx.i.i249.case.13, i32 %reg_file_16, void %arrayidx.i.i249.case.12, i32 %reg_file_16, void %arrayidx.i.i249.case.11, i32 %reg_file_16, void %arrayidx.i.i249.case.10, i32 %reg_file_16, void %arrayidx.i.i249.case.9, i32 %reg_file_16, void %arrayidx.i.i249.case.8, i32 %reg_file_16, void %arrayidx.i.i249.case.7, i32 %reg_file_16, void %arrayidx.i.i249.case.6, i32 %reg_file_16, void %arrayidx.i.i249.case.5, i32 %reg_file_16, void %arrayidx.i.i249.case.4, i32 %reg_file_16, void %arrayidx.i.i249.case.3, i32 %reg_file_16, void %arrayidx.i.i249.case.2, i32 %reg_file_16, void %arrayidx.i.i249.case.1, i32 %reg_file_16, void %arrayidx.i.i249.case.0, i32 %reg_file_16, void %if.end44.i, i32 %reg_file_16, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_49"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:16 %reg_file_48 = phi i32 %reg_file_15, void %arrayidx.i.i249.case.31, i32 %reg_file_15, void %arrayidx.i.i249.case.29, i32 %reg_file_15, void %arrayidx.i.i249.case.28, i32 %reg_file_15, void %arrayidx.i.i249.case.27, i32 %reg_file_15, void %arrayidx.i.i249.case.26, i32 %reg_file_15, void %arrayidx.i.i249.case.25, i32 %reg_file_15, void %arrayidx.i.i249.case.24, i32 %reg_file_15, void %arrayidx.i.i249.case.23, i32 %reg_file_15, void %arrayidx.i.i249.case.22, i32 %reg_file_15, void %arrayidx.i.i249.case.21, i32 %reg_file_15, void %arrayidx.i.i249.case.20, i32 %reg_file_15, void %arrayidx.i.i249.case.19, i32 %reg_file_15, void %arrayidx.i.i249.case.18, i32 %reg_file_15, void %arrayidx.i.i249.case.17, i32 %reg_file_15, void %arrayidx.i.i249.case.16, i32 %result_24, void %arrayidx.i.i249.case.15, i32 %reg_file_15, void %arrayidx.i.i249.case.14, i32 %reg_file_15, void %arrayidx.i.i249.case.13, i32 %reg_file_15, void %arrayidx.i.i249.case.12, i32 %reg_file_15, void %arrayidx.i.i249.case.11, i32 %reg_file_15, void %arrayidx.i.i249.case.10, i32 %reg_file_15, void %arrayidx.i.i249.case.9, i32 %reg_file_15, void %arrayidx.i.i249.case.8, i32 %reg_file_15, void %arrayidx.i.i249.case.7, i32 %reg_file_15, void %arrayidx.i.i249.case.6, i32 %reg_file_15, void %arrayidx.i.i249.case.5, i32 %reg_file_15, void %arrayidx.i.i249.case.4, i32 %reg_file_15, void %arrayidx.i.i249.case.3, i32 %reg_file_15, void %arrayidx.i.i249.case.2, i32 %reg_file_15, void %arrayidx.i.i249.case.1, i32 %reg_file_15, void %arrayidx.i.i249.case.0, i32 %reg_file_15, void %if.end44.i, i32 %reg_file_15, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_48"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:17 %reg_file_47 = phi i32 %reg_file_14, void %arrayidx.i.i249.case.31, i32 %reg_file_14, void %arrayidx.i.i249.case.29, i32 %reg_file_14, void %arrayidx.i.i249.case.28, i32 %reg_file_14, void %arrayidx.i.i249.case.27, i32 %reg_file_14, void %arrayidx.i.i249.case.26, i32 %reg_file_14, void %arrayidx.i.i249.case.25, i32 %reg_file_14, void %arrayidx.i.i249.case.24, i32 %reg_file_14, void %arrayidx.i.i249.case.23, i32 %reg_file_14, void %arrayidx.i.i249.case.22, i32 %reg_file_14, void %arrayidx.i.i249.case.21, i32 %reg_file_14, void %arrayidx.i.i249.case.20, i32 %reg_file_14, void %arrayidx.i.i249.case.19, i32 %reg_file_14, void %arrayidx.i.i249.case.18, i32 %reg_file_14, void %arrayidx.i.i249.case.17, i32 %reg_file_14, void %arrayidx.i.i249.case.16, i32 %reg_file_14, void %arrayidx.i.i249.case.15, i32 %result_24, void %arrayidx.i.i249.case.14, i32 %reg_file_14, void %arrayidx.i.i249.case.13, i32 %reg_file_14, void %arrayidx.i.i249.case.12, i32 %reg_file_14, void %arrayidx.i.i249.case.11, i32 %reg_file_14, void %arrayidx.i.i249.case.10, i32 %reg_file_14, void %arrayidx.i.i249.case.9, i32 %reg_file_14, void %arrayidx.i.i249.case.8, i32 %reg_file_14, void %arrayidx.i.i249.case.7, i32 %reg_file_14, void %arrayidx.i.i249.case.6, i32 %reg_file_14, void %arrayidx.i.i249.case.5, i32 %reg_file_14, void %arrayidx.i.i249.case.4, i32 %reg_file_14, void %arrayidx.i.i249.case.3, i32 %reg_file_14, void %arrayidx.i.i249.case.2, i32 %reg_file_14, void %arrayidx.i.i249.case.1, i32 %reg_file_14, void %arrayidx.i.i249.case.0, i32 %reg_file_14, void %if.end44.i, i32 %reg_file_14, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_47"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:18 %reg_file_46 = phi i32 %reg_file_13, void %arrayidx.i.i249.case.31, i32 %reg_file_13, void %arrayidx.i.i249.case.29, i32 %reg_file_13, void %arrayidx.i.i249.case.28, i32 %reg_file_13, void %arrayidx.i.i249.case.27, i32 %reg_file_13, void %arrayidx.i.i249.case.26, i32 %reg_file_13, void %arrayidx.i.i249.case.25, i32 %reg_file_13, void %arrayidx.i.i249.case.24, i32 %reg_file_13, void %arrayidx.i.i249.case.23, i32 %reg_file_13, void %arrayidx.i.i249.case.22, i32 %reg_file_13, void %arrayidx.i.i249.case.21, i32 %reg_file_13, void %arrayidx.i.i249.case.20, i32 %reg_file_13, void %arrayidx.i.i249.case.19, i32 %reg_file_13, void %arrayidx.i.i249.case.18, i32 %reg_file_13, void %arrayidx.i.i249.case.17, i32 %reg_file_13, void %arrayidx.i.i249.case.16, i32 %reg_file_13, void %arrayidx.i.i249.case.15, i32 %reg_file_13, void %arrayidx.i.i249.case.14, i32 %result_24, void %arrayidx.i.i249.case.13, i32 %reg_file_13, void %arrayidx.i.i249.case.12, i32 %reg_file_13, void %arrayidx.i.i249.case.11, i32 %reg_file_13, void %arrayidx.i.i249.case.10, i32 %reg_file_13, void %arrayidx.i.i249.case.9, i32 %reg_file_13, void %arrayidx.i.i249.case.8, i32 %reg_file_13, void %arrayidx.i.i249.case.7, i32 %reg_file_13, void %arrayidx.i.i249.case.6, i32 %reg_file_13, void %arrayidx.i.i249.case.5, i32 %reg_file_13, void %arrayidx.i.i249.case.4, i32 %reg_file_13, void %arrayidx.i.i249.case.3, i32 %reg_file_13, void %arrayidx.i.i249.case.2, i32 %reg_file_13, void %arrayidx.i.i249.case.1, i32 %reg_file_13, void %arrayidx.i.i249.case.0, i32 %reg_file_13, void %if.end44.i, i32 %reg_file_13, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_46"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:19 %reg_file_45 = phi i32 %reg_file_12, void %arrayidx.i.i249.case.31, i32 %reg_file_12, void %arrayidx.i.i249.case.29, i32 %reg_file_12, void %arrayidx.i.i249.case.28, i32 %reg_file_12, void %arrayidx.i.i249.case.27, i32 %reg_file_12, void %arrayidx.i.i249.case.26, i32 %reg_file_12, void %arrayidx.i.i249.case.25, i32 %reg_file_12, void %arrayidx.i.i249.case.24, i32 %reg_file_12, void %arrayidx.i.i249.case.23, i32 %reg_file_12, void %arrayidx.i.i249.case.22, i32 %reg_file_12, void %arrayidx.i.i249.case.21, i32 %reg_file_12, void %arrayidx.i.i249.case.20, i32 %reg_file_12, void %arrayidx.i.i249.case.19, i32 %reg_file_12, void %arrayidx.i.i249.case.18, i32 %reg_file_12, void %arrayidx.i.i249.case.17, i32 %reg_file_12, void %arrayidx.i.i249.case.16, i32 %reg_file_12, void %arrayidx.i.i249.case.15, i32 %reg_file_12, void %arrayidx.i.i249.case.14, i32 %reg_file_12, void %arrayidx.i.i249.case.13, i32 %result_24, void %arrayidx.i.i249.case.12, i32 %reg_file_12, void %arrayidx.i.i249.case.11, i32 %reg_file_12, void %arrayidx.i.i249.case.10, i32 %reg_file_12, void %arrayidx.i.i249.case.9, i32 %reg_file_12, void %arrayidx.i.i249.case.8, i32 %reg_file_12, void %arrayidx.i.i249.case.7, i32 %reg_file_12, void %arrayidx.i.i249.case.6, i32 %reg_file_12, void %arrayidx.i.i249.case.5, i32 %reg_file_12, void %arrayidx.i.i249.case.4, i32 %reg_file_12, void %arrayidx.i.i249.case.3, i32 %reg_file_12, void %arrayidx.i.i249.case.2, i32 %reg_file_12, void %arrayidx.i.i249.case.1, i32 %reg_file_12, void %arrayidx.i.i249.case.0, i32 %reg_file_12, void %if.end44.i, i32 %reg_file_12, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_45"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:20 %reg_file_44 = phi i32 %reg_file_11, void %arrayidx.i.i249.case.31, i32 %reg_file_11, void %arrayidx.i.i249.case.29, i32 %reg_file_11, void %arrayidx.i.i249.case.28, i32 %reg_file_11, void %arrayidx.i.i249.case.27, i32 %reg_file_11, void %arrayidx.i.i249.case.26, i32 %reg_file_11, void %arrayidx.i.i249.case.25, i32 %reg_file_11, void %arrayidx.i.i249.case.24, i32 %reg_file_11, void %arrayidx.i.i249.case.23, i32 %reg_file_11, void %arrayidx.i.i249.case.22, i32 %reg_file_11, void %arrayidx.i.i249.case.21, i32 %reg_file_11, void %arrayidx.i.i249.case.20, i32 %reg_file_11, void %arrayidx.i.i249.case.19, i32 %reg_file_11, void %arrayidx.i.i249.case.18, i32 %reg_file_11, void %arrayidx.i.i249.case.17, i32 %reg_file_11, void %arrayidx.i.i249.case.16, i32 %reg_file_11, void %arrayidx.i.i249.case.15, i32 %reg_file_11, void %arrayidx.i.i249.case.14, i32 %reg_file_11, void %arrayidx.i.i249.case.13, i32 %reg_file_11, void %arrayidx.i.i249.case.12, i32 %result_24, void %arrayidx.i.i249.case.11, i32 %reg_file_11, void %arrayidx.i.i249.case.10, i32 %reg_file_11, void %arrayidx.i.i249.case.9, i32 %reg_file_11, void %arrayidx.i.i249.case.8, i32 %reg_file_11, void %arrayidx.i.i249.case.7, i32 %reg_file_11, void %arrayidx.i.i249.case.6, i32 %reg_file_11, void %arrayidx.i.i249.case.5, i32 %reg_file_11, void %arrayidx.i.i249.case.4, i32 %reg_file_11, void %arrayidx.i.i249.case.3, i32 %reg_file_11, void %arrayidx.i.i249.case.2, i32 %reg_file_11, void %arrayidx.i.i249.case.1, i32 %reg_file_11, void %arrayidx.i.i249.case.0, i32 %reg_file_11, void %if.end44.i, i32 %reg_file_11, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_44"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:21 %reg_file_43 = phi i32 %reg_file_10, void %arrayidx.i.i249.case.31, i32 %reg_file_10, void %arrayidx.i.i249.case.29, i32 %reg_file_10, void %arrayidx.i.i249.case.28, i32 %reg_file_10, void %arrayidx.i.i249.case.27, i32 %reg_file_10, void %arrayidx.i.i249.case.26, i32 %reg_file_10, void %arrayidx.i.i249.case.25, i32 %reg_file_10, void %arrayidx.i.i249.case.24, i32 %reg_file_10, void %arrayidx.i.i249.case.23, i32 %reg_file_10, void %arrayidx.i.i249.case.22, i32 %reg_file_10, void %arrayidx.i.i249.case.21, i32 %reg_file_10, void %arrayidx.i.i249.case.20, i32 %reg_file_10, void %arrayidx.i.i249.case.19, i32 %reg_file_10, void %arrayidx.i.i249.case.18, i32 %reg_file_10, void %arrayidx.i.i249.case.17, i32 %reg_file_10, void %arrayidx.i.i249.case.16, i32 %reg_file_10, void %arrayidx.i.i249.case.15, i32 %reg_file_10, void %arrayidx.i.i249.case.14, i32 %reg_file_10, void %arrayidx.i.i249.case.13, i32 %reg_file_10, void %arrayidx.i.i249.case.12, i32 %reg_file_10, void %arrayidx.i.i249.case.11, i32 %result_24, void %arrayidx.i.i249.case.10, i32 %reg_file_10, void %arrayidx.i.i249.case.9, i32 %reg_file_10, void %arrayidx.i.i249.case.8, i32 %reg_file_10, void %arrayidx.i.i249.case.7, i32 %reg_file_10, void %arrayidx.i.i249.case.6, i32 %reg_file_10, void %arrayidx.i.i249.case.5, i32 %reg_file_10, void %arrayidx.i.i249.case.4, i32 %reg_file_10, void %arrayidx.i.i249.case.3, i32 %reg_file_10, void %arrayidx.i.i249.case.2, i32 %reg_file_10, void %arrayidx.i.i249.case.1, i32 %reg_file_10, void %arrayidx.i.i249.case.0, i32 %reg_file_10, void %if.end44.i, i32 %reg_file_10, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_43"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:22 %reg_file_42 = phi i32 %reg_file_9, void %arrayidx.i.i249.case.31, i32 %reg_file_9, void %arrayidx.i.i249.case.29, i32 %reg_file_9, void %arrayidx.i.i249.case.28, i32 %reg_file_9, void %arrayidx.i.i249.case.27, i32 %reg_file_9, void %arrayidx.i.i249.case.26, i32 %reg_file_9, void %arrayidx.i.i249.case.25, i32 %reg_file_9, void %arrayidx.i.i249.case.24, i32 %reg_file_9, void %arrayidx.i.i249.case.23, i32 %reg_file_9, void %arrayidx.i.i249.case.22, i32 %reg_file_9, void %arrayidx.i.i249.case.21, i32 %reg_file_9, void %arrayidx.i.i249.case.20, i32 %reg_file_9, void %arrayidx.i.i249.case.19, i32 %reg_file_9, void %arrayidx.i.i249.case.18, i32 %reg_file_9, void %arrayidx.i.i249.case.17, i32 %reg_file_9, void %arrayidx.i.i249.case.16, i32 %reg_file_9, void %arrayidx.i.i249.case.15, i32 %reg_file_9, void %arrayidx.i.i249.case.14, i32 %reg_file_9, void %arrayidx.i.i249.case.13, i32 %reg_file_9, void %arrayidx.i.i249.case.12, i32 %reg_file_9, void %arrayidx.i.i249.case.11, i32 %reg_file_9, void %arrayidx.i.i249.case.10, i32 %result_24, void %arrayidx.i.i249.case.9, i32 %reg_file_9, void %arrayidx.i.i249.case.8, i32 %reg_file_9, void %arrayidx.i.i249.case.7, i32 %reg_file_9, void %arrayidx.i.i249.case.6, i32 %reg_file_9, void %arrayidx.i.i249.case.5, i32 %reg_file_9, void %arrayidx.i.i249.case.4, i32 %reg_file_9, void %arrayidx.i.i249.case.3, i32 %reg_file_9, void %arrayidx.i.i249.case.2, i32 %reg_file_9, void %arrayidx.i.i249.case.1, i32 %reg_file_9, void %arrayidx.i.i249.case.0, i32 %reg_file_9, void %if.end44.i, i32 %reg_file_9, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_42"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:23 %reg_file_41 = phi i32 %reg_file_8, void %arrayidx.i.i249.case.31, i32 %reg_file_8, void %arrayidx.i.i249.case.29, i32 %reg_file_8, void %arrayidx.i.i249.case.28, i32 %reg_file_8, void %arrayidx.i.i249.case.27, i32 %reg_file_8, void %arrayidx.i.i249.case.26, i32 %reg_file_8, void %arrayidx.i.i249.case.25, i32 %reg_file_8, void %arrayidx.i.i249.case.24, i32 %reg_file_8, void %arrayidx.i.i249.case.23, i32 %reg_file_8, void %arrayidx.i.i249.case.22, i32 %reg_file_8, void %arrayidx.i.i249.case.21, i32 %reg_file_8, void %arrayidx.i.i249.case.20, i32 %reg_file_8, void %arrayidx.i.i249.case.19, i32 %reg_file_8, void %arrayidx.i.i249.case.18, i32 %reg_file_8, void %arrayidx.i.i249.case.17, i32 %reg_file_8, void %arrayidx.i.i249.case.16, i32 %reg_file_8, void %arrayidx.i.i249.case.15, i32 %reg_file_8, void %arrayidx.i.i249.case.14, i32 %reg_file_8, void %arrayidx.i.i249.case.13, i32 %reg_file_8, void %arrayidx.i.i249.case.12, i32 %reg_file_8, void %arrayidx.i.i249.case.11, i32 %reg_file_8, void %arrayidx.i.i249.case.10, i32 %reg_file_8, void %arrayidx.i.i249.case.9, i32 %result_24, void %arrayidx.i.i249.case.8, i32 %reg_file_8, void %arrayidx.i.i249.case.7, i32 %reg_file_8, void %arrayidx.i.i249.case.6, i32 %reg_file_8, void %arrayidx.i.i249.case.5, i32 %reg_file_8, void %arrayidx.i.i249.case.4, i32 %reg_file_8, void %arrayidx.i.i249.case.3, i32 %reg_file_8, void %arrayidx.i.i249.case.2, i32 %reg_file_8, void %arrayidx.i.i249.case.1, i32 %reg_file_8, void %arrayidx.i.i249.case.0, i32 %reg_file_8, void %if.end44.i, i32 %reg_file_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_41"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:24 %reg_file_40 = phi i32 %reg_file_7, void %arrayidx.i.i249.case.31, i32 %reg_file_7, void %arrayidx.i.i249.case.29, i32 %reg_file_7, void %arrayidx.i.i249.case.28, i32 %reg_file_7, void %arrayidx.i.i249.case.27, i32 %reg_file_7, void %arrayidx.i.i249.case.26, i32 %reg_file_7, void %arrayidx.i.i249.case.25, i32 %reg_file_7, void %arrayidx.i.i249.case.24, i32 %reg_file_7, void %arrayidx.i.i249.case.23, i32 %reg_file_7, void %arrayidx.i.i249.case.22, i32 %reg_file_7, void %arrayidx.i.i249.case.21, i32 %reg_file_7, void %arrayidx.i.i249.case.20, i32 %reg_file_7, void %arrayidx.i.i249.case.19, i32 %reg_file_7, void %arrayidx.i.i249.case.18, i32 %reg_file_7, void %arrayidx.i.i249.case.17, i32 %reg_file_7, void %arrayidx.i.i249.case.16, i32 %reg_file_7, void %arrayidx.i.i249.case.15, i32 %reg_file_7, void %arrayidx.i.i249.case.14, i32 %reg_file_7, void %arrayidx.i.i249.case.13, i32 %reg_file_7, void %arrayidx.i.i249.case.12, i32 %reg_file_7, void %arrayidx.i.i249.case.11, i32 %reg_file_7, void %arrayidx.i.i249.case.10, i32 %reg_file_7, void %arrayidx.i.i249.case.9, i32 %reg_file_7, void %arrayidx.i.i249.case.8, i32 %result_24, void %arrayidx.i.i249.case.7, i32 %reg_file_7, void %arrayidx.i.i249.case.6, i32 %reg_file_7, void %arrayidx.i.i249.case.5, i32 %reg_file_7, void %arrayidx.i.i249.case.4, i32 %reg_file_7, void %arrayidx.i.i249.case.3, i32 %reg_file_7, void %arrayidx.i.i249.case.2, i32 %reg_file_7, void %arrayidx.i.i249.case.1, i32 %reg_file_7, void %arrayidx.i.i249.case.0, i32 %reg_file_7, void %if.end44.i, i32 %reg_file_7, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_40"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:25 %reg_file_39 = phi i32 %reg_file_6, void %arrayidx.i.i249.case.31, i32 %reg_file_6, void %arrayidx.i.i249.case.29, i32 %reg_file_6, void %arrayidx.i.i249.case.28, i32 %reg_file_6, void %arrayidx.i.i249.case.27, i32 %reg_file_6, void %arrayidx.i.i249.case.26, i32 %reg_file_6, void %arrayidx.i.i249.case.25, i32 %reg_file_6, void %arrayidx.i.i249.case.24, i32 %reg_file_6, void %arrayidx.i.i249.case.23, i32 %reg_file_6, void %arrayidx.i.i249.case.22, i32 %reg_file_6, void %arrayidx.i.i249.case.21, i32 %reg_file_6, void %arrayidx.i.i249.case.20, i32 %reg_file_6, void %arrayidx.i.i249.case.19, i32 %reg_file_6, void %arrayidx.i.i249.case.18, i32 %reg_file_6, void %arrayidx.i.i249.case.17, i32 %reg_file_6, void %arrayidx.i.i249.case.16, i32 %reg_file_6, void %arrayidx.i.i249.case.15, i32 %reg_file_6, void %arrayidx.i.i249.case.14, i32 %reg_file_6, void %arrayidx.i.i249.case.13, i32 %reg_file_6, void %arrayidx.i.i249.case.12, i32 %reg_file_6, void %arrayidx.i.i249.case.11, i32 %reg_file_6, void %arrayidx.i.i249.case.10, i32 %reg_file_6, void %arrayidx.i.i249.case.9, i32 %reg_file_6, void %arrayidx.i.i249.case.8, i32 %reg_file_6, void %arrayidx.i.i249.case.7, i32 %result_24, void %arrayidx.i.i249.case.6, i32 %reg_file_6, void %arrayidx.i.i249.case.5, i32 %reg_file_6, void %arrayidx.i.i249.case.4, i32 %reg_file_6, void %arrayidx.i.i249.case.3, i32 %reg_file_6, void %arrayidx.i.i249.case.2, i32 %reg_file_6, void %arrayidx.i.i249.case.1, i32 %reg_file_6, void %arrayidx.i.i249.case.0, i32 %reg_file_6, void %if.end44.i, i32 %reg_file_6, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_39"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:26 %reg_file_38 = phi i32 %reg_file_5, void %arrayidx.i.i249.case.31, i32 %reg_file_5, void %arrayidx.i.i249.case.29, i32 %reg_file_5, void %arrayidx.i.i249.case.28, i32 %reg_file_5, void %arrayidx.i.i249.case.27, i32 %reg_file_5, void %arrayidx.i.i249.case.26, i32 %reg_file_5, void %arrayidx.i.i249.case.25, i32 %reg_file_5, void %arrayidx.i.i249.case.24, i32 %reg_file_5, void %arrayidx.i.i249.case.23, i32 %reg_file_5, void %arrayidx.i.i249.case.22, i32 %reg_file_5, void %arrayidx.i.i249.case.21, i32 %reg_file_5, void %arrayidx.i.i249.case.20, i32 %reg_file_5, void %arrayidx.i.i249.case.19, i32 %reg_file_5, void %arrayidx.i.i249.case.18, i32 %reg_file_5, void %arrayidx.i.i249.case.17, i32 %reg_file_5, void %arrayidx.i.i249.case.16, i32 %reg_file_5, void %arrayidx.i.i249.case.15, i32 %reg_file_5, void %arrayidx.i.i249.case.14, i32 %reg_file_5, void %arrayidx.i.i249.case.13, i32 %reg_file_5, void %arrayidx.i.i249.case.12, i32 %reg_file_5, void %arrayidx.i.i249.case.11, i32 %reg_file_5, void %arrayidx.i.i249.case.10, i32 %reg_file_5, void %arrayidx.i.i249.case.9, i32 %reg_file_5, void %arrayidx.i.i249.case.8, i32 %reg_file_5, void %arrayidx.i.i249.case.7, i32 %reg_file_5, void %arrayidx.i.i249.case.6, i32 %result_24, void %arrayidx.i.i249.case.5, i32 %reg_file_5, void %arrayidx.i.i249.case.4, i32 %reg_file_5, void %arrayidx.i.i249.case.3, i32 %reg_file_5, void %arrayidx.i.i249.case.2, i32 %reg_file_5, void %arrayidx.i.i249.case.1, i32 %reg_file_5, void %arrayidx.i.i249.case.0, i32 %reg_file_5, void %if.end44.i, i32 %reg_file_5, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_38"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:27 %reg_file_37 = phi i32 %reg_file_4, void %arrayidx.i.i249.case.31, i32 %reg_file_4, void %arrayidx.i.i249.case.29, i32 %reg_file_4, void %arrayidx.i.i249.case.28, i32 %reg_file_4, void %arrayidx.i.i249.case.27, i32 %reg_file_4, void %arrayidx.i.i249.case.26, i32 %reg_file_4, void %arrayidx.i.i249.case.25, i32 %reg_file_4, void %arrayidx.i.i249.case.24, i32 %reg_file_4, void %arrayidx.i.i249.case.23, i32 %reg_file_4, void %arrayidx.i.i249.case.22, i32 %reg_file_4, void %arrayidx.i.i249.case.21, i32 %reg_file_4, void %arrayidx.i.i249.case.20, i32 %reg_file_4, void %arrayidx.i.i249.case.19, i32 %reg_file_4, void %arrayidx.i.i249.case.18, i32 %reg_file_4, void %arrayidx.i.i249.case.17, i32 %reg_file_4, void %arrayidx.i.i249.case.16, i32 %reg_file_4, void %arrayidx.i.i249.case.15, i32 %reg_file_4, void %arrayidx.i.i249.case.14, i32 %reg_file_4, void %arrayidx.i.i249.case.13, i32 %reg_file_4, void %arrayidx.i.i249.case.12, i32 %reg_file_4, void %arrayidx.i.i249.case.11, i32 %reg_file_4, void %arrayidx.i.i249.case.10, i32 %reg_file_4, void %arrayidx.i.i249.case.9, i32 %reg_file_4, void %arrayidx.i.i249.case.8, i32 %reg_file_4, void %arrayidx.i.i249.case.7, i32 %reg_file_4, void %arrayidx.i.i249.case.6, i32 %reg_file_4, void %arrayidx.i.i249.case.5, i32 %result_24, void %arrayidx.i.i249.case.4, i32 %reg_file_4, void %arrayidx.i.i249.case.3, i32 %reg_file_4, void %arrayidx.i.i249.case.2, i32 %reg_file_4, void %arrayidx.i.i249.case.1, i32 %reg_file_4, void %arrayidx.i.i249.case.0, i32 %reg_file_4, void %if.end44.i, i32 %reg_file_4, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_37"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:28 %reg_file_36 = phi i32 %reg_file_3, void %arrayidx.i.i249.case.31, i32 %reg_file_3, void %arrayidx.i.i249.case.29, i32 %reg_file_3, void %arrayidx.i.i249.case.28, i32 %reg_file_3, void %arrayidx.i.i249.case.27, i32 %reg_file_3, void %arrayidx.i.i249.case.26, i32 %reg_file_3, void %arrayidx.i.i249.case.25, i32 %reg_file_3, void %arrayidx.i.i249.case.24, i32 %reg_file_3, void %arrayidx.i.i249.case.23, i32 %reg_file_3, void %arrayidx.i.i249.case.22, i32 %reg_file_3, void %arrayidx.i.i249.case.21, i32 %reg_file_3, void %arrayidx.i.i249.case.20, i32 %reg_file_3, void %arrayidx.i.i249.case.19, i32 %reg_file_3, void %arrayidx.i.i249.case.18, i32 %reg_file_3, void %arrayidx.i.i249.case.17, i32 %reg_file_3, void %arrayidx.i.i249.case.16, i32 %reg_file_3, void %arrayidx.i.i249.case.15, i32 %reg_file_3, void %arrayidx.i.i249.case.14, i32 %reg_file_3, void %arrayidx.i.i249.case.13, i32 %reg_file_3, void %arrayidx.i.i249.case.12, i32 %reg_file_3, void %arrayidx.i.i249.case.11, i32 %reg_file_3, void %arrayidx.i.i249.case.10, i32 %reg_file_3, void %arrayidx.i.i249.case.9, i32 %reg_file_3, void %arrayidx.i.i249.case.8, i32 %reg_file_3, void %arrayidx.i.i249.case.7, i32 %reg_file_3, void %arrayidx.i.i249.case.6, i32 %reg_file_3, void %arrayidx.i.i249.case.5, i32 %reg_file_3, void %arrayidx.i.i249.case.4, i32 %result_24, void %arrayidx.i.i249.case.3, i32 %reg_file_3, void %arrayidx.i.i249.case.2, i32 %reg_file_3, void %arrayidx.i.i249.case.1, i32 %reg_file_3, void %arrayidx.i.i249.case.0, i32 %reg_file_3, void %if.end44.i, i32 %reg_file_3, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_36"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:29 %reg_file_35 = phi i32 %reg_file_2, void %arrayidx.i.i249.case.31, i32 %reg_file_2, void %arrayidx.i.i249.case.29, i32 %reg_file_2, void %arrayidx.i.i249.case.28, i32 %reg_file_2, void %arrayidx.i.i249.case.27, i32 %reg_file_2, void %arrayidx.i.i249.case.26, i32 %reg_file_2, void %arrayidx.i.i249.case.25, i32 %reg_file_2, void %arrayidx.i.i249.case.24, i32 %reg_file_2, void %arrayidx.i.i249.case.23, i32 %reg_file_2, void %arrayidx.i.i249.case.22, i32 %reg_file_2, void %arrayidx.i.i249.case.21, i32 %reg_file_2, void %arrayidx.i.i249.case.20, i32 %reg_file_2, void %arrayidx.i.i249.case.19, i32 %reg_file_2, void %arrayidx.i.i249.case.18, i32 %reg_file_2, void %arrayidx.i.i249.case.17, i32 %reg_file_2, void %arrayidx.i.i249.case.16, i32 %reg_file_2, void %arrayidx.i.i249.case.15, i32 %reg_file_2, void %arrayidx.i.i249.case.14, i32 %reg_file_2, void %arrayidx.i.i249.case.13, i32 %reg_file_2, void %arrayidx.i.i249.case.12, i32 %reg_file_2, void %arrayidx.i.i249.case.11, i32 %reg_file_2, void %arrayidx.i.i249.case.10, i32 %reg_file_2, void %arrayidx.i.i249.case.9, i32 %reg_file_2, void %arrayidx.i.i249.case.8, i32 %reg_file_2, void %arrayidx.i.i249.case.7, i32 %reg_file_2, void %arrayidx.i.i249.case.6, i32 %reg_file_2, void %arrayidx.i.i249.case.5, i32 %reg_file_2, void %arrayidx.i.i249.case.4, i32 %reg_file_2, void %arrayidx.i.i249.case.3, i32 %result_24, void %arrayidx.i.i249.case.2, i32 %reg_file_2, void %arrayidx.i.i249.case.1, i32 %reg_file_2, void %arrayidx.i.i249.case.0, i32 %reg_file_2, void %if.end44.i, i32 %reg_file_2, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_35"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:30 %reg_file_34 = phi i32 %reg_file_1, void %arrayidx.i.i249.case.31, i32 %reg_file_1, void %arrayidx.i.i249.case.29, i32 %reg_file_1, void %arrayidx.i.i249.case.28, i32 %reg_file_1, void %arrayidx.i.i249.case.27, i32 %reg_file_1, void %arrayidx.i.i249.case.26, i32 %reg_file_1, void %arrayidx.i.i249.case.25, i32 %reg_file_1, void %arrayidx.i.i249.case.24, i32 %reg_file_1, void %arrayidx.i.i249.case.23, i32 %reg_file_1, void %arrayidx.i.i249.case.22, i32 %reg_file_1, void %arrayidx.i.i249.case.21, i32 %reg_file_1, void %arrayidx.i.i249.case.20, i32 %reg_file_1, void %arrayidx.i.i249.case.19, i32 %reg_file_1, void %arrayidx.i.i249.case.18, i32 %reg_file_1, void %arrayidx.i.i249.case.17, i32 %reg_file_1, void %arrayidx.i.i249.case.16, i32 %reg_file_1, void %arrayidx.i.i249.case.15, i32 %reg_file_1, void %arrayidx.i.i249.case.14, i32 %reg_file_1, void %arrayidx.i.i249.case.13, i32 %reg_file_1, void %arrayidx.i.i249.case.12, i32 %reg_file_1, void %arrayidx.i.i249.case.11, i32 %reg_file_1, void %arrayidx.i.i249.case.10, i32 %reg_file_1, void %arrayidx.i.i249.case.9, i32 %reg_file_1, void %arrayidx.i.i249.case.8, i32 %reg_file_1, void %arrayidx.i.i249.case.7, i32 %reg_file_1, void %arrayidx.i.i249.case.6, i32 %reg_file_1, void %arrayidx.i.i249.case.5, i32 %reg_file_1, void %arrayidx.i.i249.case.4, i32 %reg_file_1, void %arrayidx.i.i249.case.3, i32 %reg_file_1, void %arrayidx.i.i249.case.2, i32 %result_24, void %arrayidx.i.i249.case.1, i32 %reg_file_1, void %arrayidx.i.i249.case.0, i32 %reg_file_1, void %if.end44.i, i32 %reg_file_1, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_34"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0">
<![CDATA[
_Z9write_reg21decoded_instruction_sPii.39.exit.i:31 %reg_file_33 = phi i32 %reg_file, void %arrayidx.i.i249.case.31, i32 %reg_file, void %arrayidx.i.i249.case.29, i32 %reg_file, void %arrayidx.i.i249.case.28, i32 %reg_file, void %arrayidx.i.i249.case.27, i32 %reg_file, void %arrayidx.i.i249.case.26, i32 %reg_file, void %arrayidx.i.i249.case.25, i32 %reg_file, void %arrayidx.i.i249.case.24, i32 %reg_file, void %arrayidx.i.i249.case.23, i32 %reg_file, void %arrayidx.i.i249.case.22, i32 %reg_file, void %arrayidx.i.i249.case.21, i32 %reg_file, void %arrayidx.i.i249.case.20, i32 %reg_file, void %arrayidx.i.i249.case.19, i32 %reg_file, void %arrayidx.i.i249.case.18, i32 %reg_file, void %arrayidx.i.i249.case.17, i32 %reg_file, void %arrayidx.i.i249.case.16, i32 %reg_file, void %arrayidx.i.i249.case.15, i32 %reg_file, void %arrayidx.i.i249.case.14, i32 %reg_file, void %arrayidx.i.i249.case.13, i32 %reg_file, void %arrayidx.i.i249.case.12, i32 %reg_file, void %arrayidx.i.i249.case.11, i32 %reg_file, void %arrayidx.i.i249.case.10, i32 %reg_file, void %arrayidx.i.i249.case.9, i32 %reg_file, void %arrayidx.i.i249.case.8, i32 %reg_file, void %arrayidx.i.i249.case.7, i32 %reg_file, void %arrayidx.i.i249.case.6, i32 %reg_file, void %arrayidx.i.i249.case.5, i32 %reg_file, void %arrayidx.i.i249.case.4, i32 %reg_file, void %arrayidx.i.i249.case.3, i32 %reg_file, void %arrayidx.i.i249.case.2, i32 %reg_file, void %arrayidx.i.i249.case.1, i32 %result_24, void %arrayidx.i.i249.case.0, i32 %reg_file, void %if.end44.i, i32 %reg_file, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="reg_file_33"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_to_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i:4 %br_ln40 = br void %_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:0 %reg_file_96 = phi i32 %reg_file_64, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_31, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_96"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:1 %reg_file_95 = phi i32 %reg_file_63, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_30, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_95"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:2 %reg_file_94 = phi i32 %reg_file_62, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_29, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_94"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:3 %reg_file_93 = phi i32 %reg_file_61, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_28, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_93"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:4 %reg_file_92 = phi i32 %reg_file_60, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_27, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_92"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:5 %reg_file_91 = phi i32 %reg_file_59, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_26, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_91"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:6 %reg_file_90 = phi i32 %reg_file_58, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_25, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_90"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:7 %reg_file_89 = phi i32 %reg_file_57, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_24, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_89"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:8 %reg_file_88 = phi i32 %reg_file_56, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_23, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_88"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:9 %reg_file_87 = phi i32 %reg_file_55, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_22, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_87"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:10 %reg_file_86 = phi i32 %reg_file_54, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_21, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_86"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:11 %reg_file_85 = phi i32 %reg_file_53, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_20, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_85"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:12 %reg_file_84 = phi i32 %reg_file_52, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_19, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_84"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:13 %reg_file_83 = phi i32 %reg_file_51, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_18, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_83"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:14 %reg_file_82 = phi i32 %reg_file_50, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_17, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_82"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:15 %reg_file_81 = phi i32 %reg_file_49, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_16, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_81"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:16 %reg_file_80 = phi i32 %reg_file_48, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_15, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_80"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:17 %reg_file_79 = phi i32 %reg_file_47, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_14, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_79"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:18 %reg_file_78 = phi i32 %reg_file_46, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_13, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_78"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:19 %reg_file_77 = phi i32 %reg_file_45, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_12, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_77"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:20 %reg_file_76 = phi i32 %reg_file_44, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_11, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_76"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:21 %reg_file_75 = phi i32 %reg_file_43, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_10, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_75"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:22 %reg_file_74 = phi i32 %reg_file_42, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_9, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_74"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:23 %reg_file_73 = phi i32 %reg_file_41, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_8, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_73"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:24 %reg_file_72 = phi i32 %reg_file_40, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_7, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_72"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:25 %reg_file_71 = phi i32 %reg_file_39, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_6, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_71"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:26 %reg_file_70 = phi i32 %reg_file_38, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_5, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_70"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:27 %reg_file_69 = phi i32 %reg_file_37, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_4, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_69"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:28 %reg_file_68 = phi i32 %reg_file_36, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_3, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_68"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:29 %reg_file_67 = phi i32 %reg_file_35, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_2, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_67"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:30 %reg_file_66 = phi i32 %reg_file_34, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file_1, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_66"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:31 %reg_file_65 = phi i32 %reg_file_33, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i32 %reg_file, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="reg_file_65"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:32 %e_to_e_1 = phi i1 %or_ln40, void %_Z15compute_next_pc7ap_uintILi15EE21decoded_instruction_sS_ILi1EEi.15.exit.i, i1 0, void %_Z12fetch_decode13from_f_to_f_s13from_e_to_f_sPjPS_P13from_f_to_e_s.90.exit

]]></Node>
<StgValue><ssdm name="e_to_e_1"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:33 %phi_ln16_load = load i1 %phi_ln16

]]></Node>
<StgValue><ssdm name="phi_ln16_load"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:34 %nbi_1_load = load i32 %nbi_1

]]></Node>
<StgValue><ssdm name="nbi_1_load"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:35 %e_to_f_target_pc_3 = load i15 %f_from_e_target_pc

]]></Node>
<StgValue><ssdm name="e_to_f_target_pc_3"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:36 %xor_ln21 = xor i1 %e_to_e, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="1">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:37 %zext_ln21 = zext i1 %xor_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:38 %nbi = add i32 %zext_ln21, i32 %nbi_1_load

]]></Node>
<StgValue><ssdm name="nbi"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="15">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:39 %target_pc = trunc i15 %e_to_f_target_pc_3

]]></Node>
<StgValue><ssdm name="target_pc"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:40 %or_ln16_2 = or i1 %phi_ln16_load, i1 %target_pc

]]></Node>
<StgValue><ssdm name="or_ln16_2"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:41 %or_ln16_3 = or i1 %or_ln16_2, i1 %e_to_e

]]></Node>
<StgValue><ssdm name="or_ln16_3"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10execute_wb13from_f_to_e_s13from_e_to_e_sPiS1_P13from_e_to_f_sPS0_.14.exit:42 %br_ln16 = br i1 %or_ln16_3, void %do.end, void %do.body.backedge

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body.backedge:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body.backedge:1 %icmp_ln39 = icmp_ne  i32 %instruction, i32 32871

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
do.body.backedge:2 %store_ln6 = store i15 %f_to_f, i15 %f_to_f_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0">
<![CDATA[
do.body.backedge:3 %store_ln120 = store i15 %pc, i15 %pc_1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:4 %store_ln121 = store i5 %f_to_e_d_i_rd, i5 %d_i_rd

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
do.body.backedge:5 %store_ln121 = store i3 %f_to_e_d_i_func3, i3 %d_i_func3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:6 %store_ln121 = store i5 %f_to_e_d_i_rs1, i5 %d_i_rs1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
do.body.backedge:7 %store_ln121 = store i5 %f_to_e_d_i_rs2, i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
do.body.backedge:8 %store_ln121 = store i3 %f_to_e_d_i_type, i3 %d_i_type

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
do.body.backedge:9 %store_ln121 = store i20 %f_to_e_d_i_imm_5, i20 %d_i_imm

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.body.backedge:10 %store_ln20 = store i32 %nbi, i32 %nbi_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
do.body.backedge:11 %store_ln39 = store i1 %icmp_ln39, i1 %phi_ln16

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
do.body.backedge:12 %br_ln39 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.end:0 %write_ln56 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0">
<![CDATA[
do.end:1 %ret_ln62 = ret

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
