// Seed: 2465362701
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input supply0 id_2
);
  wor id_4, id_5;
  wire id_6;
  id_7 :
  assert property (@(1) 1)
  else id_7 = id_5;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5
    , id_13,
    output wire id_6,
    input tri1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input tri id_11
);
  module_0(
      id_11, id_5, id_8
  );
endmodule
