library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ShiftRegister4 is
  generic(N : positive => N);
  port (clk: in std_logic; 
	 dataIn: out std_logic_vector(N-1 downto 0)
    sin : in std_logic;
    dataOut : out std_logic_vector(N-1 downto 0));
end ShiftRegister4;

architecture Behavioral of ShiftRegister4 is
begin
	if (rising_edge(clk)) then
		dataOut <= (SHIFT_LEFT(dataIn,sin))
	end if;
end process;
end Behavioral;
 
