\hypertarget{group___peripheral__declaration}{}\doxysection{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM4\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\#define {\bfseries TIM5}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM5\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\#define {\bfseries TIM7}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM7\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}} 
\#define {\bfseries TIM12}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM12\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}} 
\#define {\bfseries TIM13}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM13\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}} 
\#define {\bfseries TIM14}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM14\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) RTC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) WWDG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) IWDG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}} 
\#define {\bfseries I2\+S2ext}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) I2\+S2ext\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\#define {\bfseries SPI3}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}} 
\#define {\bfseries I2\+S3ext}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) I2\+S3ext\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}} 
\#define {\bfseries UART4}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART4\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}} 
\#define {\bfseries UART5}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART5\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\#define {\bfseries CAN1}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}} 
\#define {\bfseries CAN2}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) PWR\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\#define {\bfseries DAC1}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\#define {\bfseries DAC}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC\+\_\+\+BASE) /$\ast$ Kept for legacy purpose $\ast$/
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}} 
\#define {\bfseries UART7}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART7\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}} 
\#define {\bfseries UART8}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}} 
\#define {\bfseries TIM8}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM8\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}} 
\#define {\bfseries USART6}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}} 
\#define {\bfseries ADC3}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}} 
\#define {\bfseries ADC123\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) ADC123\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}} 
\#define {\bfseries ADC}~ADC123\+\_\+\+COMMON
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}} 
\#define {\bfseries SDIO}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} $\ast$) SDIO\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}} 
\#define {\bfseries SPI4}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI4\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\#define {\bfseries SYSCFG}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) SYSCFG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}} 
\#define {\bfseries TIM9}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM9\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}} 
\#define {\bfseries TIM10}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM10\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}} 
\#define {\bfseries TIM11}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM11\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}} 
\#define {\bfseries SPI5}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI5\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}} 
\#define {\bfseries SPI6}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}} 
\#define {\bfseries SAI1}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) SAI1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}} 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+A}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}} 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+B}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}\label{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}} 
\#define {\bfseries LTDC}~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} $\ast$)LTDC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}\label{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}} 
\#define {\bfseries LTDC\+\_\+\+Layer1}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)LTDC\+\_\+\+Layer1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}\label{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}} 
\#define {\bfseries LTDC\+\_\+\+Layer2}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOE\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}} 
\#define {\bfseries GPIOF}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOF\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}} 
\#define {\bfseries GPIOG}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOG\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\#define {\bfseries GPIOH}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOH\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}} 
\#define {\bfseries GPIOI}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOI\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}} 
\#define {\bfseries GPIOJ}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOJ\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}} 
\#define {\bfseries GPIOK}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOK\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) CRC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) RCC\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}} 
\#define {\bfseries DMA1\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}} 
\#define {\bfseries DMA1\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}} 
\#define {\bfseries DMA1\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}} 
\#define {\bfseries DMA1\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}} 
\#define {\bfseries DMA1\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}} 
\#define {\bfseries DMA1\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}} 
\#define {\bfseries DMA1\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}} 
\#define {\bfseries DMA1\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}} 
\#define {\bfseries DMA2\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}} 
\#define {\bfseries DMA2\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}} 
\#define {\bfseries DMA2\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}} 
\#define {\bfseries DMA2\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}} 
\#define {\bfseries DMA2\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}} 
\#define {\bfseries DMA2\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}} 
\#define {\bfseries DMA2\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}} 
\#define {\bfseries DMA2\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}} 
\#define {\bfseries ETH}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} $\ast$) ETH\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}} 
\#define {\bfseries DMA2D}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}} 
\#define {\bfseries DCMI}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} $\ast$) DCMI\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\#define {\bfseries RNG}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}\label{group___peripheral__declaration_gadbd2f968da05cf7bb497d2ce38ae88b6}} 
\#define {\bfseries FMC\+\_\+\+Bank1}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}\label{group___peripheral__declaration_ga91eebdd476549799293eaa7a166a3cb3}} 
\#define {\bfseries FMC\+\_\+\+Bank1E}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}\label{group___peripheral__declaration_ga20b84b8b42e1a130545b9a90ba7f883f}} 
\#define {\bfseries FMC\+\_\+\+Bank2\+\_\+3}~((\mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}\label{group___peripheral__declaration_ga333518ba51192dde811dd02aa0390125}} 
\#define {\bfseries FMC\+\_\+\+Bank4}~((\mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}\label{group___peripheral__declaration_gae3dcd4e05d7b9ffd6af1bd6c0d4f6960}} 
\#define {\bfseries FMC\+\_\+\+Bank5\+\_\+6}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE)
\item 
\mbox{\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}} 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
