#ifndef DMAC_CONFIG_H_
#define DMAC_CONFIG_H_

#ifdef __cplusplus
extern "C" {
#endif

#define DMA_I2C1_RX         0
#define DMA_I2C1_TX         1
#define DMA_I2C2_RX         2
#define DMA_I2C2_TX         3
#define DMA_I2C3_RX         4
#define DMA_I2C3_TX         5
#define DMA_I2C4_RX         6
#define DMA_I2C4_TX         7
#define DMA_I2C5_RX         8
#define DMA_I2C5_TX         9
#define DMA_I2C6_RX         10
#define DMA_I2C6_TX         11
#define DMA_I2C7_RX         12
#define DMA_I2C7_TX         13
#define DMA_I2C8_RX         14
#define DMA_I2C8_TX         15
#define DMA_I2C9_RX         16
#define DMA_I2C9_TX         17
#define DMA_I2C10_RX        18
#define DMA_I2C10_TX        19
#define DMA_I2C11_RX        20
#define DMA_I2C11_TX        21
#define DMA_I2C12_RX        22
#define DMA_I2C12_TX        23
#define DMA_I2C13_RX        24
#define DMA_I2C13_TX        25
#define DMA_I2C14_RX        26
#define DMA_I2C14_TX        27
#define DMA_I3C1_RX         28
#define DMA_I3C1_TX         29
#define DMA_I3C2_RX         30
#define DMA_I3C2_TX         31
#define DMA_I3C3_RX         32
#define DMA_I3C3_TX         33
#define DMA_I3C4_RX         34
#define DMA_I3C4_TX         35
#define DMA_I3C5_RX         36
#define DMA_I3C5_TX         37
#define DMA_I3C6_RX         38
#define DMA_I3C6_TX         39
#define DMA_I3C7_RX         40
#define DMA_I3C7_TX         41
#define DMA_I3C8_RX         42
#define DMA_I3C8_TX         43
#define DMA_I3C9_RX         44
#define DMA_I3C9_TX         45
#define DMA_I3C10_RX        46
#define DMA_I3C10_TX        47
#define DMA_I3C11_RX        48
#define DMA_I3C11_TX        49
#define DMA_I3C12_RX        50
#define DMA_I3C12_TX        51
#define DMA_I3C13_RX        52
#define DMA_I3C13_TX        53
#define DMA_I3C14_RX        54
#define DMA_I3C14_TX        55
#define DMA_UART1_RX        56
#define DMA_UART1_TX        57
#define DMA_UART2_RX        58
#define DMA_UART2_TX        59
#define DMA_UART3_RX        60
#define DMA_UART3_TX        61
#define DMA_UART4_RX        62
#define DMA_UART4_TX        63
#define DMA_UART5_RX        64
#define DMA_UART5_TX        65
#define DMA_UART6_RX        66
#define DMA_UART6_TX        67
#define DMA_SPI1_RX         68
#define DMA_SPI1_TX         69
#define DMA_SPI2_RX         70
#define DMA_SPI2_TX         71
#define DMA_SPI3_RX         72
#define DMA_SPI3_TX         73
#define DMA_SPI4_RX         74
#define DMA_SPI4_TX         75
#define DMA_SPIS1_RX        76
#define DMA_SPIS1_TX        77
#define DMA_SPIS2_RX        78
#define DMA_SPIS2_TX        79
#define DMA_ADC1            80
#define DMA_ADC1_RGL        81
#define DMA_ADC1_INJ        82
#define DMA_ADC2            83
#define DMA_ADC2_RGL        84
#define DMA_ADC2_INJ        85
#define DMA_ADC3            86
#define DMA_ADC3_RGL        87
#define DMA_ADC3_INJ        88
#define DMA_ADTIM1_CH1      89
#define DMA_ADTIM1_CH2      90
#define DMA_ADTIM1_CH3      91
#define DMA_ADTIM1_CH4      92
#define DMA_ADTIM1_UP       93
#define DMA_ADTIM1_TRIG     94
#define DMA_ADTIM1_COM      95
#define DMA_ADTIM2_CH1      96
#define DMA_ADTIM2_CH2      97
#define DMA_ADTIM2_CH3      98
#define DMA_ADTIM2_CH4      99
#define DMA_ADTIM2_UP       100
#define DMA_ADTIM2_TRIG     101
#define DMA_ADTIM2_COM      102
#define DMA_GPTIMA1_CH1     103
#define DMA_GPTIMA1_CH2     104
#define DMA_GPTIMA1_CH3     105
#define DMA_GPTIMA1_CH4     106
#define DMA_GPTIMA1_UP      107
#define DMA_GPTIMA1_TRIG    108
#define DMA_GPTIMA2_CH1     109
#define DMA_GPTIMA2_CH2     110
#define DMA_GPTIMA2_CH3     111
#define DMA_GPTIMA2_CH4     112
#define DMA_GPTIMA2_UP      113
#define DMA_GPTIMA2_TRIG    114
#define DMA_GPTIMB1_CH1     115
#define DMA_GPTIMB1_CH2     116
#define DMA_GPTIMB1_CH3     117
#define DMA_GPTIMB1_CH4     118
#define DMA_GPTIMB1_UP      119
#define DMA_GPTIMB1_TRIG    120
#define DMA_GPTIMC1_CH1     121
#define DMA_GPTIMC1_CH2     122
#define DMA_GPTIMC1_UP      123
#define DMA_GPTIMC1_TRIG    124
#define DMA_GPTIMC1_COM     125
#define DMA_BSTIM1_UP       126
#define DMA_BSTIM2_UP       127
#define DMA_FILTER_TX       128
#define DMA_FILTER_RX       129
#define DMA_PWM1            130
#define DMA_PWM2            131
#define DMA_PWM3            132
#define DMA_PWM4            133
#define DMA_PWM5            134
#define DMA_PWM6            135
#define DMA_PWM7            136
#define DMA_PWM8            137
#define DMA_PWM9            138
#define DMA_PWM10           139
#define DMA_PWM11           140
#define DMA_PWM12           141
#define DMA_PWM13           142
#define DMA_PWM14           143
#define DMA_PWM15           144
#define DMA_PWM16           145
#define DMA_PDM_CH0         146
#define DMA_PDM_CH1         147
#define DMA_QSPI1_TX        148
#define DMA_QSPI1_RX        149
#define DMA_QSPI2_TX        150
#define DMA_QSPI2_RX        151
#define DMA_CRYPT_WR        152
#define DMA_CRYPT_RD        153
#define DMA_ECC             154

#define DMA_SHA512          172
#define DMA_SHA256          173

#ifdef __cplusplus
}
#endif

#endif
    
    