<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__hal__rcc__ex_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32h5xx_hal_rcc_ex.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL Extended module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32h5xx__hal__def_8h_source.html">stm32h5xx_hal_def.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32h5xx_hal_rcc_ex.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32h5xx__hal__rcc__ex_8h__incl.png" border="0" usemap="#a_firmware_2_drivers_2_s_t_m32_h5xx___h_a_l___driver_2_inc_2stm32h5xx__hal__rcc__ex_8h" alt=""/></div>
<map name="a_firmware_2_drivers_2_s_t_m32_h5xx___h_a_l___driver_2_inc_2stm32h5xx__hal__rcc__ex_8h" id="a_firmware_2_drivers_2_s_t_m32_h5xx___h_a_l___driver_2_inc_2stm32h5xx__hal__rcc__ex_8h">
<area shape="rect" title="Header file of RCC HAL Extended module." alt="" coords="104,5,302,64"/>
<area shape="rect" href="stm32h5xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="130,112,276,139"/>
<area shape="poly" title=" " alt="" coords="206,64,206,96,200,96,200,64"/>
<area shape="rect" href="stm32h5xx_8h.html" title="CMSIS STM32H5xx Device Peripheral Access Layer Header File." alt="" coords="5,187,102,213"/>
<area shape="poly" title=" " alt="" coords="178,142,95,182,92,177,176,137"/>
<area shape="rect" title=" " alt="" coords="66,261,127,288"/>
<area shape="poly" title=" " alt="" coords="196,141,116,250,112,247,192,138"/>
<area shape="rect" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="176,187,358,213"/>
<area shape="poly" title=" " alt="" coords="216,137,248,173,244,177,212,141"/>
<area shape="rect" title=" " alt="" coords="382,187,450,213"/>
<area shape="poly" title=" " alt="" coords="241,137,368,180,367,185,239,142"/>
<area shape="poly" title=" " alt="" coords="63,213,83,247,79,249,59,215"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32h5xx__hal__rcc__ex_8h__dep__incl.png" border="0" usemap="#a_firmware_2_drivers_2_s_t_m32_h5xx___h_a_l___driver_2_inc_2stm32h5xx__hal__rcc__ex_8hdep" alt=""/></div>
<map name="a_firmware_2_drivers_2_s_t_m32_h5xx___h_a_l___driver_2_inc_2stm32h5xx__hal__rcc__ex_8hdep" id="a_firmware_2_drivers_2_s_t_m32_h5xx___h_a_l___driver_2_inc_2stm32h5xx__hal__rcc__ex_8hdep">
<area shape="rect" title="Header file of RCC HAL Extended module." alt="" coords="4254,5,4452,64"/>
<area shape="rect" href="stm32h5xx__hal__rcc_8h.html" title="Header file of RCC HAL module." alt="" coords="4254,112,4452,171"/>
<area shape="poly" title=" " alt="" coords="4356,80,4356,112,4350,112,4350,80"/>
<area shape="rect" href="stm32h5xx__hal__conf_8h.html" title="HAL configuration file." alt="" coords="4254,219,4452,261"/>
<area shape="poly" title=" " alt="" coords="4356,186,4356,218,4350,218,4350,186"/>
<area shape="rect" href="stm32h5xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver." alt="" coords="4242,309,4464,352"/>
<area shape="poly" title=" " alt="" coords="4356,277,4356,309,4350,309,4350,277"/>
<area shape="rect" href="ssd1306_8h.html" title=" " alt="" coords="202,416,398,443"/>
<area shape="poly" title=" " alt="" coords="4227,334,3502,336,2416,343,1840,352,1297,364,828,381,475,403,365,418,364,413,474,397,828,375,1297,358,1840,346,2416,338,3502,330,4227,329"/>
<area shape="rect" href="_core_2_inc_2gpio_8h.html" title=" " alt="" coords="373,515,541,541"/>
<area shape="poly" title=" " alt="" coords="4227,335,3610,336,2714,345,2242,353,1798,365,1416,381,1127,403,947,427,772,459,508,517,507,511,771,453,946,422,1126,397,1415,376,1798,360,2242,348,2714,339,3610,331,4227,329"/>
<area shape="rect" href="main_8h.html" title=": Header for main.c file. This file contains the common defines of the application." alt="" coords="1139,416,1311,443"/>
<area shape="poly" title=" " alt="" coords="4227,336,3588,342,2682,354,1823,374,1508,387,1323,403,1261,418,1260,413,1322,397,1508,382,1823,369,2682,349,3588,336,4227,330"/>
<area shape="rect" href="stm32h5xx__hal_8c.html" title="HAL module driver. This is the common part of the HAL initialization." alt="" coords="1335,408,1558,451"/>
<area shape="poly" title=" " alt="" coords="4227,334,3686,336,2918,344,2517,352,2140,365,1816,381,1571,403,1527,410,1527,405,1570,397,1816,376,2140,359,2517,347,2918,339,3686,330,4227,329"/>
<area shape="rect" href="stm32h5xx__hal__adc_8c.html" title="This file provides firmware functions to manage the following functionalities of the Analog to Digita..." alt="" coords="1582,400,1780,459"/>
<area shape="poly" title=" " alt="" coords="4227,334,3726,336,3022,344,2656,352,2312,364,2017,381,1793,403,1781,405,1780,399,1793,397,2016,376,2312,359,2655,347,3022,339,3726,330,4227,329"/>
<area shape="rect" href="stm32h5xx__hal__adc__ex_8c.html" title="This file provides firmware functions to manage the following functionalities of the Analog to Digita..." alt="" coords="1804,400,2003,459"/>
<area shape="poly" title=" " alt="" coords="4227,335,3764,337,3125,347,2794,355,2484,367,2218,383,2016,403,2003,405,2003,399,2015,397,2217,377,2484,362,2794,350,3125,341,3764,332,4227,329"/>
<area shape="rect" href="stm32h5xx__hal__cortex_8c.html" title="CORTEX HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="2027,400,2226,459"/>
<area shape="poly" title=" " alt="" coords="4227,335,3804,339,3230,350,2657,370,2419,384,2239,403,2226,405,2225,399,2238,397,2419,379,2657,364,3230,344,3804,334,4227,330"/>
<area shape="rect" href="stm32h5xx__hal__dac_8c.html" title="DAC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2250,400,2448,459"/>
<area shape="poly" title=" " alt="" coords="4227,336,3844,341,3335,352,2830,372,2620,386,2461,403,2449,405,2448,399,2461,397,2620,381,2830,367,3335,347,3844,336,4227,330"/>
<area shape="rect" href="stm32h5xx__hal__dac__ex_8c.html" title="Extended DAC HAL module driver. This file provides firmware functions to manage the extended function..." alt="" coords="2472,400,2671,459"/>
<area shape="poly" title=" " alt="" coords="4227,336,3886,343,3441,356,3003,375,2822,388,2684,403,2671,405,2671,399,2683,397,2821,382,3003,370,3441,350,3886,338,4227,331"/>
<area shape="rect" href="stm32h5xx__hal__dcache_8c.html" title="DCACHE HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="2695,400,2894,459"/>
<area shape="poly" title=" " alt="" coords="4227,337,3548,359,3177,378,3024,389,2907,403,2894,405,2893,399,2906,397,3023,384,3177,372,3548,353,4227,332"/>
<area shape="rect" href="stm32h5xx__hal__dma_8c.html" title="This file provides firmware functions to manage the following functionalities of the Direct Memory Ac..." alt="" coords="2918,400,3116,459"/>
<area shape="poly" title=" " alt="" coords="4226,334,4017,336,3743,346,3437,367,3281,382,3129,403,3117,405,3116,399,3129,397,3281,377,3437,361,3743,340,4017,331,4226,328"/>
<area shape="rect" href="stm32h5xx__hal__dma__ex_8c.html" title="DMA Extension HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="3140,400,3339,459"/>
<area shape="poly" title=" " alt="" coords="4227,336,4054,341,3835,352,3594,372,3352,403,3339,405,3339,400,3351,397,3593,367,3835,347,4053,336,4227,331"/>
<area shape="rect" href="stm32h5xx__hal__exti_8c.html" title="EXTI HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="3363,400,3562,459"/>
<area shape="poly" title=" " alt="" coords="4227,340,3929,360,3751,378,3575,403,3562,405,3561,400,3574,397,3751,372,3928,354,4227,334"/>
<area shape="rect" href="stm32h5xx__hal__flash_8c.html" title="FLASH HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="3586,400,3784,459"/>
<area shape="poly" title=" " alt="" coords="4227,346,4025,368,3797,403,3785,405,3784,400,3797,397,4024,363,4227,340"/>
<area shape="rect" href="stm32h5xx__hal__flash__ex_8c.html" title="Extended FLASH HAL module driver. This file provides firmware functions to manage the following funct..." alt="" coords="3808,400,4007,459"/>
<area shape="poly" title=" " alt="" coords="4231,358,4020,403,4008,405,4007,400,4019,397,4230,353"/>
<area shape="rect" href="stm32h5xx__hal__gpio_8c.html" title="GPIO HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="4031,400,4230,459"/>
<area shape="poly" title=" " alt="" coords="4292,361,4198,402,4196,397,4290,356"/>
<area shape="rect" href="stm32h5xx__hal__i2c_8c.html" title="I2C HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="4254,400,4452,459"/>
<area shape="poly" title=" " alt="" coords="4356,367,4356,400,4350,400,4350,367"/>
<area shape="rect" href="stm32h5xx__hal__i2c__ex_8c.html" title="I2C Extended HAL module driver. This file provides firmware functions to manage the following functio..." alt="" coords="4476,400,4675,459"/>
<area shape="poly" title=" " alt="" coords="4416,356,4510,397,4508,402,4414,361"/>
<area shape="rect" href="stm32h5xx__hal__i3c_8c.html" title="I3C HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="4699,400,4898,459"/>
<area shape="poly" title=" " alt="" coords="4476,353,4687,397,4699,400,4698,405,4686,403,4475,358"/>
<area shape="rect" href="stm32h5xx__hal__icache_8c.html" title="ICACHE HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="4922,400,5120,459"/>
<area shape="poly" title=" " alt="" coords="4479,340,4682,363,4909,397,4922,400,4921,405,4909,403,4681,368,4479,346"/>
<area shape="rect" href="stm32h5xx__hal__nand_8c.html" title="NAND HAL module driver. This file provides a generic firmware to drive NAND memories mounted as exter..." alt="" coords="5144,400,5343,459"/>
<area shape="poly" title=" " alt="" coords="4479,334,4778,354,4955,372,5132,397,5145,400,5144,405,5131,403,4955,378,4777,360,4479,340"/>
<area shape="rect" href="stm32h5xx__hal__nor_8c.html" title="NOR HAL module driver. This file provides a generic firmware to drive NOR memories mounted as externa..." alt="" coords="5367,400,5566,459"/>
<area shape="poly" title=" " alt="" coords="4479,331,4653,336,4871,347,5113,367,5355,397,5367,400,5367,405,5354,403,5112,372,4871,352,4652,341,4479,336"/>
<area shape="rect" href="stm32h5xx__hal__pwr_8c.html" title="PWR HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="5590,400,5788,459"/>
<area shape="poly" title=" " alt="" coords="4480,328,4689,331,4963,340,5269,361,5425,377,5577,397,5590,399,5589,405,5577,403,5425,382,5269,367,4963,346,4689,336,4480,334"/>
<area shape="rect" href="stm32h5xx__hal__pwr__ex_8c.html" title="Extended PWR HAL module driver. This file provides firmware functions to manage the following functio..." alt="" coords="5812,400,6011,459"/>
<area shape="poly" title=" " alt="" coords="4479,332,5158,353,5529,372,5683,384,5800,397,5813,399,5812,405,5799,403,5682,389,5529,378,5158,359,4479,337"/>
<area shape="rect" href="stm32h5xx__hal__rcc_8c.html" title="RCC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="6035,400,6234,459"/>
<area shape="poly" title=" " alt="" coords="4479,331,4820,338,5265,350,5703,370,5885,382,6023,397,6035,399,6035,405,6022,403,5884,388,5703,375,5265,356,4820,343,4479,336"/>
<area shape="rect" href="stm32h5xx__hal__rcc__ex_8c.html" title="Extended RCC HAL module driver. This file provides firmware functions to manage the following functio..." alt="" coords="6258,400,6456,459"/>
<area shape="poly" title=" " alt="" coords="4479,330,4862,336,5371,347,5876,367,6086,381,6245,397,6258,399,6257,405,6245,403,6086,386,5876,372,5371,352,4862,341,4479,336"/>
<area shape="rect" href="stm32h5xx__hal__sdram_8c.html" title="SDRAM HAL module driver. This file provides a generic firmware to drive SDRAM memories mounted as ext..." alt="" coords="6480,400,6679,459"/>
<area shape="poly" title=" " alt="" coords="4479,330,4902,334,5476,344,6049,364,6287,379,6468,397,6481,399,6480,405,6467,403,6287,384,6049,370,5476,350,4902,339,4479,335"/>
<area shape="rect" href="stm32h5xx__hal__sram_8c.html" title="SRAM HAL module driver. This file provides a generic firmware to drive SRAM memories mounted as exter..." alt="" coords="6703,400,6902,459"/>
<area shape="poly" title=" " alt="" coords="4479,329,4942,332,5581,341,5912,350,6222,362,6489,377,6691,397,6703,399,6703,405,6690,403,6488,383,6222,367,5912,355,5581,347,4942,337,4479,335"/>
<area shape="rect" href="stm32h5xx__hal__tim_8c.html" title="TIM HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="6926,400,7124,459"/>
<area shape="poly" title=" " alt="" coords="4479,329,4980,330,5684,339,6051,347,6394,359,6690,376,6913,397,6926,399,6925,405,6913,403,6689,381,6394,364,6050,352,5684,344,4980,336,4479,334"/>
<area shape="rect" href="stm32h5xx__hal__tim__ex_8c.html" title="TIM HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="7148,400,7347,459"/>
<area shape="poly" title=" " alt="" coords="4479,329,5020,329,5788,336,6190,344,6566,356,6891,374,7136,397,7149,399,7148,405,7135,403,6890,379,6566,362,6189,349,5788,341,5020,334,4479,334"/>
<area shape="rect" href="stm32h5xx__hal__uart_8c.html" title="UART HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="7371,400,7570,459"/>
<area shape="poly" title=" " alt="" coords="4479,331,5114,338,6011,351,6862,371,7174,384,7359,397,7371,399,7371,405,7358,403,7174,389,6862,377,6011,357,5114,343,4479,336"/>
<area shape="rect" href="stm32h5xx__hal__uart__ex_8c.html" title="Extended UART HAL module driver. This file provides firmware functions to manage the following extend..." alt="" coords="7594,400,7792,459"/>
<area shape="poly" title=" " alt="" coords="4479,330,5156,337,6123,350,7044,370,7382,383,7581,397,7594,399,7593,405,7581,403,7381,388,7044,375,6123,355,5156,342,4479,336"/>
<area shape="rect" href="stm32h5xx__ll__fmc_8c.html" title="FMC Low Layer HAL module driver." alt="" coords="7816,400,8015,459"/>
<area shape="poly" title=" " alt="" coords="4479,330,5197,336,6234,349,7225,369,7589,382,7804,397,7817,399,7816,405,7803,403,7589,387,7225,374,6234,354,5197,341,4479,335"/>
<area shape="rect" href="_o_l_e_d_8h.html" title=" " alt="" coords="5,597,189,624"/>
<area shape="poly" title=" " alt="" coords="192,450,141,472,120,488,102,508,92,530,90,554,96,597,91,597,85,554,87,529,97,505,116,484,139,468,190,445"/>
<area shape="rect" href="ssd1306__fonts_8h.html" title=" " alt="" coords="112,507,298,549"/>
<area shape="poly" title=" " alt="" coords="279,456,227,508,223,504,275,452"/>
<area shape="rect" href="ssd1306_8c.html" title=" " alt="" coords="224,597,423,624"/>
<area shape="poly" title=" " alt="" coords="306,458,325,597,319,597,301,458"/>
<area shape="poly" title=" " alt="" coords="166,561,116,599,112,595,163,557"/>
<area shape="poly" title=" " alt="" coords="249,556,307,595,304,599,246,561"/>
<area shape="poly" title=" " alt="" coords="1124,442,865,468,555,509,514,517,513,511,554,504,864,463,1123,437"/>
<area shape="rect" href="_l_d_o_8h.html" title=" " alt="" coords="566,515,740,541"/>
<area shape="poly" title=" " alt="" coords="1125,448,752,509,714,517,713,511,751,504,1124,443"/>
<area shape="rect" href="_core_2_inc_2adc_8h.html" title=" " alt="" coords="764,515,929,541"/>
<area shape="poly" title=" " alt="" coords="1161,450,896,517,895,512,1160,444"/>
<area shape="rect" href="_core_2_inc_2dac_8h.html" title=" " alt="" coords="953,515,1118,541"/>
<area shape="poly" title=" " alt="" coords="1188,452,1062,516,1059,512,1186,448"/>
<area shape="rect" href="_core_2_inc_2fmc_8h.html" title=" " alt="" coords="1142,515,1308,541"/>
<area shape="poly" title=" " alt="" coords="1228,458,1228,514,1222,514,1222,458"/>
<area shape="rect" href="_core_2_inc_2i2c_8h.html" title=" " alt="" coords="1332,515,1494,541"/>
<area shape="poly" title=" " alt="" coords="1264,448,1390,512,1387,516,1262,452"/>
<area shape="rect" href="_core_2_inc_2i3c_8h.html" title=" " alt="" coords="1518,515,1679,541"/>
<area shape="poly" title=" " alt="" coords="1283,445,1323,456,1545,512,1544,517,1322,461,1281,450"/>
<area shape="rect" href="_core_2_inc_2time_8h.html" title=" " alt="" coords="1703,515,1872,541"/>
<area shape="poly" title=" " alt="" coords="1279,445,1323,456,1426,474,1507,482,1588,490,1692,504,1731,511,1730,517,1691,509,1588,495,1506,488,1425,479,1322,461,1277,450"/>
<area shape="rect" href="_core_2_inc_2uart_8h.html" title=" " alt="" coords="1896,515,2063,541"/>
<area shape="poly" title=" " alt="" coords="1278,445,1323,456,1408,470,1480,478,1603,483,1727,487,1885,504,1926,511,1925,517,1885,509,1727,493,1603,489,1479,483,1407,475,1322,461,1276,450"/>
<area shape="rect" href="_core_2_src_2i2c_8c.html" title=" " alt="" coords="2087,515,2251,541"/>
<area shape="poly" title=" " alt="" coords="1276,445,1323,456,1436,473,1533,481,1698,484,1863,485,1961,491,2075,504,2117,511,2116,517,2074,509,1960,497,1863,491,1698,490,1532,487,1435,478,1322,461,1275,450"/>
<area shape="rect" href="main_8c.html" title=": Main program body" alt="" coords="2275,515,2450,541"/>
<area shape="poly" title=" " alt="" coords="1276,445,1323,456,1464,476,1585,485,1692,488,1791,486,1998,484,2120,490,2263,504,2307,511,2306,517,2262,509,2119,495,1998,490,1791,492,1692,493,1585,491,1464,481,1322,461,1275,450"/>
</map>
</div>
</div>
<p><a href="stm32h5xx__hal__rcc__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l2_init_type_def.html">RCC_PLL2InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL2 Clock structure definition.  <a href="struct_r_c_c___p_l_l2_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_l_l1___clocks_type_def.html">PLL1_ClocksTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL1 Clocks structure definition.  <a href="struct_p_l_l1___clocks_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_l_l2___clocks_type_def.html">PLL2_ClocksTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL2 Clocks structure definition.  <a href="struct_p_l_l2___clocks_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC extended clocks structure definition.  <a href="struct_r_c_c___periph_c_l_k_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga50b7a89596fc4a355b8b895a96956998" id="r_ga50b7a89596fc4a355b8b895a96956998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_c_o___clock___source.html#ga50b7a89596fc4a355b8b895a96956998">RCC_LSCOSOURCE_LSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga50b7a89596fc4a355b8b895a96956998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2c71c02c7b79c1f12d2952e7cdba53" id="r_gaab2c71c02c7b79c1f12d2952e7cdba53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_s_c_o___clock___source.html#gaab2c71c02c7b79c1f12d2952e7cdba53">RCC_LSCOSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a></td></tr>
<tr class="separator:gaab2c71c02c7b79c1f12d2952e7cdba53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45390869c206531ea6d98baefb2315ac" id="r_ga45390869c206531ea6d98baefb2315ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga45390869c206531ea6d98baefb2315ac">RCC_PERIPHCLK_USART1</a>&#160;&#160;&#160;((uint64_t)0x00000001U)</td></tr>
<tr class="separator:ga45390869c206531ea6d98baefb2315ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d259e3e1607db6e547d525043246387" id="r_ga5d259e3e1607db6e547d525043246387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga5d259e3e1607db6e547d525043246387">RCC_PERIPHCLK_USART2</a>&#160;&#160;&#160;((uint64_t)0x00000002U)</td></tr>
<tr class="separator:ga5d259e3e1607db6e547d525043246387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8640cec93bf5d59d0f1beddd3bd7ec21" id="r_ga8640cec93bf5d59d0f1beddd3bd7ec21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga8640cec93bf5d59d0f1beddd3bd7ec21">RCC_PERIPHCLK_USART3</a>&#160;&#160;&#160;((uint64_t)0x00000004U)</td></tr>
<tr class="separator:ga8640cec93bf5d59d0f1beddd3bd7ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dd46ff44eb9a532070bb3790ce0086" id="r_ga26dd46ff44eb9a532070bb3790ce0086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga26dd46ff44eb9a532070bb3790ce0086">RCC_PERIPHCLK_LPUART1</a>&#160;&#160;&#160;((uint64_t)0x00001000U)</td></tr>
<tr class="separator:ga26dd46ff44eb9a532070bb3790ce0086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe21bb1cd8d7004373b236a8dd90fd92" id="r_gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gafe21bb1cd8d7004373b236a8dd90fd92">RCC_PERIPHCLK_I2C1</a>&#160;&#160;&#160;((uint64_t)0x00002000U)</td></tr>
<tr class="separator:gafe21bb1cd8d7004373b236a8dd90fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ca02c3ca6c548484cd1302c8adbb53" id="r_gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gad3ca02c3ca6c548484cd1302c8adbb53">RCC_PERIPHCLK_I2C2</a>&#160;&#160;&#160;((uint64_t)0x00004000U)</td></tr>
<tr class="separator:gad3ca02c3ca6c548484cd1302c8adbb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610f9b7c8e386f4fcfcb73066654b506" id="r_ga610f9b7c8e386f4fcfcb73066654b506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga610f9b7c8e386f4fcfcb73066654b506">RCC_PERIPHCLK_I3C1</a>&#160;&#160;&#160;((uint64_t)0x00010000U)</td></tr>
<tr class="separator:ga610f9b7c8e386f4fcfcb73066654b506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ca7e8b3726ee68934795277eb0cbce" id="r_ga56ca7e8b3726ee68934795277eb0cbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">RCC_PERIPHCLK_LPTIM1</a>&#160;&#160;&#160;((uint64_t)0x00020000U)</td></tr>
<tr class="separator:ga56ca7e8b3726ee68934795277eb0cbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561fc62cb1c8790b7647d9a6fd24818d" id="r_ga561fc62cb1c8790b7647d9a6fd24818d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga561fc62cb1c8790b7647d9a6fd24818d">RCC_PERIPHCLK_LPTIM2</a>&#160;&#160;&#160;((uint64_t)0x00040000U)</td></tr>
<tr class="separator:ga561fc62cb1c8790b7647d9a6fd24818d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea08a9359144d4314ad2f00ff7ae01e" id="r_gadea08a9359144d4314ad2f00ff7ae01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gadea08a9359144d4314ad2f00ff7ae01e">RCC_PERIPHCLK_ADCDAC</a>&#160;&#160;&#160;((uint64_t)0x00200000U)</td></tr>
<tr class="separator:gadea08a9359144d4314ad2f00ff7ae01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa234e496ace2f188b106dc15a95ed6bc" id="r_gaa234e496ace2f188b106dc15a95ed6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gadea08a9359144d4314ad2f00ff7ae01e">RCC_PERIPHCLK_ADCDAC</a></td></tr>
<tr class="separator:gaa234e496ace2f188b106dc15a95ed6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57886cef3641fa5e58973004183cdd5" id="r_gaa57886cef3641fa5e58973004183cdd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaa57886cef3641fa5e58973004183cdd5">RCC_PERIPHCLK_DAC</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gadea08a9359144d4314ad2f00ff7ae01e">RCC_PERIPHCLK_ADCDAC</a></td></tr>
<tr class="separator:gaa57886cef3641fa5e58973004183cdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510c6f116e397f75d30024f32510a917" id="r_ga510c6f116e397f75d30024f32510a917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga510c6f116e397f75d30024f32510a917">RCC_PERIPHCLK_CKPER</a>&#160;&#160;&#160;((uint64_t)0x01000000U)</td></tr>
<tr class="separator:ga510c6f116e397f75d30024f32510a917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede03aaafb5319bb39767bf50182406f" id="r_gaede03aaafb5319bb39767bf50182406f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>&#160;&#160;&#160;((uint64_t)0x02000000U)</td></tr>
<tr class="separator:gaede03aaafb5319bb39767bf50182406f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0390b2c914194fb8ed71ec93c7b3bef1" id="r_ga0390b2c914194fb8ed71ec93c7b3bef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga0390b2c914194fb8ed71ec93c7b3bef1">RCC_PERIPHCLK_RNG</a>&#160;&#160;&#160;((uint64_t)0x04000000U)</td></tr>
<tr class="separator:ga0390b2c914194fb8ed71ec93c7b3bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242ac97af2b567865cc6b91c11ed09df" id="r_ga242ac97af2b567865cc6b91c11ed09df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga242ac97af2b567865cc6b91c11ed09df">RCC_PERIPHCLK_SPI1</a>&#160;&#160;&#160;((uint64_t)0x08000000U)</td></tr>
<tr class="separator:ga242ac97af2b567865cc6b91c11ed09df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bbf2edddc0e0aacf619c9745be3bfa" id="r_gad4bbf2edddc0e0aacf619c9745be3bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gad4bbf2edddc0e0aacf619c9745be3bfa">RCC_PERIPHCLK_SPI2</a>&#160;&#160;&#160;((uint64_t)0x10000000U)</td></tr>
<tr class="separator:gad4bbf2edddc0e0aacf619c9745be3bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297836782024ef6dfe373baf6246138" id="r_ga9297836782024ef6dfe373baf6246138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga9297836782024ef6dfe373baf6246138">RCC_PERIPHCLK_SPI3</a>&#160;&#160;&#160;((uint64_t)0x20000000U)</td></tr>
<tr class="separator:ga9297836782024ef6dfe373baf6246138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b7c71407e825f89f9c0b0ac1bf20fc" id="r_gaf3b7c71407e825f89f9c0b0ac1bf20fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaf3b7c71407e825f89f9c0b0ac1bf20fc">RCC_PERIPHCLK_FDCAN</a>&#160;&#160;&#160;((uint64_t)0x400000000U)</td></tr>
<tr class="separator:gaf3b7c71407e825f89f9c0b0ac1bf20fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f33a3a0d531e21079b1ee6450ab3b1d" id="r_ga5f33a3a0d531e21079b1ee6450ab3b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga5f33a3a0d531e21079b1ee6450ab3b1d">RCC_PERIPHCLK_DAC_LP</a>&#160;&#160;&#160;((uint64_t)0x20000000000U)</td></tr>
<tr class="separator:ga5f33a3a0d531e21079b1ee6450ab3b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a377fb8665c389cb263cddbfa44bec6" id="r_ga6a377fb8665c389cb263cddbfa44bec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga6a377fb8665c389cb263cddbfa44bec6">RCC_PERIPHCLK_TIM</a>&#160;&#160;&#160;((uint64_t)0x80000000000U)</td></tr>
<tr class="separator:ga6a377fb8665c389cb263cddbfa44bec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a8a81a015f275a253b4d399c0016b9" id="r_gad1a8a81a015f275a253b4d399c0016b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___clock___output.html#gad1a8a81a015f275a253b4d399c0016b9">RCC_PLL2_DIVP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0167dde8bbe27204993f1b6e1e290d96">RCC_PLL2CFGR_PLL2PEN</a></td></tr>
<tr class="separator:gad1a8a81a015f275a253b4d399c0016b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06627c6c5a9c03fafd82d1bbb8916dd8" id="r_ga06627c6c5a9c03fafd82d1bbb8916dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___clock___output.html#ga06627c6c5a9c03fafd82d1bbb8916dd8">RCC_PLL2_DIVQ</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aafba36ad8b4acbc6112c16d885183c">RCC_PLL2CFGR_PLL2QEN</a></td></tr>
<tr class="separator:ga06627c6c5a9c03fafd82d1bbb8916dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9f811301522d6b81ad0b1cc249d1e" id="r_ga23a9f811301522d6b81ad0b1cc249d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___clock___output.html#ga23a9f811301522d6b81ad0b1cc249d1e">RCC_PLL2_DIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f3f8ac85f129feeb92663768c8a8ec1">RCC_PLL2CFGR_PLL2REN</a></td></tr>
<tr class="separator:ga23a9f811301522d6b81ad0b1cc249d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863b7b9c13d6719788c375343d23626a" id="r_ga863b7b9c13d6719788c375343d23626a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___v_c_i___range.html#ga863b7b9c13d6719788c375343d23626a">RCC_PLL2_VCIRANGE_0</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga863b7b9c13d6719788c375343d23626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5151df012558931f60b2afa30b46d63f" id="r_ga5151df012558931f60b2afa30b46d63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___v_c_i___range.html#ga5151df012558931f60b2afa30b46d63f">RCC_PLL2_VCIRANGE_1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf27bc67b90b6b209b8dae5fe76ee56af">RCC_PLL2CFGR_PLL2RGE_0</a></td></tr>
<tr class="separator:ga5151df012558931f60b2afa30b46d63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5e204bffdf1532bca8351739cb585a" id="r_ga6b5e204bffdf1532bca8351739cb585a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___v_c_i___range.html#ga6b5e204bffdf1532bca8351739cb585a">RCC_PLL2_VCIRANGE_2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0ac8f67e05bc5e6ca3d97072badddc8">RCC_PLL2CFGR_PLL2RGE_1</a></td></tr>
<tr class="separator:ga6b5e204bffdf1532bca8351739cb585a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad591e26445971cad6164c1e2d83adaf7" id="r_gad591e26445971cad6164c1e2d83adaf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___v_c_i___range.html#gad591e26445971cad6164c1e2d83adaf7">RCC_PLL2_VCIRANGE_3</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf27bc67b90b6b209b8dae5fe76ee56af">RCC_PLL2CFGR_PLL2RGE_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0ac8f67e05bc5e6ca3d97072badddc8">RCC_PLL2CFGR_PLL2RGE_1</a>)</td></tr>
<tr class="separator:gad591e26445971cad6164c1e2d83adaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc41f2eda3920832f2a43bdea872dc8" id="r_ga4dc41f2eda3920832f2a43bdea872dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___v_c_o___range.html#ga4dc41f2eda3920832f2a43bdea872dc8">RCC_PLL2_VCORANGE_WIDE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga4dc41f2eda3920832f2a43bdea872dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be71f93b44fce2fa51c9040cbfc008b" id="r_ga4be71f93b44fce2fa51c9040cbfc008b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___v_c_o___range.html#ga4be71f93b44fce2fa51c9040cbfc008b">RCC_PLL2_VCORANGE_MEDIUM</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf5e7b0f34790b58b0ad42709141e358">RCC_PLL2CFGR_PLL2VCOSEL</a></td></tr>
<tr class="separator:ga4be71f93b44fce2fa51c9040cbfc008b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52b3c41b1178f4f36aa54820dfa20d4" id="r_gaa52b3c41b1178f4f36aa54820dfa20d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#gaa52b3c41b1178f4f36aa54820dfa20d4">RCC_PLL2_SOURCE_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaa52b3c41b1178f4f36aa54820dfa20d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8538037685576fcb743c3cf1b3a0953c" id="r_ga8538037685576fcb743c3cf1b3a0953c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#ga8538037685576fcb743c3cf1b3a0953c">RCC_PLL2_SOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3388cdb1bdfeb53d9edf0c6c57b6ebc">RCC_PLL2CFGR_PLL2SRC_0</a></td></tr>
<tr class="separator:ga8538037685576fcb743c3cf1b3a0953c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877b7931257f24d03322662b9c3c4959" id="r_ga877b7931257f24d03322662b9c3c4959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#ga877b7931257f24d03322662b9c3c4959">RCC_PLL2_SOURCE_CSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad470baf4d308734a94218d407653c223">RCC_PLL2CFGR_PLL2SRC_1</a></td></tr>
<tr class="separator:ga877b7931257f24d03322662b9c3c4959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c57ac996f89da8d4656461e3a5bb6d" id="r_ga87c57ac996f89da8d4656461e3a5bb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#ga87c57ac996f89da8d4656461e3a5bb6d">RCC_PLL2_SOURCE_HSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3388cdb1bdfeb53d9edf0c6c57b6ebc">RCC_PLL2CFGR_PLL2SRC_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad470baf4d308734a94218d407653c223">RCC_PLL2CFGR_PLL2SRC_1</a>)</td></tr>
<tr class="separator:ga87c57ac996f89da8d4656461e3a5bb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b28509687786167271f0eb84b80b124" id="r_ga0b28509687786167271f0eb84b80b124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga0b28509687786167271f0eb84b80b124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51551d96490f396ac3289aa18ba9763" id="r_gab51551d96490f396ac3289aa18ba9763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gab51551d96490f396ac3289aa18ba9763">RCC_USART1CLKSOURCE_PLL2Q</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gada43f4082eeac6d3ec4ddd4bb30bd458">RCC_CCIPR1_USART1SEL_0</a></td></tr>
<tr class="separator:gab51551d96490f396ac3289aa18ba9763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15818f4637d9721117cf6751ad79af28" id="r_ga15818f4637d9721117cf6751ad79af28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gada43f4082eeac6d3ec4ddd4bb30bd458">RCC_CCIPR1_USART1SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga863608fa2bd94ebd0fc3a965824fbb9f">RCC_CCIPR1_USART1SEL_1</a>)</td></tr>
<tr class="separator:ga15818f4637d9721117cf6751ad79af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bc8eb5f52cce7e2b4fb80c088438d3" id="r_gad5bc8eb5f52cce7e2b4fb80c088438d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gad5bc8eb5f52cce7e2b4fb80c088438d3">RCC_USART1CLKSOURCE_CSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3844f84612ddc7341eff49dbdbc6b623">RCC_CCIPR1_USART1SEL_2</a></td></tr>
<tr class="separator:gad5bc8eb5f52cce7e2b4fb80c088438d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e82299a4295d0e5bf42950f99ddb39" id="r_gac2e82299a4295d0e5bf42950f99ddb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gada43f4082eeac6d3ec4ddd4bb30bd458">RCC_CCIPR1_USART1SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3844f84612ddc7341eff49dbdbc6b623">RCC_CCIPR1_USART1SEL_2</a>)</td></tr>
<tr class="separator:gac2e82299a4295d0e5bf42950f99ddb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289cffbef2f41c7df1866d7da23e8ec" id="r_gab289cffbef2f41c7df1866d7da23e8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gab289cffbef2f41c7df1866d7da23e8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c19d7f65ead1ee09e3547bd3cc5f3cf" id="r_ga2c19d7f65ead1ee09e3547bd3cc5f3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#ga2c19d7f65ead1ee09e3547bd3cc5f3cf">RCC_USART2CLKSOURCE_PLL2Q</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ef872f41946793701d5d7a930ca4408">RCC_CCIPR1_USART2SEL_0</a></td></tr>
<tr class="separator:ga2c19d7f65ead1ee09e3547bd3cc5f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ca7c150d24aa19b3cdfff9859872fc" id="r_gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ef872f41946793701d5d7a930ca4408">RCC_CCIPR1_USART2SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga976f66b0ef3959191d369ba74ad70372">RCC_CCIPR1_USART2SEL_1</a>)</td></tr>
<tr class="separator:gae2ca7c150d24aa19b3cdfff9859872fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637874047b80bb5fddef8ab64e2aab3b" id="r_ga637874047b80bb5fddef8ab64e2aab3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#ga637874047b80bb5fddef8ab64e2aab3b">RCC_USART2CLKSOURCE_CSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedc753979e3010cdcfbb70a004274a25">RCC_CCIPR1_USART2SEL_2</a></td></tr>
<tr class="separator:ga637874047b80bb5fddef8ab64e2aab3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95fa6fc4e888e6ea48d8f83ea4c0f4b" id="r_gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ef872f41946793701d5d7a930ca4408">RCC_CCIPR1_USART2SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedc753979e3010cdcfbb70a004274a25">RCC_CCIPR1_USART2SEL_2</a>)</td></tr>
<tr class="separator:gae95fa6fc4e888e6ea48d8f83ea4c0f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62af493f9ff89147905aa00531380a91" id="r_ga62af493f9ff89147905aa00531380a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga62af493f9ff89147905aa00531380a91">RCC_USART3CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga62af493f9ff89147905aa00531380a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe67c3f1481d351e4b130752eb2ebc68" id="r_gabe67c3f1481d351e4b130752eb2ebc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#gabe67c3f1481d351e4b130752eb2ebc68">RCC_USART3CLKSOURCE_PLL2Q</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga575bb8e89d23c0f81108ed471454e641">RCC_CCIPR1_USART3SEL_0</a></td></tr>
<tr class="separator:gabe67c3f1481d351e4b130752eb2ebc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b33821af3544a53ec417077be17d5a" id="r_ga30b33821af3544a53ec417077be17d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga30b33821af3544a53ec417077be17d5a">RCC_USART3CLKSOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga575bb8e89d23c0f81108ed471454e641">RCC_CCIPR1_USART3SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae60356ccb5c537f9e6057cd2ac6b0fe3">RCC_CCIPR1_USART3SEL_1</a>)</td></tr>
<tr class="separator:ga30b33821af3544a53ec417077be17d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab483bc7c51867961007384a930c4349" id="r_gaab483bc7c51867961007384a930c4349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#gaab483bc7c51867961007384a930c4349">RCC_USART3CLKSOURCE_CSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3c3e800d0fc67c2fce9c75538adf700c">RCC_CCIPR1_USART3SEL_2</a></td></tr>
<tr class="separator:gaab483bc7c51867961007384a930c4349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423ec12947162063f7f460798274793a" id="r_ga423ec12947162063f7f460798274793a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga423ec12947162063f7f460798274793a">RCC_USART3CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga575bb8e89d23c0f81108ed471454e641">RCC_CCIPR1_USART3SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3c3e800d0fc67c2fce9c75538adf700c">RCC_CCIPR1_USART3SEL_2</a>)</td></tr>
<tr class="separator:ga423ec12947162063f7f460798274793a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332afccbc53b7121199301099a3da31e" id="r_ga332afccbc53b7121199301099a3da31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga332afccbc53b7121199301099a3da31e">RCC_LPUART1CLKSOURCE_PCLK3</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga332afccbc53b7121199301099a3da31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3374f5864d1fe6a4edfa864800109580" id="r_ga3374f5864d1fe6a4edfa864800109580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga3374f5864d1fe6a4edfa864800109580">RCC_LPUART1CLKSOURCE_PLL2Q</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad248c8de7daa02e38703b681fc74f67e">RCC_CCIPR3_LPUART1SEL_0</a></td></tr>
<tr class="separator:ga3374f5864d1fe6a4edfa864800109580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe5b8226a6804b33af9409d3de4986d" id="r_gacbe5b8226a6804b33af9409d3de4986d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad248c8de7daa02e38703b681fc74f67e">RCC_CCIPR3_LPUART1SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90429df65403f4d3c8633ecdd109333f">RCC_CCIPR3_LPUART1SEL_1</a>)</td></tr>
<tr class="separator:gacbe5b8226a6804b33af9409d3de4986d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f8bebe1b4f3434794beb18549fad6d" id="r_ga93f8bebe1b4f3434794beb18549fad6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga93f8bebe1b4f3434794beb18549fad6d">RCC_LPUART1CLKSOURCE_CSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1abe0ac7731a428d4bb7f168714a588b">RCC_CCIPR3_LPUART1SEL_2</a></td></tr>
<tr class="separator:ga93f8bebe1b4f3434794beb18549fad6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ce77cb8bf9ec5b4053c7c3df8d8a0" id="r_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad248c8de7daa02e38703b681fc74f67e">RCC_CCIPR3_LPUART1SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1abe0ac7731a428d4bb7f168714a588b">RCC_CCIPR3_LPUART1SEL_2</a>)</td></tr>
<tr class="separator:gaf12ce77cb8bf9ec5b4053c7c3df8d8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc90800e3059c5e65977746386f651c" id="r_ga2fc90800e3059c5e65977746386f651c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga2fc90800e3059c5e65977746386f651c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac34d181740ebf8ab111fc459a7d0da" id="r_gacac34d181740ebf8ab111fc459a7d0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#gacac34d181740ebf8ab111fc459a7d0da">RCC_I2C1CLKSOURCE_PLL2R</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0619341bab6fec6f8e81067ef7a9c74f">RCC_CCIPR4_I2C1SEL_0</a></td></tr>
<tr class="separator:gacac34d181740ebf8ab111fc459a7d0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5645524b292048cfe127da02ba9b3df7" id="r_ga5645524b292048cfe127da02ba9b3df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d580fe3550e3e7f00bb6f4ed6e7a66a">RCC_CCIPR4_I2C1SEL_1</a></td></tr>
<tr class="separator:ga5645524b292048cfe127da02ba9b3df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab441e477902a86bf58356e078e50b074" id="r_gab441e477902a86bf58356e078e50b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#gab441e477902a86bf58356e078e50b074">RCC_I2C1CLKSOURCE_CSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d580fe3550e3e7f00bb6f4ed6e7a66a">RCC_CCIPR4_I2C1SEL_1</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0619341bab6fec6f8e81067ef7a9c74f">RCC_CCIPR4_I2C1SEL_0</a>)</td></tr>
<tr class="separator:gab441e477902a86bf58356e078e50b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aad93752b3933f771ef44ad53afd6b7" id="r_ga8aad93752b3933f771ef44ad53afd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga8aad93752b3933f771ef44ad53afd6b7">RCC_I2C2CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga8aad93752b3933f771ef44ad53afd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2d62bacf6ea3e520ff89ce0ed12839" id="r_ga2d2d62bacf6ea3e520ff89ce0ed12839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga2d2d62bacf6ea3e520ff89ce0ed12839">RCC_I2C2CLKSOURCE_PLL2R</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa54e16861ed1c58097abb56f7c606d4f">RCC_CCIPR4_I2C2SEL_0</a></td></tr>
<tr class="separator:ga2d2d62bacf6ea3e520ff89ce0ed12839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d1849bb1ec2df29cab79843441e3cc" id="r_gab2d1849bb1ec2df29cab79843441e3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#gab2d1849bb1ec2df29cab79843441e3cc">RCC_I2C2CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf61a28eff6cf57299a2ec590d570fa84">RCC_CCIPR4_I2C2SEL_1</a></td></tr>
<tr class="separator:gab2d1849bb1ec2df29cab79843441e3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34323d683125806be2a0df9125fccb0e" id="r_ga34323d683125806be2a0df9125fccb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga34323d683125806be2a0df9125fccb0e">RCC_I2C2CLKSOURCE_CSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf61a28eff6cf57299a2ec590d570fa84">RCC_CCIPR4_I2C2SEL_1</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa54e16861ed1c58097abb56f7c606d4f">RCC_CCIPR4_I2C2SEL_0</a>)</td></tr>
<tr class="separator:ga34323d683125806be2a0df9125fccb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec776d2e27d85534cd48d384c06008b" id="r_gabec776d2e27d85534cd48d384c06008b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#gabec776d2e27d85534cd48d384c06008b">RCC_I3C1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gabec776d2e27d85534cd48d384c06008b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7696153780132ec7f1eacfe9fd00953" id="r_gac7696153780132ec7f1eacfe9fd00953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#gac7696153780132ec7f1eacfe9fd00953">RCC_I3C1CLKSOURCE_PLL2R</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga186e63e77433f21645327df2fa0392e8">RCC_CCIPR4_I3C1SEL_0</a></td></tr>
<tr class="separator:gac7696153780132ec7f1eacfe9fd00953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b668ca4762a5bd9383acf5be31c067c" id="r_ga8b668ca4762a5bd9383acf5be31c067c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#ga8b668ca4762a5bd9383acf5be31c067c">RCC_I3C1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga317285d7e700c4a726e01adf5df11869">RCC_CCIPR4_I3C1SEL_1</a></td></tr>
<tr class="separator:ga8b668ca4762a5bd9383acf5be31c067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0703612cc8c099955c74adcbf8ec0aa6" id="r_ga0703612cc8c099955c74adcbf8ec0aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga0703612cc8c099955c74adcbf8ec0aa6">RCC_RNGCLKSOURCE_HSI48</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga0703612cc8c099955c74adcbf8ec0aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fc0601ebbe1d6d18c528acd4a8608d" id="r_ga64fc0601ebbe1d6d18c528acd4a8608d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga64fc0601ebbe1d6d18c528acd4a8608d">RCC_RNGCLKSOURCE_PLL1Q</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e3be9b358bb904f49bfab23cb2db0e0">RCC_CCIPR5_RNGSEL_0</a></td></tr>
<tr class="separator:ga64fc0601ebbe1d6d18c528acd4a8608d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24da555a5911627241abc7a76675149" id="r_gad24da555a5911627241abc7a76675149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#gad24da555a5911627241abc7a76675149">RCC_RNGCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94f206a8200d37016c79164a43a16ddb">RCC_CCIPR5_RNGSEL_1</a></td></tr>
<tr class="separator:gad24da555a5911627241abc7a76675149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24db3e934cb86dca56b473c253f98dee" id="r_ga24db3e934cb86dca56b473c253f98dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___r_n_g___clock___source.html#ga24db3e934cb86dca56b473c253f98dee">RCC_RNGCLKSOURCE_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e3be9b358bb904f49bfab23cb2db0e0">RCC_CCIPR5_RNGSEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94f206a8200d37016c79164a43a16ddb">RCC_CCIPR5_RNGSEL_1</a>)</td></tr>
<tr class="separator:ga24db3e934cb86dca56b473c253f98dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102bdf778515cf544c1fd3fbaf85173b" id="r_ga102bdf778515cf544c1fd3fbaf85173b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i1___clock___source.html#ga102bdf778515cf544c1fd3fbaf85173b">RCC_SPI1CLKSOURCE_PLL1Q</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga102bdf778515cf544c1fd3fbaf85173b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e9ecc02970434509684eabbadac4e6" id="r_ga76e9ecc02970434509684eabbadac4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i1___clock___source.html#ga76e9ecc02970434509684eabbadac4e6">RCC_SPI1CLKSOURCE_PLL2P</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b681bd0ce4eeb0eb707322f2fc9388">RCC_CCIPR3_SPI1SEL_0</a></td></tr>
<tr class="separator:ga76e9ecc02970434509684eabbadac4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40a036bb750300c63ffac56f35771f2" id="r_gad40a036bb750300c63ffac56f35771f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i1___clock___source.html#gad40a036bb750300c63ffac56f35771f2">RCC_SPI1CLKSOURCE_PIN</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b681bd0ce4eeb0eb707322f2fc9388">RCC_CCIPR3_SPI1SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9a206bfb66d9bd9276431be185ed0484">RCC_CCIPR3_SPI1SEL_1</a>)</td></tr>
<tr class="separator:gad40a036bb750300c63ffac56f35771f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e7094879a190124fe075d2c91e3bee" id="r_gac2e7094879a190124fe075d2c91e3bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i1___clock___source.html#gac2e7094879a190124fe075d2c91e3bee">RCC_SPI1CLKSOURCE_CLKP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f511f52f7ba42848d30bb662cfa45ee">RCC_CCIPR3_SPI1SEL_2</a></td></tr>
<tr class="separator:gac2e7094879a190124fe075d2c91e3bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d9f71e7d20627cefdc074ba5dfa28b" id="r_ga52d9f71e7d20627cefdc074ba5dfa28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i2___clock___source.html#ga52d9f71e7d20627cefdc074ba5dfa28b">RCC_SPI2CLKSOURCE_PLL1Q</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga52d9f71e7d20627cefdc074ba5dfa28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1767601f4a2f49dda62b9143c91794c1" id="r_ga1767601f4a2f49dda62b9143c91794c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i2___clock___source.html#ga1767601f4a2f49dda62b9143c91794c1">RCC_SPI2CLKSOURCE_PLL2P</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e8b006e385149243caf3b2c3ddbc3b0">RCC_CCIPR3_SPI2SEL_0</a></td></tr>
<tr class="separator:ga1767601f4a2f49dda62b9143c91794c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435d41f2ee1f56c85859a1f490ba5544" id="r_ga435d41f2ee1f56c85859a1f490ba5544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i2___clock___source.html#ga435d41f2ee1f56c85859a1f490ba5544">RCC_SPI2CLKSOURCE_PIN</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e8b006e385149243caf3b2c3ddbc3b0">RCC_CCIPR3_SPI2SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1927f29d1a0d949272bf30663514d773">RCC_CCIPR3_SPI2SEL_1</a>)</td></tr>
<tr class="separator:ga435d41f2ee1f56c85859a1f490ba5544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cd3d3506659ece5c05e3b917f5dd1d" id="r_ga02cd3d3506659ece5c05e3b917f5dd1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i2___clock___source.html#ga02cd3d3506659ece5c05e3b917f5dd1d">RCC_SPI2CLKSOURCE_CLKP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga439957ef0dad446a1ef06b41e4362f56">RCC_CCIPR3_SPI2SEL_2</a></td></tr>
<tr class="separator:ga02cd3d3506659ece5c05e3b917f5dd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a8e6d4b63257f44da6385b713b66b4" id="r_ga93a8e6d4b63257f44da6385b713b66b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i3___clock___source.html#ga93a8e6d4b63257f44da6385b713b66b4">RCC_SPI3CLKSOURCE_PLL1Q</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga93a8e6d4b63257f44da6385b713b66b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b38986236baef002b23e54f7661fd43" id="r_ga0b38986236baef002b23e54f7661fd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i3___clock___source.html#ga0b38986236baef002b23e54f7661fd43">RCC_SPI3CLKSOURCE_PLL2P</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafcc8297068ebde62253543b412551596">RCC_CCIPR3_SPI3SEL_0</a></td></tr>
<tr class="separator:ga0b38986236baef002b23e54f7661fd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb3dafe4df8cd027201ff60e3e843be" id="r_gadeb3dafe4df8cd027201ff60e3e843be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i3___clock___source.html#gadeb3dafe4df8cd027201ff60e3e843be">RCC_SPI3CLKSOURCE_PIN</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafcc8297068ebde62253543b412551596">RCC_CCIPR3_SPI3SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d590527ab6f355378f60439efb509f5">RCC_CCIPR3_SPI3SEL_1</a>)</td></tr>
<tr class="separator:gadeb3dafe4df8cd027201ff60e3e843be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f9c4bb736322fb0dba77a5fdfc6453" id="r_ga01f9c4bb736322fb0dba77a5fdfc6453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___s_p_i3___clock___source.html#ga01f9c4bb736322fb0dba77a5fdfc6453">RCC_SPI3CLKSOURCE_CLKP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e91eee541ba969fe7e084e3c4a17d87">RCC_CCIPR3_SPI3SEL_2</a></td></tr>
<tr class="separator:ga01f9c4bb736322fb0dba77a5fdfc6453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0f26825ffa605a367ab835ada3db6e" id="r_gacd0f26825ffa605a367ab835ada3db6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gacd0f26825ffa605a367ab835ada3db6e">RCC_LPTIM1CLKSOURCE_PCLK3</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:gacd0f26825ffa605a367ab835ada3db6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a985b08072563f2ba7f762be95284a" id="r_gae3a985b08072563f2ba7f762be95284a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gae3a985b08072563f2ba7f762be95284a">RCC_LPTIM1CLKSOURCE_PLL2P</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5135a1947d723ad47f96a590f18dcfa6">RCC_CCIPR2_LPTIM1SEL_0</a></td></tr>
<tr class="separator:gae3a985b08072563f2ba7f762be95284a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f268c170b61a50711db963c02356874" id="r_ga6f268c170b61a50711db963c02356874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5135a1947d723ad47f96a590f18dcfa6">RCC_CCIPR2_LPTIM1SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa15b5d837a0219fff8251530d86ae3aa">RCC_CCIPR2_LPTIM1SEL_1</a>)</td></tr>
<tr class="separator:ga6f268c170b61a50711db963c02356874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6dc141d42b90f46a14f6dc653856055" id="r_gac6dc141d42b90f46a14f6dc653856055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafaa595b5c17b243f2d0a15a198f5e4a6">RCC_CCIPR2_LPTIM1SEL_2</a></td></tr>
<tr class="separator:gac6dc141d42b90f46a14f6dc653856055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165eb3f710b2b499ac0a30beefe75cd8" id="r_ga165eb3f710b2b499ac0a30beefe75cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga165eb3f710b2b499ac0a30beefe75cd8">RCC_LPTIM1CLKSOURCE_CLKP</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5135a1947d723ad47f96a590f18dcfa6">RCC_CCIPR2_LPTIM1SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafaa595b5c17b243f2d0a15a198f5e4a6">RCC_CCIPR2_LPTIM1SEL_2</a>)</td></tr>
<tr class="separator:ga165eb3f710b2b499ac0a30beefe75cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb7d869a9d33f91c8732ec27dc461b7" id="r_ga8eb7d869a9d33f91c8732ec27dc461b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga8eb7d869a9d33f91c8732ec27dc461b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f9a4984d7b022081d016837e5b838c" id="r_ga13f9a4984d7b022081d016837e5b838c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga13f9a4984d7b022081d016837e5b838c">RCC_LPTIM2CLKSOURCE_PLL2P</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8912a9d5565b4a7ad7bfd7432b4c9ddb">RCC_CCIPR2_LPTIM2SEL_0</a></td></tr>
<tr class="separator:ga13f9a4984d7b022081d016837e5b838c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2d055b3c47d3ef219b44b2819317e6" id="r_ga9a2d055b3c47d3ef219b44b2819317e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8912a9d5565b4a7ad7bfd7432b4c9ddb">RCC_CCIPR2_LPTIM2SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab28456a9d1c03bb2a41f0e7a6c0dd4fb">RCC_CCIPR2_LPTIM2SEL_1</a>)</td></tr>
<tr class="separator:ga9a2d055b3c47d3ef219b44b2819317e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56818e296ec1095f2449787e98ae8b56" id="r_ga56818e296ec1095f2449787e98ae8b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab97d4b6210920df2ac365073d023096a">RCC_CCIPR2_LPTIM2SEL_2</a></td></tr>
<tr class="separator:ga56818e296ec1095f2449787e98ae8b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38feddb1bd885729514444662be4af1c" id="r_ga38feddb1bd885729514444662be4af1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga38feddb1bd885729514444662be4af1c">RCC_LPTIM2CLKSOURCE_CLKP</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8912a9d5565b4a7ad7bfd7432b4c9ddb">RCC_CCIPR2_LPTIM2SEL_0</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab97d4b6210920df2ac365073d023096a">RCC_CCIPR2_LPTIM2SEL_2</a>)</td></tr>
<tr class="separator:ga38feddb1bd885729514444662be4af1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90639b0b9b3f0436d9a46b234d6b499f" id="r_ga90639b0b9b3f0436d9a46b234d6b499f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga90639b0b9b3f0436d9a46b234d6b499f">RCC_FDCANCLKSOURCE_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga90639b0b9b3f0436d9a46b234d6b499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552ce270a95854d7d219c0ce137b78eb" id="r_ga552ce270a95854d7d219c0ce137b78eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga552ce270a95854d7d219c0ce137b78eb">RCC_FDCANCLKSOURCE_PLL1Q</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4951f21f29343fdd1dfa33a8e0a5c13d">RCC_CCIPR5_FDCANSEL_0</a></td></tr>
<tr class="separator:ga552ce270a95854d7d219c0ce137b78eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d597f607cbeb1e656845898f57212e" id="r_ga36d597f607cbeb1e656845898f57212e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga36d597f607cbeb1e656845898f57212e">RCC_FDCANCLKSOURCE_PLL2Q</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9bb119aefd94498e67f9980eeee41e23">RCC_CCIPR5_FDCANSEL_1</a></td></tr>
<tr class="separator:ga36d597f607cbeb1e656845898f57212e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193eb765c236bc6813c7e219043fe961" id="r_ga193eb765c236bc6813c7e219043fe961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga193eb765c236bc6813c7e219043fe961">RCC_ADCDACCLKSOURCE_HCLK</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga193eb765c236bc6813c7e219043fe961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f994d61d0f161d8801613d185f8c01e" id="r_ga1f994d61d0f161d8801613d185f8c01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga1f994d61d0f161d8801613d185f8c01e">RCC_ADCDACCLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac00038d9f584c2f1a02f0218e31e5246">RCC_CCIPR5_ADCDACSEL_0</a></td></tr>
<tr class="separator:ga1f994d61d0f161d8801613d185f8c01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b95eb1a9ee7052d37fdba3b4b18226c" id="r_ga0b95eb1a9ee7052d37fdba3b4b18226c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga0b95eb1a9ee7052d37fdba3b4b18226c">RCC_ADCDACCLKSOURCE_PLL2R</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa156695a09888772328a38cf74c2ab5f">RCC_CCIPR5_ADCDACSEL_1</a></td></tr>
<tr class="separator:ga0b95eb1a9ee7052d37fdba3b4b18226c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b01a117a736e03c47d30897c4b1128c" id="r_ga2b01a117a736e03c47d30897c4b1128c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga2b01a117a736e03c47d30897c4b1128c">RCC_ADCDACCLKSOURCE_HSE</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa156695a09888772328a38cf74c2ab5f">RCC_CCIPR5_ADCDACSEL_1</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac00038d9f584c2f1a02f0218e31e5246">RCC_CCIPR5_ADCDACSEL_0</a>)</td></tr>
<tr class="separator:ga2b01a117a736e03c47d30897c4b1128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906d332f7eac129b932e8488b180dd37" id="r_ga906d332f7eac129b932e8488b180dd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga906d332f7eac129b932e8488b180dd37">RCC_ADCDACCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga17e5c52bbe56849aca0d060eaf35b1fc">RCC_CCIPR5_ADCDACSEL_2</a></td></tr>
<tr class="separator:ga906d332f7eac129b932e8488b180dd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c65769cdff89f2dc54fcfd2778c943c" id="r_ga7c65769cdff89f2dc54fcfd2778c943c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga7c65769cdff89f2dc54fcfd2778c943c">RCC_ADCDACCLKSOURCE_CSI</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga17e5c52bbe56849aca0d060eaf35b1fc">RCC_CCIPR5_ADCDACSEL_2</a> | <a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac00038d9f584c2f1a02f0218e31e5246">RCC_CCIPR5_ADCDACSEL_0</a>)</td></tr>
<tr class="separator:ga7c65769cdff89f2dc54fcfd2778c943c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9867c5087fe478f0548cff9edf6624de" id="r_ga9867c5087fe478f0548cff9edf6624de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___d_a_c___low___power___clock___source.html#ga9867c5087fe478f0548cff9edf6624de">RCC_DACLPCLKSOURCE_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000000U)</td></tr>
<tr class="separator:ga9867c5087fe478f0548cff9edf6624de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4738f3b56a53155fb06dcf3cae727df" id="r_gaf4738f3b56a53155fb06dcf3cae727df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___d_a_c___low___power___clock___source.html#gaf4738f3b56a53155fb06dcf3cae727df">RCC_DACLPCLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258328c2bb81475ab3043df62aea5a85">RCC_CCIPR5_DACSEL</a></td></tr>
<tr class="separator:gaf4738f3b56a53155fb06dcf3cae727df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931812906ad59e0f5ff675063888c2a3" id="r_ga931812906ad59e0f5ff675063888c2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga931812906ad59e0f5ff675063888c2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7010519d2a24e177d73354af81eff627" id="r_ga7010519d2a24e177d73354af81eff627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga516c6ee4444b68ff9e3a1132bc9fe7ab">RCC_CCIPR5_CKERPSEL_0</a></td></tr>
<tr class="separator:ga7010519d2a24e177d73354af81eff627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3d6bfba43dc6ccd64a1ea3e66a7f1a" id="r_gace3d6bfba43dc6ccd64a1ea3e66a7f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21f6c1c07a42ff4a032fa8f1d148c925">RCC_CCIPR5_CKERPSEL_1</a></td></tr>
<tr class="separator:gace3d6bfba43dc6ccd64a1ea3e66a7f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae320dc308fe463232c95610ec4b39b6b" id="r_gae320dc308fe463232c95610ec4b39b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#gae320dc308fe463232c95610ec4b39b6b">RCC_TIMPRES_DEACTIVATED</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gae320dc308fe463232c95610ec4b39b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dc9065111c8aa0e44c30dacc38536" id="r_gae93dc9065111c8aa0e44c30dacc38536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#gae93dc9065111c8aa0e44c30dacc38536">RCC_TIMPRES_ACTIVATED</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae49b1de37201b64ce6fdbe8f16611c50">RCC_CFGR1_TIMPRE</a></td></tr>
<tr class="separator:gae93dc9065111c8aa0e44c30dacc38536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6b48e748631aab28b7623ddf9daf73" id="r_ga3e6b48e748631aab28b7623ddf9daf73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3e6b48e748631aab28b7623ddf9daf73">__HAL_RCC_TIMIC_ENABLE</a>()</td></tr>
<tr class="memdesc:ga3e6b48e748631aab28b7623ddf9daf73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the HSI and CSI divided clock for Timers 12, 15 and LPTimer2 input capture.  <br /></td></tr>
<tr class="separator:ga3e6b48e748631aab28b7623ddf9daf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b5f6cbb8f4f0bb956abd2b4d06e587" id="r_gaf4b5f6cbb8f4f0bb956abd2b4d06e587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf4b5f6cbb8f4f0bb956abd2b4d06e587">__HAL_RCC_TIMIC_DISABLE</a>()</td></tr>
<tr class="separator:gaf4b5f6cbb8f4f0bb956abd2b4d06e587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f08ed5dae86285180e4c68ba2843a6" id="r_gae1f08ed5dae86285180e4c68ba2843a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae1f08ed5dae86285180e4c68ba2843a6">__HAL_RCC_PLL2_PLLSOURCE_CONFIG</a>(__PLL2SOURCE__)</td></tr>
<tr class="memdesc:gae1f08ed5dae86285180e4c68ba2843a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock source.  <br /></td></tr>
<tr class="separator:gae1f08ed5dae86285180e4c68ba2843a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7ee8614462fc3926c533dbd530fe0e" id="r_gabf7ee8614462fc3926c533dbd530fe0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gabf7ee8614462fc3926c533dbd530fe0e">__HAL_RCC_GET_PLL2_OSCSOURCE</a>()</td></tr>
<tr class="memdesc:gabf7ee8614462fc3926c533dbd530fe0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL2 clock source.  <br /></td></tr>
<tr class="separator:gabf7ee8614462fc3926c533dbd530fe0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26698eafa11a209a537d7875193a73f8" id="r_ga26698eafa11a209a537d7875193a73f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga26698eafa11a209a537d7875193a73f8">__HAL_RCC_PLL2_CONFIG</a>(__PLL2SOURCE__,  __PLL2M__,  __PLL2N__,  __PLL2P__,  __PLL2Q__,  __PLL2R__)</td></tr>
<tr class="memdesc:ga26698eafa11a209a537d7875193a73f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the PLL2 source, multiplication and division factors.  <br /></td></tr>
<tr class="separator:ga26698eafa11a209a537d7875193a73f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f8e763f2bc1a51bbe27d76dbd32571" id="r_ga65f8e763f2bc1a51bbe27d76dbd32571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga65f8e763f2bc1a51bbe27d76dbd32571">__HAL_RCC_PLL2_MULN_CONFIG</a>(__PLL2N__)</td></tr>
<tr class="memdesc:ga65f8e763f2bc1a51bbe27d76dbd32571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock multiplication factor N.  <br /></td></tr>
<tr class="separator:ga65f8e763f2bc1a51bbe27d76dbd32571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417a613d9385f18bd27d15314119dce7" id="r_ga417a613d9385f18bd27d15314119dce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga417a613d9385f18bd27d15314119dce7">__HAL_RCC_PLL2_DIVM_CONFIG</a>(__PLL2M__)</td></tr>
<tr class="memdesc:ga417a613d9385f18bd27d15314119dce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 input clock division factor M.  <br /></td></tr>
<tr class="separator:ga417a613d9385f18bd27d15314119dce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870898883d05de11bc3b357fda697bad" id="r_ga870898883d05de11bc3b357fda697bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga870898883d05de11bc3b357fda697bad">__HAL_RCC_PLL2_DIVP_CONFIG</a>(__PLL2P__)</td></tr>
<tr class="memdesc:ga870898883d05de11bc3b357fda697bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock division factor P.  <br /></td></tr>
<tr class="separator:ga870898883d05de11bc3b357fda697bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff20ae8964045dcd259ef606ce66f98" id="r_ga7ff20ae8964045dcd259ef606ce66f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7ff20ae8964045dcd259ef606ce66f98">__HAL_RCC_PLL2_DIVQ_CONFIG</a>(__PLL2Q__)</td></tr>
<tr class="memdesc:ga7ff20ae8964045dcd259ef606ce66f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock division factor Q.  <br /></td></tr>
<tr class="separator:ga7ff20ae8964045dcd259ef606ce66f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368128711ab5e6f7073aca94a1719afb" id="r_ga368128711ab5e6f7073aca94a1719afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga368128711ab5e6f7073aca94a1719afb">__HAL_RCC_PLL2_DIVR_CONFIG</a>(__PLL2R__)</td></tr>
<tr class="memdesc:ga368128711ab5e6f7073aca94a1719afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock division factor R.  <br /></td></tr>
<tr class="separator:ga368128711ab5e6f7073aca94a1719afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1a8ad328f57e3dcade01e5355e0add" id="r_gacc1a8ad328f57e3dcade01e5355e0add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a>()</td></tr>
<tr class="memdesc:gacc1a8ad328f57e3dcade01e5355e0add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the PLL2.  <br /></td></tr>
<tr class="separator:gacc1a8ad328f57e3dcade01e5355e0add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e44121d27a8d6096c170d4a2e7c1981" id="r_ga1e44121d27a8d6096c170d4a2e7c1981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga1e44121d27a8d6096c170d4a2e7c1981">__HAL_RCC_PLL2_DISABLE</a>()</td></tr>
<tr class="separator:ga1e44121d27a8d6096c170d4a2e7c1981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7af1bfce2fbd60c02616a733ebf3ff9" id="r_gae7af1bfce2fbd60c02616a733ebf3ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae7af1bfce2fbd60c02616a733ebf3ff9">__HAL_RCC_PLL2_CLKOUT_ENABLE</a>(__PLL2_CLOCKOUT__)</td></tr>
<tr class="memdesc:gae7af1bfce2fbd60c02616a733ebf3ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables each clock output (PLL2_P_CLK, PLL2_Q_CLK, PLL2_R_CLK)  <br /></td></tr>
<tr class="separator:gae7af1bfce2fbd60c02616a733ebf3ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e7aefb41f1b3421c3e3255c3c17928" id="r_ga62e7aefb41f1b3421c3e3255c3c17928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga62e7aefb41f1b3421c3e3255c3c17928">__HAL_RCC_PLL2_CLKOUT_DISABLE</a>(__PLL2_CLOCKOUT__)</td></tr>
<tr class="separator:ga62e7aefb41f1b3421c3e3255c3c17928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2142f7cc2d9b1421623bc830de4edd" id="r_ga8a2142f7cc2d9b1421623bc830de4edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8a2142f7cc2d9b1421623bc830de4edd">__HAL_RCC_GET_PLL2_CLKOUT_CONFIG</a>(__PLL2_CLOCKOUT__)</td></tr>
<tr class="memdesc:ga8a2142f7cc2d9b1421623bc830de4edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the PLL2 clock output enable status.  <br /></td></tr>
<tr class="separator:ga8a2142f7cc2d9b1421623bc830de4edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218ab05ffa84607f94e770f4ca3d420d" id="r_ga218ab05ffa84607f94e770f4ca3d420d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga218ab05ffa84607f94e770f4ca3d420d">__HAL_RCC_PLL2_FRACN_ENABLE</a>()</td></tr>
<tr class="memdesc:ga218ab05ffa84607f94e770f4ca3d420d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables Fractional Part Of The Multiplication Factor of PLL2 VCO.  <br /></td></tr>
<tr class="separator:ga218ab05ffa84607f94e770f4ca3d420d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b009f3fe44e823a579aa60785ae641b" id="r_ga9b009f3fe44e823a579aa60785ae641b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9b009f3fe44e823a579aa60785ae641b">__HAL_RCC_PLL2_FRACN_DISABLE</a>()</td></tr>
<tr class="separator:ga9b009f3fe44e823a579aa60785ae641b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137ea87861b04bd22e7368ba5e6146bc" id="r_ga137ea87861b04bd22e7368ba5e6146bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga137ea87861b04bd22e7368ba5e6146bc">__HAL_RCC_PLL2_FRACN_CONFIG</a>(__PLL2FRACN__)</td></tr>
<tr class="memdesc:ga137ea87861b04bd22e7368ba5e6146bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures PLL2 clock Fractional Part Of The Multiplication Factor.  <br /></td></tr>
<tr class="separator:ga137ea87861b04bd22e7368ba5e6146bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646d50657e227a7f0d2867526ac084f" id="r_gac646d50657e227a7f0d2867526ac084f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac646d50657e227a7f0d2867526ac084f">__HAL_RCC_PLL2_VCIRANGE</a>(__PLL2VCIRange__)</td></tr>
<tr class="memdesc:gac646d50657e227a7f0d2867526ac084f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL2 reference frequency range.  <br /></td></tr>
<tr class="separator:gac646d50657e227a7f0d2867526ac084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b448c0dab856525467ba9146db00432" id="r_ga5b448c0dab856525467ba9146db00432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5b448c0dab856525467ba9146db00432">__HAL_RCC_PLL2_VCORANGE</a>(__RCC_PLL2VCORange__)</td></tr>
<tr class="memdesc:ga5b448c0dab856525467ba9146db00432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL2 reference frequency range.  <br /></td></tr>
<tr class="separator:ga5b448c0dab856525467ba9146db00432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e13ab0592a1282a543d992576ecef94" id="r_ga2e13ab0592a1282a543d992576ecef94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2e13ab0592a1282a543d992576ecef94">__HAL_RCC_ADCDAC_CONFIG</a>(__ADCDAC_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga2e13ab0592a1282a543d992576ecef94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the ADC and DAC kernel clock source.  <br /></td></tr>
<tr class="separator:ga2e13ab0592a1282a543d992576ecef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb91c7fed55c76dcef023d4765c47f3" id="r_gaffb91c7fed55c76dcef023d4765c47f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaffb91c7fed55c76dcef023d4765c47f3">__HAL_RCC_GET_ADCDAC_SOURCE</a>()</td></tr>
<tr class="memdesc:gaffb91c7fed55c76dcef023d4765c47f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC and DAC kernel clock source.  <br /></td></tr>
<tr class="separator:gaffb91c7fed55c76dcef023d4765c47f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b36f6d6357d085b196b895000ce66d8" id="r_ga2b36f6d6357d085b196b895000ce66d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2b36f6d6357d085b196b895000ce66d8">__HAL_RCC_DAC_LP_CONFIG</a>(__DACLPCLKSOURCE__)</td></tr>
<tr class="memdesc:ga2b36f6d6357d085b196b895000ce66d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the DAC kernel clock source in low-power mode.  <br /></td></tr>
<tr class="separator:ga2b36f6d6357d085b196b895000ce66d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a24fcf994f924b0764520c9df31c5f9" id="r_ga3a24fcf994f924b0764520c9df31c5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3a24fcf994f924b0764520c9df31c5f9">__HAL_RCC_GET_DAC_LP_SOURCE</a>()</td></tr>
<tr class="memdesc:ga3a24fcf994f924b0764520c9df31c5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the DAC kernel clock source in low-power mode.  <br /></td></tr>
<tr class="separator:ga3a24fcf994f924b0764520c9df31c5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fab8ba51095b279916b4de5e2984f6c" id="r_ga0fab8ba51095b279916b4de5e2984f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga0fab8ba51095b279916b4de5e2984f6c">__HAL_RCC_FDCAN_CONFIG</a>(__FDCAN_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga0fab8ba51095b279916b4de5e2984f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the FDCAN kernel clock (FDCANCLK).  <br /></td></tr>
<tr class="separator:ga0fab8ba51095b279916b4de5e2984f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddf22b2efdefbf4a033eca17553f1b3" id="r_ga6ddf22b2efdefbf4a033eca17553f1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga6ddf22b2efdefbf4a033eca17553f1b3">__HAL_RCC_GET_FDCAN_SOURCE</a>()</td></tr>
<tr class="memdesc:ga6ddf22b2efdefbf4a033eca17553f1b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the FDCAN clock source.  <br /></td></tr>
<tr class="separator:ga6ddf22b2efdefbf4a033eca17553f1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4" id="r_ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb" id="r_gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e2252de2d28b745b375110fdc4d6e" id="r_ga847e2252de2d28b745b375110fdc4d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga847e2252de2d28b745b375110fdc4d6e">__HAL_RCC_LPTIM2_CONFIG</a>(__LPTIM2_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga847e2252de2d28b745b375110fdc4d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM2 clock (LPTIM2CLK).  <br /></td></tr>
<tr class="separator:ga847e2252de2d28b745b375110fdc4d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806f1d6e6a7d741b4d0524aa849f8ed8" id="r_ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM2 clock source.  <br /></td></tr>
<tr class="separator:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885072b91fcd24c91ff8bbb933aea11d" id="r_ga885072b91fcd24c91ff8bbb933aea11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga885072b91fcd24c91ff8bbb933aea11d">__HAL_RCC_SPI1_CONFIG</a>(__SPI1CLKSource__)</td></tr>
<tr class="memdesc:ga885072b91fcd24c91ff8bbb933aea11d"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the SPI1 clock source.  <br /></td></tr>
<tr class="separator:ga885072b91fcd24c91ff8bbb933aea11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e921a09289d1008ed55eae105b5f1ad" id="r_ga5e921a09289d1008ed55eae105b5f1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5e921a09289d1008ed55eae105b5f1ad">__HAL_RCC_GET_SPI1_SOURCE</a>()</td></tr>
<tr class="memdesc:ga5e921a09289d1008ed55eae105b5f1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SPI1 clock source.  <br /></td></tr>
<tr class="separator:ga5e921a09289d1008ed55eae105b5f1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a641064a2b50ed3eed31417fb21c76c" id="r_ga3a641064a2b50ed3eed31417fb21c76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3a641064a2b50ed3eed31417fb21c76c">__HAL_RCC_SPI2_CONFIG</a>(__SPI2CLKSource__)</td></tr>
<tr class="memdesc:ga3a641064a2b50ed3eed31417fb21c76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the SPI2 clock source.  <br /></td></tr>
<tr class="separator:ga3a641064a2b50ed3eed31417fb21c76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111d0aaacba7d870ec1acf65fe0181ee" id="r_ga111d0aaacba7d870ec1acf65fe0181ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga111d0aaacba7d870ec1acf65fe0181ee">__HAL_RCC_GET_SPI2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga111d0aaacba7d870ec1acf65fe0181ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SPI2 clock source.  <br /></td></tr>
<tr class="separator:ga111d0aaacba7d870ec1acf65fe0181ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42004447968f4915977f7b3628e7b6ce" id="r_ga42004447968f4915977f7b3628e7b6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga42004447968f4915977f7b3628e7b6ce">__HAL_RCC_SPI3_CONFIG</a>(__SPI3CLKSource__)</td></tr>
<tr class="memdesc:ga42004447968f4915977f7b3628e7b6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the SPI3 clock source.  <br /></td></tr>
<tr class="separator:ga42004447968f4915977f7b3628e7b6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffa7e6bd7a82fa1bd036e557dc24567" id="r_ga3ffa7e6bd7a82fa1bd036e557dc24567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3ffa7e6bd7a82fa1bd036e557dc24567">__HAL_RCC_GET_SPI3_SOURCE</a>()</td></tr>
<tr class="memdesc:ga3ffa7e6bd7a82fa1bd036e557dc24567"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SPI3 clock source.  <br /></td></tr>
<tr class="separator:ga3ffa7e6bd7a82fa1bd036e557dc24567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2" id="r_ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7" id="r_gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49280a374f55802d8063a083350572ab" id="r_ga49280a374f55802d8063a083350572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">__HAL_RCC_I2C2_CONFIG</a>(__I2C2_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga49280a374f55802d8063a083350572ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C2 clock (I2C2CLK).  <br /></td></tr>
<tr class="separator:ga49280a374f55802d8063a083350572ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374d6807df83720c548fdea1d86d3852" id="r_ga374d6807df83720c548fdea1d86d3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">__HAL_RCC_GET_I2C2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga374d6807df83720c548fdea1d86d3852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C2 clock source.  <br /></td></tr>
<tr class="separator:ga374d6807df83720c548fdea1d86d3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e703583dfdbe9d925e4b09d95c80f2" id="r_ga31e703583dfdbe9d925e4b09d95c80f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga31e703583dfdbe9d925e4b09d95c80f2">__HAL_RCC_I3C1_CONFIG</a>(__I3C1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga31e703583dfdbe9d925e4b09d95c80f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I3C1 clock (I3C1CLK).  <br /></td></tr>
<tr class="separator:ga31e703583dfdbe9d925e4b09d95c80f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8337a82989e9a619efca7ad4b880ed" id="r_ga9b8337a82989e9a619efca7ad4b880ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9b8337a82989e9a619efca7ad4b880ed">__HAL_RCC_GET_I3C1_SOURCE</a>()</td></tr>
<tr class="memdesc:ga9b8337a82989e9a619efca7ad4b880ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I3C1 clock source.  <br /></td></tr>
<tr class="separator:ga9b8337a82989e9a619efca7ad4b880ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0" id="r_ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e" id="r_gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca" id="r_gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7" id="r_ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732383844537c59f16d5882a8fa1670d" id="r_ga732383844537c59f16d5882a8fa1670d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">__HAL_RCC_USART3_CONFIG</a>(__USART3_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga732383844537c59f16d5882a8fa1670d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART3 clock (USART3CLK).  <br /></td></tr>
<tr class="separator:ga732383844537c59f16d5882a8fa1670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c0cea73126e6f71f7ea7cb9d37378" id="r_gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">__HAL_RCC_GET_USART3_SOURCE</a>()</td></tr>
<tr class="memdesc:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART3 clock source.  <br /></td></tr>
<tr class="separator:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39" id="r_gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae" id="r_ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34a5e47c3e3a519bfca1f4313a88f9f" id="r_gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae34a5e47c3e3a519bfca1f4313a88f9f">__HAL_RCC_RNG_CONFIG</a>(__RNGCLKSource__)</td></tr>
<tr class="memdesc:gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the RNG clock (RNGCLK).  <br /></td></tr>
<tr class="separator:gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46" id="r_gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()</td></tr>
<tr class="memdesc:gad8f27c485f7252991877f8e423b73d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the RNG clock source.  <br /></td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa463f3972818967005d31114221e1cdc" id="r_gaa463f3972818967005d31114221e1cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa463f3972818967005d31114221e1cdc">__HAL_RCC_CLKP_CONFIG</a>(__CLKPSource__)</td></tr>
<tr class="memdesc:gaa463f3972818967005d31114221e1cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CLKP : Oscillator clock for peripheral.  <br /></td></tr>
<tr class="separator:gaa463f3972818967005d31114221e1cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d047265ca753e28b45b09e53c3f50fe" id="r_ga5d047265ca753e28b45b09e53c3f50fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>()</td></tr>
<tr class="memdesc:ga5d047265ca753e28b45b09e53c3f50fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator clock for peripheral clock source.  <br /></td></tr>
<tr class="separator:ga5d047265ca753e28b45b09e53c3f50fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292ca7c84f192778314125ed6d7c8333" id="r_ga292ca7c84f192778314125ed6d7c8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a>(__PRESC__)</td></tr>
<tr class="memdesc:ga292ca7c84f192778314125ed6d7c8333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Timers clocks prescalers.  <br /></td></tr>
<tr class="separator:ga292ca7c84f192778314125ed6d7c8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872161cbb9f0b7256a60c89b63d59f6d" id="r_ga872161cbb9f0b7256a60c89b63d59f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___constants.html#ga872161cbb9f0b7256a60c89b63d59f6d">RCC_PERIPHCLOCK_ALL</a></td></tr>
<tr class="separator:ga872161cbb9f0b7256a60c89b63d59f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d1dac9ce30ec11a32123d340402536" id="r_ga64d1dac9ce30ec11a32123d340402536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga64d1dac9ce30ec11a32123d340402536">IS_RCC_PLL2_SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga64d1dac9ce30ec11a32123d340402536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f20628c47360b9b55422de718d6113" id="r_ga91f20628c47360b9b55422de718d6113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga91f20628c47360b9b55422de718d6113">IS_RCC_PLL2_DIVM_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga91f20628c47360b9b55422de718d6113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd782e41be1dd5dac859c32888b3ad3" id="r_ga1fd782e41be1dd5dac859c32888b3ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga1fd782e41be1dd5dac859c32888b3ad3">IS_RCC_PLL2_MULN_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga1fd782e41be1dd5dac859c32888b3ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba32c20ac26968c4995c096b1575c7f6" id="r_gaba32c20ac26968c4995c096b1575c7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gaba32c20ac26968c4995c096b1575c7f6">IS_RCC_PLL2_DIVP_VALUE</a>(VALUE)</td></tr>
<tr class="separator:gaba32c20ac26968c4995c096b1575c7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b29881251fa2d07b37a39cbb7ebf7a3" id="r_ga6b29881251fa2d07b37a39cbb7ebf7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga6b29881251fa2d07b37a39cbb7ebf7a3">IS_RCC_PLL2_DIVQ_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga6b29881251fa2d07b37a39cbb7ebf7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0130da27bf8e241cf8dc5b923a34902" id="r_gaf0130da27bf8e241cf8dc5b923a34902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gaf0130da27bf8e241cf8dc5b923a34902">IS_RCC_PLL2_DIVR_VALUE</a>(VALUE)</td></tr>
<tr class="separator:gaf0130da27bf8e241cf8dc5b923a34902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf27c0a5aff4d7e2d834949787c6cb35" id="r_gacf27c0a5aff4d7e2d834949787c6cb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gacf27c0a5aff4d7e2d834949787c6cb35">IS_RCC_PLL2_FRACN_VALUE</a>(VALUE)</td></tr>
<tr class="separator:gacf27c0a5aff4d7e2d834949787c6cb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3238e011279dcf8171652a84f52837" id="r_gacb3238e011279dcf8171652a84f52837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gacb3238e011279dcf8171652a84f52837">IS_RCC_PLL2_VCIRGE_VALUE</a>(VALUE)</td></tr>
<tr class="separator:gacb3238e011279dcf8171652a84f52837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d14c44787b0f8373eba26f73f0813e" id="r_ga39d14c44787b0f8373eba26f73f0813e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga39d14c44787b0f8373eba26f73f0813e">IS_RCC_PLL2_VCORGE_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga39d14c44787b0f8373eba26f73f0813e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50629a04f0c46b5d551608e5f5e32fa4" id="r_ga50629a04f0c46b5d551608e5f5e32fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga50629a04f0c46b5d551608e5f5e32fa4">IS_RCC_PLL2_CLOCKOUT_VALUE</a>(VALUE)</td></tr>
<tr class="separator:ga50629a04f0c46b5d551608e5f5e32fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb006f66c765cfb0b4b53a05d3d13a0" id="r_ga8fb006f66c765cfb0b4b53a05d3d13a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga8fb006f66c765cfb0b4b53a05d3d13a0">IS_RCC_LSCOSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8fb006f66c765cfb0b4b53a05d3d13a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d03b55df0de78c00b340e27e966a68" id="r_ga39d03b55df0de78c00b340e27e966a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga39d03b55df0de78c00b340e27e966a68">IS_RCC_CLKPSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga39d03b55df0de78c00b340e27e966a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef5298a4d0e7b186c4a4e5471987084" id="r_ga7ef5298a4d0e7b186c4a4e5471987084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga7ef5298a4d0e7b186c4a4e5471987084">IS_RCC_PERIPHCLOCK</a>(__SELECTION__)</td></tr>
<tr class="separator:ga7ef5298a4d0e7b186c4a4e5471987084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6003fec797edb43f2d69424cf9da6a2b" id="r_ga6003fec797edb43f2d69424cf9da6a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga6003fec797edb43f2d69424cf9da6a2b">IS_RCC_USART1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga6003fec797edb43f2d69424cf9da6a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0871c1f91966bdd646d4b583ed16f1b" id="r_gad0871c1f91966bdd646d4b583ed16f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gad0871c1f91966bdd646d4b583ed16f1b">IS_RCC_USART2CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gad0871c1f91966bdd646d4b583ed16f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d54ac1406a5df8dbae8ee7527252d41" id="r_ga3d54ac1406a5df8dbae8ee7527252d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga3d54ac1406a5df8dbae8ee7527252d41">IS_RCC_USART3CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga3d54ac1406a5df8dbae8ee7527252d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1460e301aee805e26a6f6a4936213bd5" id="r_ga1460e301aee805e26a6f6a4936213bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga1460e301aee805e26a6f6a4936213bd5">IS_RCC_LPUART1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga1460e301aee805e26a6f6a4936213bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08abf8048ad8806f0fb9199ee3095436" id="r_ga08abf8048ad8806f0fb9199ee3095436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga08abf8048ad8806f0fb9199ee3095436">IS_RCC_I2C1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga08abf8048ad8806f0fb9199ee3095436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d868f8ccbb3bcdd2b573e0475219f0" id="r_ga06d868f8ccbb3bcdd2b573e0475219f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga06d868f8ccbb3bcdd2b573e0475219f0">IS_RCC_I2C2CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga06d868f8ccbb3bcdd2b573e0475219f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3513dd4ee7bd8a4facabad3810dad3" id="r_ga3a3513dd4ee7bd8a4facabad3810dad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga3a3513dd4ee7bd8a4facabad3810dad3">IS_RCC_I3C1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga3a3513dd4ee7bd8a4facabad3810dad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abeccf33a5ec79f2e9b17919b080521" id="r_ga8abeccf33a5ec79f2e9b17919b080521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga8abeccf33a5ec79f2e9b17919b080521">IS_RCC_LPTIM1CLK</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8abeccf33a5ec79f2e9b17919b080521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddedafe69f1cc480e0d0dc83a9a578e" id="r_ga7ddedafe69f1cc480e0d0dc83a9a578e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga7ddedafe69f1cc480e0d0dc83a9a578e">IS_RCC_LPTIM2CLK</a>(__SOURCE__)</td></tr>
<tr class="separator:ga7ddedafe69f1cc480e0d0dc83a9a578e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65962ba66093fce246bb7cb363e467ce" id="r_ga65962ba66093fce246bb7cb363e467ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga65962ba66093fce246bb7cb363e467ce">IS_RCC_FDCANCLK</a>(__SOURCE__)</td></tr>
<tr class="separator:ga65962ba66093fce246bb7cb363e467ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24e40974218456ca273b7d4710bdedc" id="r_gaa24e40974218456ca273b7d4710bdedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gaa24e40974218456ca273b7d4710bdedc">IS_RCC_RNGCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gaa24e40974218456ca273b7d4710bdedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c4de1027a70b34a606bfa6fd430132" id="r_ga92c4de1027a70b34a606bfa6fd430132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga92c4de1027a70b34a606bfa6fd430132">IS_RCC_ADCDACCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga92c4de1027a70b34a606bfa6fd430132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cc90d2a0b454671cfaa4e62f1fe730" id="r_ga63cc90d2a0b454671cfaa4e62f1fe730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga63cc90d2a0b454671cfaa4e62f1fe730">IS_RCC_DACLPCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga63cc90d2a0b454671cfaa4e62f1fe730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ffe19ec58c9986871fe46b37ebbd2d" id="r_gae1ffe19ec58c9986871fe46b37ebbd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gae1ffe19ec58c9986871fe46b37ebbd2d">IS_RCC_SPI1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gae1ffe19ec58c9986871fe46b37ebbd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f37f21db3ea15f496f4a783719df2bf" id="r_ga8f37f21db3ea15f496f4a783719df2bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#ga8f37f21db3ea15f496f4a783719df2bf">IS_RCC_SPI2CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8f37f21db3ea15f496f4a783719df2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb61c0405846c101b65a2f90e2472ace" id="r_gafb61c0405846c101b65a2f90e2472ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gafb61c0405846c101b65a2f90e2472ace">IS_RCC_SPI3CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gafb61c0405846c101b65a2f90e2472ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39160e663f013f1c34faafdae884388" id="r_gae39160e663f013f1c34faafdae884388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html#gae39160e663f013f1c34faafdae884388">IS_RCC_TIMPRES</a>(VALUE)</td></tr>
<tr class="separator:gae39160e663f013f1c34faafdae884388"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga86ef125145ea95079a420d4342697bfa" id="r_ga86ef125145ea95079a420d4342697bfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga86ef125145ea95079a420d4342697bfa">HAL_RCCEx_PeriphCLKConfig</a> (const <a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *pPeriphClkInit)</td></tr>
<tr class="separator:ga86ef125145ea95079a420d4342697bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166632ff0c3dd69b46b1e60dedd67946" id="r_ga166632ff0c3dd69b46b1e60dedd67946"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga166632ff0c3dd69b46b1e60dedd67946">HAL_RCCEx_GetPeriphCLKConfig</a> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *pPeriphClkInit)</td></tr>
<tr class="separator:ga166632ff0c3dd69b46b1e60dedd67946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac160dcf1dc2da8e71b142b10f98a2452" id="r_gac160dcf1dc2da8e71b142b10f98a2452"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#gac160dcf1dc2da8e71b142b10f98a2452">HAL_RCCEx_GetPeriphCLKFreq</a> (uint64_t PeriphClk)</td></tr>
<tr class="separator:gac160dcf1dc2da8e71b142b10f98a2452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cc26e60eae7aa8048f45f8b3b3aac4" id="r_ga25cc26e60eae7aa8048f45f8b3b3aac4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#ga25cc26e60eae7aa8048f45f8b3b3aac4">HAL_RCCEx_GetPLL1ClockFreq</a> (<a class="el" href="struct_p_l_l1___clocks_type_def.html">PLL1_ClocksTypeDef</a> *pPLL1_Clocks)</td></tr>
<tr class="separator:ga25cc26e60eae7aa8048f45f8b3b3aac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e708ac8dab1e0a5e682ac6852663ad" id="r_gae8e708ac8dab1e0a5e682ac6852663ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group1.html#gae8e708ac8dab1e0a5e682ac6852663ad">HAL_RCCEx_GetPLL2ClockFreq</a> (<a class="el" href="struct_p_l_l2___clocks_type_def.html">PLL2_ClocksTypeDef</a> *pPLL2_Clocks)</td></tr>
<tr class="separator:gae8e708ac8dab1e0a5e682ac6852663ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c5c448d9a91af2758777f5d4370d2a" id="r_ga55c5c448d9a91af2758777f5d4370d2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#ga55c5c448d9a91af2758777f5d4370d2a">HAL_RCCEx_EnablePLL2</a> (<a class="el" href="struct_r_c_c___p_l_l2_init_type_def.html">RCC_PLL2InitTypeDef</a> *pPLL2Init)</td></tr>
<tr class="separator:ga55c5c448d9a91af2758777f5d4370d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d88783a2b9526194ca89ef36e981575" id="r_ga0d88783a2b9526194ca89ef36e981575"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#ga0d88783a2b9526194ca89ef36e981575">HAL_RCCEx_DisablePLL2</a> (void)</td></tr>
<tr class="separator:ga0d88783a2b9526194ca89ef36e981575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a363cbbf01f48cc19db511919c5a1a" id="r_gab5a363cbbf01f48cc19db511919c5a1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#gab5a363cbbf01f48cc19db511919c5a1a">HAL_RCCEx_WakeUpStopCLKConfig</a> (uint32_t WakeUpClk)</td></tr>
<tr class="separator:gab5a363cbbf01f48cc19db511919c5a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f34a5e49a0da8ce17f1ee14f4c38b99" id="r_ga0f34a5e49a0da8ce17f1ee14f4c38b99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#ga0f34a5e49a0da8ce17f1ee14f4c38b99">HAL_RCCEx_KerWakeUpStopCLKConfig</a> (uint32_t WakeUpClk)</td></tr>
<tr class="separator:ga0f34a5e49a0da8ce17f1ee14f4c38b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d237da5647613e86a997794b864f0fa" id="r_ga7d237da5647613e86a997794b864f0fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#ga7d237da5647613e86a997794b864f0fa">HAL_RCCEx_EnableLSECSS</a> (void)</td></tr>
<tr class="separator:ga7d237da5647613e86a997794b864f0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5959cd3a8acfbed2c967f7b2336151c" id="r_gae5959cd3a8acfbed2c967f7b2336151c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#gae5959cd3a8acfbed2c967f7b2336151c">HAL_RCCEx_DisableLSECSS</a> (void)</td></tr>
<tr class="separator:gae5959cd3a8acfbed2c967f7b2336151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a422344cd65e2eda4107252c1fc749" id="r_ga88a422344cd65e2eda4107252c1fc749"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#ga88a422344cd65e2eda4107252c1fc749">HAL_RCCEx_LSECSS_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga88a422344cd65e2eda4107252c1fc749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0c850cc08b2788116cf0c2bf993778" id="r_ga6a0c850cc08b2788116cf0c2bf993778"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#ga6a0c850cc08b2788116cf0c2bf993778">HAL_RCCEx_LSECSS_Callback</a> (void)</td></tr>
<tr class="separator:ga6a0c850cc08b2788116cf0c2bf993778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76127c09ee117183a0a502c8012cb6d" id="r_gab76127c09ee117183a0a502c8012cb6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#gab76127c09ee117183a0a502c8012cb6d">HAL_RCCEx_EnableLSCO</a> (uint32_t LSCOSource)</td></tr>
<tr class="separator:gab76127c09ee117183a0a502c8012cb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab1246ffe1198dfc1cf498b6989ade38" id="r_gaab1246ffe1198dfc1cf498b6989ade38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions___group2.html#gaab1246ffe1198dfc1cf498b6989ade38">HAL_RCCEx_DisableLSCO</a> (void)</td></tr>
<tr class="separator:gaab1246ffe1198dfc1cf498b6989ade38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL Extended module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2023 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>

<p class="definition">Definition in file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__hal__rcc__ex_8h.html">stm32h5xx_hal_rcc_ex.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
