al3_s10
12 33 278 304 10148 6 0
1?a9Kf `2Bl7 !s8Ee|5e!oBGv~B c!ld2w@c Ngw#5Cg F{H4m{ 10 2
clock: clkin
12 0 0 0

clock: sd_clk
23 10148 304 2
Setup check
33 3
Endpoint: u109_b6_/FFD
33 -0.755000 31 3
Timing path: u106_b0_/clk->u109_b6_/FFD
u106_b0_/clk
u109_b6_/FFD
35 -0.755000 6.767000 7.522000 4
Timing path: u106_b0_/clk->u109_b6_/FFD
u106_b0_/clk
u109_b6_/FFD
60 -0.755000 6.767000 7.522000 4
Timing path: u106_b2_u106_b1_/clk->u109_b6_/FFD
u106_b2_u106_b1_/clk
u109_b6_/FFD
85 -0.749000 6.767000 7.516000 4

Endpoint: test_error_reg_/FFD
110 -0.734000 137 3
Timing path: u113_b4__al_u369_/clk->test_error_reg_/FFD
u113_b4__al_u369_/clk
test_error_reg_/FFD
112 -0.734000 6.767000 7.501000 5
Timing path: u113_b4__al_u369_/clk->test_error_reg_/FFD
u113_b4__al_u369_/clk
test_error_reg_/FFD
139 -0.734000 6.767000 7.501000 5
Timing path: u113_b7_u113_b0_/clk->test_error_reg_/FFD
u113_b7_u113_b0_/clk
test_error_reg_/FFD
166 -0.706000 6.767000 7.473000 5

Endpoint: u106_b0_/FFD
193 -0.377000 76 3
Timing path: u110_b17_/clk->u106_b0_/FFD
u110_b17_/clk
u106_b0_/FFD
195 -0.377000 6.767000 7.144000 5
Timing path: u110_b17_/clk->u106_b0_/FFD
u110_b17_/clk
u106_b0_/FFD
222 -0.377000 6.767000 7.144000 5
Timing path: u110_b19_/clk->u106_b0_/FFD
u110_b19_/clk
u106_b0_/FFD
249 0.099000 6.767000 6.668000 5


Hold check
276 3
Endpoint: u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/FFD
278 0.395000 2 2
Timing path: u37_1_u37_2_/clk->u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/FFD
u37_1_u37_2_/clk
u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/FFD
280 0.395000 0.999000 1.394000 1
Timing path: u37_3_u37_4_/clk->u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/FFD
u37_3_u37_4_/clk
u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/FFD
299 0.527000 0.999000 1.526000 1

Endpoint: u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD
318 0.395000 5 3
Timing path: u109_b8_/clk->u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD
u109_b8_/clk
u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD
320 0.395000 0.999000 1.394000 1
Timing path: u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/clk->u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD
u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/clk
u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD
339 0.473000 0.999000 1.472000 1
Timing path: u109_b0_u_sdram_control1_u12_b0_/clk->u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD
u109_b0_u_sdram_control1_u12_b0_/clk
u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD
358 0.900000 0.999000 1.899000 1

Endpoint: u37_1_u37_2_/FFD
377 0.404000 2 2
Timing path: u112_b5_u112_b2_/clk->u37_1_u37_2_/FFD
u112_b5_u112_b2_/clk
u37_1_u37_2_/FFD
379 0.404000 0.999000 1.403000 1
Timing path: u112_b6_u112_b1_/clk->u37_1_u37_2_/FFD
u112_b6_u112_b1_/clk
u37_1_u37_2_/FFD
398 0.527000 0.999000 1.526000 1




Timing group statistics: 
	Minimum period: 
	  Clock sd_clk (6.000 ns): 6.755ns (Maximum Frequency: 148.038MHz)
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

Warning: there are 2 clock nets without clock constraints.
	CLKIN_pad
	sd_clk_int

