# hardware-verilog


![image](https://github.com/lukapopovici/hardware-verilog/assets/128390767/7b151820-4728-4370-9163-92e97e472653)
### Acest repo prezinta proiectul realizat in cadrul stagiaturii de vara la AMD.

# Procesor MIPS Single-Cycle

### Schema:
![image](https://github.com/user-attachments/assets/77c247d3-f416-4c5c-bc4b-4ff94cec89c3)

