{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660498485398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660498485399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 14 19:34:45 2022 " "Processing started: Sun Aug 14 19:34:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660498485399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498485399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000 -c MKRVIDOR4000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000 -c MKRVIDOR4000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498485399 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498486217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660498486249 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "JTAG.qsys " "Elaborating Platform Designer system entity \"JTAG.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498512197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:23 Progress: Loading JTAG_Interface/JTAG.qsys " "2022.08.14.19:35:23 Progress: Loading JTAG_Interface/JTAG.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498523600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:25 Progress: Reading input file " "2022.08.14.19:35:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498525757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:25 Progress: Adding virtual_jtag_0 \[altera_virtual_jtag 20.1\] " "2022.08.14.19:35:25 Progress: Adding virtual_jtag_0 \[altera_virtual_jtag 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498525833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Virtual_jtag_0: Used altera_virtual_jtag 21.1 (instead of 20.1) " "Virtual_jtag_0: Used altera_virtual_jtag 21.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498525937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:25 Progress: Parameterizing module virtual_jtag_0 " "2022.08.14.19:35:25 Progress: Parameterizing module virtual_jtag_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498525937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:25 Progress: Building connections " "2022.08.14.19:35:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498525940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:25 Progress: Parameterizing connections " "2022.08.14.19:35:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498525941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:25 Progress: Validating " "2022.08.14.19:35:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498525980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.14.19:35:27 Progress: Done reading input file " "2022.08.14.19:35:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498527148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Generating JTAG \"JTAG\" for QUARTUS_SYNTH " "JTAG: Generating JTAG \"JTAG\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498529274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Virtual_jtag_0: \"JTAG\" instantiated altera_virtual_jtag \"virtual_jtag_0\" " "Virtual_jtag_0: \"JTAG\" instantiated altera_virtual_jtag \"virtual_jtag_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498531861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done \"JTAG\" with 2 modules, 1 files " "JTAG: Done \"JTAG\" with 2 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498531862 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "JTAG.qsys " "Finished elaborating Platform Designer system entity \"JTAG.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498532562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/sketchbook/libraries/jtag_interface/fpga-code/ip/system_pll/system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/florian/documents/sketchbook/libraries/jtag_interface/fpga-code/ip/system_pll/system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL " "Found entity 1: SYSTEM_PLL" {  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mydesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyDesign " "Found entity 1: MyDesign" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_synchronizer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jtag_synchronizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_synchronizer " "Found entity 1: jtag_synchronizer" {  } { { "jtag_synchronizer.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_synchronizer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mkrvidor4000_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mkrvidor4000_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MKRVIDOR4000_top " "Found entity 1: MKRVIDOR4000_top" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_synchronizer_basic.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_synchronizer_basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_basic " "Found entity 1: synchronizer_basic" {  } { { "jtag_synchronizer_basic.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_synchronizer_basic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_memory " "Found entity 1: jtag_memory" {  } { { "jtag_memory.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_memory.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface8.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface8.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface8 " "Found entity 1: jtag_interface8" {  } { { "jtag_interface8.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface4.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface4.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface4 " "Found entity 1: jtag_interface4" {  } { { "jtag_interface4.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface2.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface2.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface2 " "Found entity 1: jtag_interface2" {  } { { "jtag_interface2.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface16.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface16.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface16 " "Found entity 1: jtag_interface16" {  } { { "jtag_interface16.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface " "Found entity 1: jtag_interface" {  } { { "jtag_interface.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_interface_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_interface_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_interface_debug " "Found entity 1: jtag_interface_debug" {  } { { "jtag_interface_debug.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface_debug.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jtag/jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jtag/jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 JTAG " "Found entity 1: JTAG" {  } { { "db/ip/jtag/jtag.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/jtag/jtag.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498532637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498532637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_CLK MKRVIDOR4000_top.v(157) " "Verilog HDL Implicit Net warning at MKRVIDOR4000_top.v(157): created implicit net for \"wFLASH_CLK\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498532638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MKRVIDOR4000_top " "Elaborating entity \"MKRVIDOR4000_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660498532720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wVID_CLK MKRVIDOR4000_top.v(136) " "Verilog HDL or VHDL warning at MKRVIDOR4000_top.v(136): object \"wVID_CLK\" assigned a value but never read" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1660498532722 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wVID_CLKx5 MKRVIDOR4000_top.v(136) " "Verilog HDL or VHDL warning at MKRVIDOR4000_top.v(136): object \"wVID_CLKx5\" assigned a value but never read" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1660498532722 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 MKRVIDOR4000_top.v(192) " "Verilog HDL assignment warning at MKRVIDOR4000_top.v(192): truncated value with size 32 to match size of target (6)" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660498532724 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_ADDR MKRVIDOR4000_top.v(31) " "Output port \"oSDRAM_ADDR\" at MKRVIDOR4000_top.v(31) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532726 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_BA MKRVIDOR4000_top.v(32) " "Output port \"oSDRAM_BA\" at MKRVIDOR4000_top.v(32) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532727 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_DQM MKRVIDOR4000_top.v(37) " "Output port \"oSDRAM_DQM\" at MKRVIDOR4000_top.v(37) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532727 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHDMI_TX MKRVIDOR4000_top.v(97) " "Output port \"oHDMI_TX\" at MKRVIDOR4000_top.v(97) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532727 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSAM_INT MKRVIDOR4000_top.v(27) " "Output port \"oSAM_INT\" at MKRVIDOR4000_top.v(27) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532727 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CASn MKRVIDOR4000_top.v(33) " "Output port \"oSDRAM_CASn\" at MKRVIDOR4000_top.v(33) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532727 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CKE MKRVIDOR4000_top.v(34) " "Output port \"oSDRAM_CKE\" at MKRVIDOR4000_top.v(34) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532727 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_CSn MKRVIDOR4000_top.v(35) " "Output port \"oSDRAM_CSn\" at MKRVIDOR4000_top.v(35) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532728 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_RASn MKRVIDOR4000_top.v(38) " "Output port \"oSDRAM_RASn\" at MKRVIDOR4000_top.v(38) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532728 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSDRAM_WEn MKRVIDOR4000_top.v(39) " "Output port \"oSDRAM_WEn\" at MKRVIDOR4000_top.v(39) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532728 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHDMI_CLK MKRVIDOR4000_top.v(98) " "Output port \"oHDMI_CLK\" at MKRVIDOR4000_top.v(98) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532728 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_SCK MKRVIDOR4000_top.v(113) " "Output port \"oFLASH_SCK\" at MKRVIDOR4000_top.v(113) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532728 "|MKRVIDOR4000_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_CS MKRVIDOR4000_top.v(114) " "Output port \"oFLASH_CS\" at MKRVIDOR4000_top.v(114) has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1660498532728 "|MKRVIDOR4000_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL SYSTEM_PLL:PLL_inst " "Elaborating entity \"SYSTEM_PLL\" for hierarchy \"SYSTEM_PLL:PLL_inst\"" {  } { { "MKRVIDOR4000_top.v" "PLL_inst" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498532761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "altpll_component" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498532911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498532948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 12 " "Parameter \"clk2_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 12 " "Parameter \"clk3_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 5000 " "Parameter \"clk3_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 4 " "Parameter \"clk4_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SYSTEM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SYSTEM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498532949 ""}  } { { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660498532949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/system_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/system_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL_altpll " "Found entity 1: SYSTEM_PLL_altpll" {  } { { "db/system_pll_altpll.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498533050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498533050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYSTEM_PLL_altpll SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated " "Elaborating entity \"SYSTEM_PLL_altpll\" for hierarchy \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDesign MyDesign:MyDesign_inst " "Elaborating entity \"MyDesign\" for hierarchy \"MyDesign:MyDesign_inst\"" {  } { { "MKRVIDOR4000_top.v" "MyDesign_inst" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_interface16 MyDesign:MyDesign_inst\|jtag_interface16:inst1 " "Elaborating entity \"jtag_interface16\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\"" {  } { { "MyDesign.bdf" "inst1" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 96 744 1048 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_interface MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst " "Elaborating entity \"jtag_interface\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\"" {  } { { "jtag_interface16.v" "jtag_inst" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface16.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\"" {  } { { "jtag_interface.v" "jtag" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag " "Elaborated megafunction instantiation \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\"" {  } { { "jtag_interface.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag " "Instantiated megafunction \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 11 " "Parameter \"sld_ir_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498533273 ""}  } { { "jtag_interface.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660498533273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag " "Elaborated megafunction instantiation \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "jtag_interface.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 43 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag " "Elaborated megafunction instantiation \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "jtag_interface.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 43 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498533379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|sld_virtual_jtag:jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_synchronizer MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync " "Elaborating entity \"jtag_synchronizer\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\"" {  } { { "jtag_interface.v" "jtag_sync" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_basic MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6 " "Elaborating entity \"synchronizer_basic\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\"" {  } { { "jtag_synchronizer.bdf" "inst6" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_synchronizer.bdf" { { 48 624 848 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_memory MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory " "Elaborating entity \"jtag_memory\" for hierarchy \"MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_memory:memory\"" {  } { { "jtag_interface.v" "memory" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 jtag_memory.v(57) " "Verilog HDL assignment warning at jtag_memory.v(57): truncated value with size 32 to match size of target (5)" {  } { { "jtag_memory.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_memory.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660498534590 "|MKRVIDOR4000_top|MyDesign:MyDesign_inst|jtag_interface16:inst1|jtag_interface:jtag_inst|jtag_memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER MyDesign:MyDesign_inst\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\"" {  } { { "MyDesign.bdf" "inst" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 200 432 568 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDesign:MyDesign_inst\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\"" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 200 432 568 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDesign:MyDesign_inst\|LPM_COUNTER:inst " "Instantiated megafunction \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498534860 ""}  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 200 432 568 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660498534860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_53g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_53g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_53g " "Found entity 1: cntr_53g" {  } { { "db/cntr_53g.tdf" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/cntr_53g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498534954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498534954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_53g MyDesign:MyDesign_inst\|LPM_COUNTER:inst\|cntr_53g:auto_generated " "Elaborating entity \"cntr_53g\" for hierarchy \"MyDesign:MyDesign_inst\|LPM_COUNTER:inst\|cntr_53g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498534954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\"" {  } { { "MyDesign.bdf" "inst3" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 16 1312 1424 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498535014 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ag " "Variable or input pin \"ag\" is defined but never used." {  } { { "lpm_constant.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } } { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 16 1312 1424 64 "inst3" "" } } } } { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 180 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1660498535015 "|MKRVIDOR4000_top|MyDesign:MyDesign_inst|LPM_CONSTANT:inst3"}
{ "Info" "ISGN_ELABORATION_HEADER" "MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3 " "Elaborated megafunction instantiation \"MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\"" {  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 16 1312 1424 64 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498535028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3 " "Instantiated megafunction \"MyDesign:MyDesign_inst\|LPM_CONSTANT:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498535028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660498535028 ""}  } { { "MyDesign.bdf" "" { Schematic "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf" { { 16 1312 1424 64 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660498535028 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1660498535452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.08.14.19:35:45 Progress: Loading slda46de5ad/alt_sld_fab_wrapper_hw.tcl " "2022.08.14.19:35:45 Progress: Loading slda46de5ad/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498545370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498552315 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498552606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498561448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498561649 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498561844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498562123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498562133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498562134 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1660498562943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda46de5ad/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda46de5ad/alt_sld_fab.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498563347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498563347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498563516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498563516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498563520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498563520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498563632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498563632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498563774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498563774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498563774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660498563894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498563894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1660498566391 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bMKR_D\[0\] " "Inserted always-enabled tri-state buffer between \"bMKR_D\[0\]\" and its non-tri-state driver." {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bMKR_D\[6\] " "Inserted always-enabled tri-state buffer between \"bMKR_D\[6\]\" and its non-tri-state driver." {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bMKR_D\[7\] " "Inserted always-enabled tri-state buffer between \"bMKR_D\[7\]\" and its non-tri-state driver." {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bMKR_D\[8\] " "Inserted always-enabled tri-state buffer between \"bMKR_D\[8\]\" and its non-tri-state driver." {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1660498566552 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1660498566552 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[0\] " "bidirectional pin \"bMKR_A\[0\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[1\] " "bidirectional pin \"bMKR_A\[1\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[2\] " "bidirectional pin \"bMKR_A\[2\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[0\] " "bidirectional pin \"bSDRAM_DQ\[0\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[1\] " "bidirectional pin \"bSDRAM_DQ\[1\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[2\] " "bidirectional pin \"bSDRAM_DQ\[2\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[3\] " "bidirectional pin \"bSDRAM_DQ\[3\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[4\] " "bidirectional pin \"bSDRAM_DQ\[4\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[5\] " "bidirectional pin \"bSDRAM_DQ\[5\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[6\] " "bidirectional pin \"bSDRAM_DQ\[6\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[7\] " "bidirectional pin \"bSDRAM_DQ\[7\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[8\] " "bidirectional pin \"bSDRAM_DQ\[8\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[9\] " "bidirectional pin \"bSDRAM_DQ\[9\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[10\] " "bidirectional pin \"bSDRAM_DQ\[10\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[11\] " "bidirectional pin \"bSDRAM_DQ\[11\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[12\] " "bidirectional pin \"bSDRAM_DQ\[12\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[13\] " "bidirectional pin \"bSDRAM_DQ\[13\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[14\] " "bidirectional pin \"bSDRAM_DQ\[14\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bSDRAM_DQ\[15\] " "bidirectional pin \"bSDRAM_DQ\[15\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_AREF " "bidirectional pin \"bMKR_AREF\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[3\] " "bidirectional pin \"bMKR_A\[3\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[4\] " "bidirectional pin \"bMKR_A\[4\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[5\] " "bidirectional pin \"bMKR_A\[5\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_A\[6\] " "bidirectional pin \"bMKR_A\[6\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[5\] " "bidirectional pin \"bMKR_D\[5\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[9\] " "bidirectional pin \"bMKR_D\[9\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[10\] " "bidirectional pin \"bMKR_D\[10\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[11\] " "bidirectional pin \"bMKR_D\[11\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[12\] " "bidirectional pin \"bMKR_D\[12\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[13\] " "bidirectional pin \"bMKR_D\[13\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMKR_D\[14\] " "bidirectional pin \"bMKR_D\[14\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_RST " "bidirectional pin \"bPEX_RST\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN6 " "bidirectional pin \"bPEX_PIN6\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN8 " "bidirectional pin \"bPEX_PIN8\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN10 " "bidirectional pin \"bPEX_PIN10\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN12 " "bidirectional pin \"bPEX_PIN12\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN14 " "bidirectional pin \"bPEX_PIN14\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN16 " "bidirectional pin \"bPEX_PIN16\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN20 " "bidirectional pin \"bPEX_PIN20\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN28 " "bidirectional pin \"bPEX_PIN28\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN30 " "bidirectional pin \"bPEX_PIN30\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN32 " "bidirectional pin \"bPEX_PIN32\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN42 " "bidirectional pin \"bPEX_PIN42\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN44 " "bidirectional pin \"bPEX_PIN44\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN45 " "bidirectional pin \"bPEX_PIN45\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN46 " "bidirectional pin \"bPEX_PIN46\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN47 " "bidirectional pin \"bPEX_PIN47\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN48 " "bidirectional pin \"bPEX_PIN48\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN49 " "bidirectional pin \"bPEX_PIN49\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPEX_PIN51 " "bidirectional pin \"bPEX_PIN51\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO1 " "bidirectional pin \"bWM_PIO1\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO2 " "bidirectional pin \"bWM_PIO2\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO3 " "bidirectional pin \"bWM_PIO3\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO4 " "bidirectional pin \"bWM_PIO4\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO5 " "bidirectional pin \"bWM_PIO5\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO7 " "bidirectional pin \"bWM_PIO7\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO8 " "bidirectional pin \"bWM_PIO8\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO18 " "bidirectional pin \"bWM_PIO18\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO20 " "bidirectional pin \"bWM_PIO20\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO21 " "bidirectional pin \"bWM_PIO21\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO27 " "bidirectional pin \"bWM_PIO27\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO28 " "bidirectional pin \"bWM_PIO28\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO29 " "bidirectional pin \"bWM_PIO29\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO31 " "bidirectional pin \"bWM_PIO31\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO34 " "bidirectional pin \"bWM_PIO34\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO35 " "bidirectional pin \"bWM_PIO35\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bWM_PIO36 " "bidirectional pin \"bWM_PIO36\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oWM_RX " "bidirectional pin \"oWM_RX\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oWM_RESET " "bidirectional pin \"oWM_RESET\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bHDMI_SDA " "bidirectional pin \"bHDMI_SDA\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bHDMI_SCL " "bidirectional pin \"bHDMI_SCL\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_SDA " "bidirectional pin \"bMIPI_SDA\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_SCL " "bidirectional pin \"bMIPI_SCL\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_GP\[0\] " "bidirectional pin \"bMIPI_GP\[0\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bMIPI_GP\[1\] " "bidirectional pin \"bMIPI_GP\[1\]\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oFLASH_MOSI " "bidirectional pin \"oFLASH_MOSI\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "iFLASH_MISO " "bidirectional pin \"iFLASH_MISO\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oFLASH_HOLD " "bidirectional pin \"oFLASH_HOLD\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "oFLASH_WP " "bidirectional pin \"oFLASH_WP\" has no driver" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1660498566552 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1660498566552 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "bMKR_D\[1\] GND pin " "The pin \"bMKR_D\[1\]\" is fed by GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1660498566555 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "bMKR_D\[2\] GND pin " "The pin \"bMKR_D\[2\]\" is fed by GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1660498566555 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "bMKR_D\[3\] GND pin " "The pin \"bMKR_D\[3\]\" is fed by GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1660498566555 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "bMKR_D\[4\] GND pin " "The pin \"bMKR_D\[4\]\" is fed by GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1660498566555 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1660498566555 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bMKR_D\[0\]~synth " "Node \"bMKR_D\[0\]~synth\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498566642 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bMKR_D\[6\]~synth " "Node \"bMKR_D\[6\]~synth\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498566642 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bMKR_D\[7\]~synth " "Node \"bMKR_D\[7\]~synth\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498566642 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bMKR_D\[8\]~synth " "Node \"bMKR_D\[8\]~synth\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498566642 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1660498566642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSAM_INT GND " "Pin \"oSAM_INT\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSAM_INT"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[0\] GND " "Pin \"oSDRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[1\] GND " "Pin \"oSDRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[2\] GND " "Pin \"oSDRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[3\] GND " "Pin \"oSDRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[4\] GND " "Pin \"oSDRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[5\] GND " "Pin \"oSDRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[6\] GND " "Pin \"oSDRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[7\] GND " "Pin \"oSDRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[8\] GND " "Pin \"oSDRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[9\] GND " "Pin \"oSDRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[10\] GND " "Pin \"oSDRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_ADDR\[11\] GND " "Pin \"oSDRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_BA\[0\] GND " "Pin \"oSDRAM_BA\[0\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_BA\[1\] GND " "Pin \"oSDRAM_BA\[1\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_CASn GND " "Pin \"oSDRAM_CASn\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_CASn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_CKE GND " "Pin \"oSDRAM_CKE\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_CSn GND " "Pin \"oSDRAM_CSn\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_CSn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_DQM\[0\] GND " "Pin \"oSDRAM_DQM\[0\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_DQM\[1\] GND " "Pin \"oSDRAM_DQM\[1\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_RASn GND " "Pin \"oSDRAM_RASn\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_RASn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSDRAM_WEn GND " "Pin \"oSDRAM_WEn\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oSDRAM_WEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_TX\[0\] GND " "Pin \"oHDMI_TX\[0\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oHDMI_TX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_TX\[1\] GND " "Pin \"oHDMI_TX\[1\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oHDMI_TX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_TX\[2\] GND " "Pin \"oHDMI_TX\[2\]\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oHDMI_TX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHDMI_CLK GND " "Pin \"oHDMI_CLK\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oHDMI_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_SCK GND " "Pin \"oFLASH_SCK\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oFLASH_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_CS GND " "Pin \"oFLASH_CS\" is stuck at GND" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660498566644 "|MKRVIDOR4000_top|oFLASH_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1660498566644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498566791 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/system_pll_altpll.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } } { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 160 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1660498567481 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/system_pll_altpll.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v" 120 0 0 } } { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 160 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1660498567482 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498567485 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1660498567736 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1660498567736 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1660498567736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1660498567736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833         iCLK " "  20.833         iCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1660498567736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jtag.bp.MyDesign_inst_inst1_jtag_inst_jtag_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck " "   1.000 jtag.bp.MyDesign_inst_inst1_jtag_inst_jtag_sld_virtual_jtag_basic_inst_sld_virtual_jtag_impl_inst_raw_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1660498567736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2 " "   1.000 MyDesign:MyDesign_inst\|jtag_interface16:inst1\|jtag_interface:jtag_inst\|jtag_synchronizer:jtag_sync\|synchronizer_basic:inst6\|sync2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1660498567736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   8.333 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1660498567736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   9.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1660498567736 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498567736 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498567760 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1660498567803 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498567805 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1660498567825 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498567826 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "JTAG 16 " "Ignored 16 assignments for entity \"JTAG\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1660498567883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660498569259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660498569259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRESETn " "No output dependent on input pin \"iRESETn\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iRESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSAM_INT " "No output dependent on input pin \"iSAM_INT\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iSAM_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN11 " "No output dependent on input pin \"iPEX_PIN11\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iPEX_PIN11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN13 " "No output dependent on input pin \"iPEX_PIN13\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iPEX_PIN13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN23 " "No output dependent on input pin \"iPEX_PIN23\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iPEX_PIN23"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN25 " "No output dependent on input pin \"iPEX_PIN25\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iPEX_PIN25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN31 " "No output dependent on input pin \"iPEX_PIN31\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iPEX_PIN31"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iPEX_PIN33 " "No output dependent on input pin \"iPEX_PIN33\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iPEX_PIN33"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iWM_PIO32 " "No output dependent on input pin \"iWM_PIO32\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iWM_PIO32"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iWM_TX " "No output dependent on input pin \"iWM_TX\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iWM_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iHDMI_HPD " "No output dependent on input pin \"iHDMI_HPD\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iHDMI_HPD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iMIPI_D\[0\] " "No output dependent on input pin \"iMIPI_D\[0\]\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iMIPI_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iMIPI_D\[1\] " "No output dependent on input pin \"iMIPI_D\[1\]\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iMIPI_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iMIPI_CLK " "No output dependent on input pin \"iMIPI_CLK\"" {  } { { "MKRVIDOR4000_top.v" "" { Text "F:/Users/Florian/Documents/Sketchbook/libraries/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1660498569429 "|MKRVIDOR4000_top|iMIPI_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1660498569429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "474 " "Implemented 474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660498569430 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660498569430 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "87 " "Implemented 87 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1660498569430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660498569430 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1660498569430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660498569430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660498569485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 14 19:36:09 2022 " "Processing ended: Sun Aug 14 19:36:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660498569485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660498569485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660498569485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660498569485 ""}
