---
layout: page
title: CPU Design
---

<h3>Computer Architecture - A Quantitative Approach (5th ed)</h3>
<div style="columns: 2;">

<p><a href="/pdfs/cpus-quant/comparchs-ch01.pdf">Chapter 1: Fundamentals</a></p>
<ul>
	<li>Classifications</li>
	<li>Technology Trends</li>
	<li>Power/Energy Trends</li>
	<li>Cost Trends</li>
	<li>Dependability</li>
	<li>Benchmarking</li>
	<li>Quantitative Design Principles</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-ch02.pdf">Chapter 2: Memory Hierarchy Design</a></p>
<ul>
	<li>10 Cache Optimization Tactics</li>
	<li>Memory Technologies</li>
	<li>Memory Protection</li>
	<li>Hierarchy Design</li>
	<li>Analysis: Cortex-A8 vs Core i7</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-ch03.pdf">Chapter 3: Instruction Parallelism</a></p>
<ul>
	<li>Concepts</li>
	<li>Compiler Techniques</li>
	<li>Advanced Branch Prediction</li>
	<li>Dynamic Scheduling</li>
	<li>Hardware-based Speculation</li>
	<li>Tactic: Multiple-Issue, Static Scheduling</li>
	<li>Tactic: Multiple-Issue, Static Scheduling & Speculation</li>
	<li>Limitations</li>
	<li>Multithreading</li>
	<li>Analysis: Cortex-A8 vs Core i7</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-ch04.pdf">Chapter 4: Data Parallelism</a></p>
<ul>
	<li>Vector Architectures</li>
	<li>SIMD Multimedia Instructions</li>
	<li>Graphics Processing Units</li>
	<li>Loop-Level Parallelism</li>
	<li>Analysis: Mobile vs Server GPUs</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-ch05.pdf">Chapter 5: Thread Parallelism</a></p>
<ul>
	<li>Centralized Shared-Memory Designs</li>
	<li>Symmetric Shared-Memory Performance</li>
	<li>Distributed Shared-Memory & Directory-Based Coherence</li>
	<li>Memory Consistency</li>
	<li>Examples: Multicore CPUs</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-ch06.pdf">Chapter 6: Warehouse-Level Scaling</a></p>
<ul>
	<li>Workloads</li>
	<li>Architectures</li>
	<li>Physical Infrastructure Factors</li>
	<li>Cloud Computing</li>
	<li>Example: Google Data Center</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-apxA.pdf">Appendix A: Instruction Sets</a></p>
<ul>
	<li>Classifications</li>
	<li>Memory Addressing</li>
	<li>Operands</li>
	<li>Operations</li>
	<li>Control Flow</li>
	<li>Encoding</li>
	<li>Compilers</li>
	<li>Example: MIPS</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-apxB.pdf">Appendix B: Memory Hierarchy Review</a></p>
<ul>
	<li>Cache Performance</li>
	<li>Basic Cache Optmizations</li>
	<li>Virtual Memory</li>
	<li>Protection</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-apxC.pdf">Appdndix C: Pipelining</a></p>
<ul list-style="none">
	<li>Hazards</li>
	<li>Implementation</li>
	<li>Example: MIPS multicycle ops</li>
	<li>Example: MIPS R4000 pipe</li>
	<li>Issues</li>
</ul>

<p><a href="/pdfs/cpus-quant/comparchs-indx.pdf">Index</a></p>

</div>
