Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Nov 14 13:13:01 2019
| Host         : PC-LIUQIN running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file MCCPUSOC_Top_control_sets_placed.rpt
| Design       : MCCPUSOC_Top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              85 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+--------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+-----------------------+--------------------+------------------+----------------+
|  Clk_CPU_BUFG    |                       | U_MCCPU/U_IR/AR[0] |                2 |              2 |
|  U_7SEG/seg7_clk |                       | U_MCCPU/U_IR/AR[0] |                2 |              3 |
|  Clk_CPU_BUFG    | U_MCCPU/U_CTRL/out[0] | U_MCCPU/U_IR/AR[0] |               25 |             62 |
|  Clk_CPU_BUFG    |                       |                    |               16 |             64 |
|  clk_IBUF_BUFG   |                       | U_MCCPU/U_IR/AR[0] |               27 |             80 |
+------------------+-----------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


