<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSL_emifDdrPhyParam Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSL_emifDdrPhyParam Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___e_m_i_f4_d5___a_p_i.html">EMIF4F</a> &raquo; <a class="el" href="group___c_s_l___e_m_i_f4_d5___d_a_t_a_s_t_r_u_c_t.html">EMIF4F Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>EMIF4D5 DDR PHY configuration parameters.  
 <a href="struct_c_s_l__emif_ddr_phy_param.html#details">More...</a></p>

<p><code>#include &lt;csl_emif4d5.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aadc09a19d13b4fb9f04af27e8cd3db9e"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#aadc09a19d13b4fb9f04af27e8cd3db9e">ctrlSlaveRatio</a></td></tr>
<tr class="separator:aadc09a19d13b4fb9f04af27e8cd3db9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1707b3285d5d6da140889ccc3f615f30"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a1707b3285d5d6da140889ccc3f615f30">gateLevelRatio</a></td></tr>
<tr class="separator:a1707b3285d5d6da140889ccc3f615f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff33d09c690fd1b6626c73256ebbca2b"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#aff33d09c690fd1b6626c73256ebbca2b">writeLevelInitRatio</a></td></tr>
<tr class="separator:aff33d09c690fd1b6626c73256ebbca2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6bb8173c37b93a32505b36769e8610d"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#ad6bb8173c37b93a32505b36769e8610d">writeDqsSlaveRatio</a></td></tr>
<tr class="separator:ad6bb8173c37b93a32505b36769e8610d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac5ce6e0d189f7cc95a3ea625054874"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a1ac5ce6e0d189f7cc95a3ea625054874">fifoWeSlaveRatio</a></td></tr>
<tr class="separator:a1ac5ce6e0d189f7cc95a3ea625054874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cb01ba80d2fd870135b07dfee8b2e0"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a65cb01ba80d2fd870135b07dfee8b2e0">useRank0Delays</a></td></tr>
<tr class="separator:a65cb01ba80d2fd870135b07dfee8b2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398c3406fbae4151b9f610da2356fa11"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a398c3406fbae4151b9f610da2356fa11">fifoWeInDelay</a></td></tr>
<tr class="separator:a398c3406fbae4151b9f610da2356fa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288a49b2ae4578065425e67513b23b6d"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a288a49b2ae4578065425e67513b23b6d">ctrlSlaveDelay</a></td></tr>
<tr class="separator:a288a49b2ae4578065425e67513b23b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b5c520483b67855c479ad069c3bf1a"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a05b5c520483b67855c479ad069c3bf1a">readDqsSlaveDelay</a></td></tr>
<tr class="separator:a05b5c520483b67855c479ad069c3bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ab14edd0bf1fcb57983899a95d959a"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a06ab14edd0bf1fcb57983899a95d959a">writeDqsSlaveDelay</a></td></tr>
<tr class="separator:a06ab14edd0bf1fcb57983899a95d959a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64fd99273a7d4d38fdba3373db4521a"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#aa64fd99273a7d4d38fdba3373db4521a">dqOffset</a></td></tr>
<tr class="separator:aa64fd99273a7d4d38fdba3373db4521a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e7edb8505040de0a1c5b988d40b48b"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#ae1e7edb8505040de0a1c5b988d40b48b">gateLevelInitMode</a></td></tr>
<tr class="separator:ae1e7edb8505040de0a1c5b988d40b48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82074c6650095629ef1635bedc678f15"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#a82074c6650095629ef1635bedc678f15">writeDataSlaveDelay</a></td></tr>
<tr class="separator:a82074c6650095629ef1635bedc678f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02601ff8897cb0ecd23bddbfc718468"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l__emif_ddr_phy_param.html#af02601ff8897cb0ecd23bddbfc718468">gateLevelNumDq0</a></td></tr>
<tr class="separator:af02601ff8897cb0ecd23bddbfc718468"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>EMIF4D5 DDR PHY configuration parameters. </p>
<p>This structure is used to define the EMIF4D5 DDR PHY Configuration Parameters </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a288a49b2ae4578065425e67513b23b6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::ctrlSlaveDelay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write DQS slave ratio. </p>

</div>
</div>
<a class="anchor" id="aadc09a19d13b4fb9f04af27e8cd3db9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::ctrlSlaveRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Use RANKo delay. Write DQS slave ratio. </p>

</div>
</div>
<a class="anchor" id="aa64fd99273a7d4d38fdba3373db4521a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::dqOffset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use RANKo delay. </p>

</div>
</div>
<a class="anchor" id="a398c3406fbae4151b9f610da2356fa11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::fifoWeInDelay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use RANKo delay. </p>

</div>
</div>
<a class="anchor" id="a1ac5ce6e0d189f7cc95a3ea625054874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::fifoWeSlaveRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use RANKo delay. </p>

</div>
</div>
<a class="anchor" id="ae1e7edb8505040de0a1c5b988d40b48b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::gateLevelInitMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use RANKo delay. </p>

</div>
</div>
<a class="anchor" id="af02601ff8897cb0ecd23bddbfc718468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::gateLevelNumDq0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write DQS slave ratio. </p>

</div>
</div>
<a class="anchor" id="a1707b3285d5d6da140889ccc3f615f30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::gateLevelRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write DQS slave ratio. </p>

</div>
</div>
<a class="anchor" id="a05b5c520483b67855c479ad069c3bf1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::readDqsSlaveDelay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write DQS slave ratio. </p>

</div>
</div>
<a class="anchor" id="a65cb01ba80d2fd870135b07dfee8b2e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::useRank0Delays</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO write enable slave ratio. </p>

</div>
</div>
<a class="anchor" id="a82074c6650095629ef1635bedc678f15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::writeDataSlaveDelay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write DQS slave ratio. </p>

</div>
</div>
<a class="anchor" id="a06ab14edd0bf1fcb57983899a95d959a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::writeDqsSlaveDelay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO write enable slave ratio. </p>

</div>
</div>
<a class="anchor" id="ad6bb8173c37b93a32505b36769e8610d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::writeDqsSlaveRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO write enable slave ratio. </p>

</div>
</div>
<a class="anchor" id="aff33d09c690fd1b6626c73256ebbca2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_emifDdrPhyParam::writeLevelInitRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write DQS slave ratio. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>csl_emif4d5.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
