
//input ports
add mapped point line1 line1
add mapped point line2 line2
add mapped point reset reset
add mapped point clock clock

//output ports
add mapped point outp outp
add mapped point overflw overflw

//inout ports




//Sequential Pins
add mapped point stato[1]/q stato_reg[1]/Q 
add mapped point stato[1]/q stato_reg[1]/QN 
add mapped point stato[0]/q stato_reg[0]/Q 
add mapped point stato[0]/q stato_reg[0]/QN 
add mapped point stato[2]/q stato_reg[2]/Q 
add mapped point stato[2]/q stato_reg[2]/QN 



//Black Boxes



//Empty Modules as Blackboxes
