//#include "/home/dkx2022/Downloads/CGRA_UNCAPSULED_0302/include/CU.hh"
#include "../include/WIRE.hh"
#include "../include/PEA.hh"
//std::vector<PEINTERFACE> WIRE::PEinterface;


std::vector<PEINTERFACE>WIRE::PEinterface;
std::vector<PE> PEA::PEid;
//
//LSUINTERFACE WIRE::load_f0;
//LSUINTERFACE WIRE::load_f1;
//LSUINTERFACE WIRE::load_f2;
//LSUINTERFACE WIRE::load_f3;
//LSUINTERFACE WIRE::load_f4;
//LSUINTERFACE WIRE::load_f5;
//LSUINTERFACE WIRE::load_f6;
//LSUINTERFACE WIRE::load_f7;
//
//LSUINTERFACE WIRE::load_w0;
//LSUINTERFACE WIRE::load_w1;
//LSUINTERFACE WIRE::load_w2;
//LSUINTERFACE WIRE::load_w3;
//LSUINTERFACE WIRE::load_w4;
//LSUINTERFACE WIRE::load_w5;
//LSUINTERFACE WIRE::load_w6;
//LSUINTERFACE WIRE::load_w7;
//LSUINTERFACE WIRE::load_w8;
//LSUINTERFACE WIRE::load_w9;
//LSUINTERFACE WIRE::load_w10;
//LSUINTERFACE WIRE::load_w11;
//LSUINTERFACE WIRE::load_w12;
//LSUINTERFACE WIRE::load_w13;
//LSUINTERFACE WIRE::load_w14;
//LSUINTERFACE WIRE::load_w15;
//LSUINTERFACE WIRE::load_w16;
//LSUINTERFACE WIRE::load_w17;
//LSUINTERFACE WIRE::load_w18;
//LSUINTERFACE WIRE::load_w19;
//LSUINTERFACE WIRE::load_w20;
//LSUINTERFACE WIRE::load_w21;
//LSUINTERFACE WIRE::load_w22;
//LSUINTERFACE WIRE::load_w23;
//LSUINTERFACE WIRE::load_w24;
//LSUINTERFACE WIRE::load_w25;
//LSUINTERFACE WIRE::load_w26;
//LSUINTERFACE WIRE::load_w27;
//LSUINTERFACE WIRE::load_w28;
//LSUINTERFACE WIRE::load_w29;
//LSUINTERFACE WIRE::load_w30;
//LSUINTERFACE WIRE::load_w31;
//LSUINTERFACE WIRE::load_w32;
//LSUINTERFACE WIRE::load_w33;
//LSUINTERFACE WIRE::load_w34;
//LSUINTERFACE WIRE::load_w35;
//LSUINTERFACE WIRE::load_w36;
//LSUINTERFACE WIRE::load_w37;
//LSUINTERFACE WIRE::load_w38;
//LSUINTERFACE WIRE::load_w39;
//LSUINTERFACE WIRE::load_w40;
//LSUINTERFACE WIRE::load_w41;
//LSUINTERFACE WIRE::load_w42;
//LSUINTERFACE WIRE::load_w43;
//LSUINTERFACE WIRE::load_w44;
//LSUINTERFACE WIRE::load_w45;
//LSUINTERFACE WIRE::load_w46;
//LSUINTERFACE WIRE::load_w47;
//LSUINTERFACE WIRE::load_w48;
//LSUINTERFACE WIRE::load_w49;
//LSUINTERFACE WIRE::load_w50;
//LSUINTERFACE WIRE::load_w51;
//LSUINTERFACE WIRE::load_w52;
//LSUINTERFACE WIRE::load_w53;
//LSUINTERFACE WIRE::load_w54;
//LSUINTERFACE WIRE::load_w55;
//LSUINTERFACE WIRE::load_w56;
//LSUINTERFACE WIRE::load_w57;
//LSUINTERFACE WIRE::load_w58;
//LSUINTERFACE WIRE::load_w59;
//LSUINTERFACE WIRE::load_w60;
//LSUINTERFACE WIRE::load_w61;
//LSUINTERFACE WIRE::load_w62;
//LSUINTERFACE WIRE::load_w63;
//
//
//LSUINTERFACE WIRE::store_f0;
//LSUINTERFACE WIRE::store_f1;
//LSUINTERFACE WIRE::store_f2;
//LSUINTERFACE WIRE::store_f3;
//LSUINTERFACE WIRE::store_f4;
//LSUINTERFACE WIRE::store_f5;
//LSUINTERFACE WIRE::store_f6;
//LSUINTERFACE WIRE::store_f7;


//PEINTERFACE WIRE::pe1;
//PEINTERFACE WIRE::pe2;
//PEINTERFACE WIRE::pe3;
//PEINTERFACE WIRE::pe4;
//PEINTERFACE WIRE::pe5;
//PEINTERFACE WIRE::pe6;
//PEINTERFACE WIRE::pe7;
//PEINTERFACE WIRE::pe8;
//PEINTERFACE WIRE::pe9;
//PEINTERFACE WIRE::pe10;
//PEINTERFACE WIRE::pe11;
//PEINTERFACE WIRE::pe12;
//PEINTERFACE WIRE::pe13;
//PEINTERFACE WIRE::pe14;
//PEINTERFACE WIRE::pe15;
//PEINTERFACE WIRE::pe16;
//PEINTERFACE WIRE::pe17;
//PEINTERFACE WIRE::pe18;
//PEINTERFACE WIRE::pe19;
//PEINTERFACE WIRE::pe20;
//PEINTERFACE WIRE::pe21;
//PEINTERFACE WIRE::pe22;
//PEINTERFACE WIRE::pe23;
//PEINTERFACE WIRE::pe24;
//PEINTERFACE WIRE::pe25;
//PEINTERFACE WIRE::pe26;
//PEINTERFACE WIRE::pe27;
//PEINTERFACE WIRE::pe28;
//PEINTERFACE WIRE::pe29;
//PEINTERFACE WIRE::pe30;
//PEINTERFACE WIRE::pe31;
//PEINTERFACE WIRE::pe32;
//PEINTERFACE WIRE::pe33;
//PEINTERFACE WIRE::pe34;
//PEINTERFACE WIRE::pe35;
//PEINTERFACE WIRE::pe36;
//PEINTERFACE WIRE::pe37;
//PEINTERFACE WIRE::pe38;
//PEINTERFACE WIRE::pe39;
//PEINTERFACE WIRE::pe40;
//PEINTERFACE WIRE::pe41;
//PEINTERFACE WIRE::pe42;
//PEINTERFACE WIRE::pe43;
//PEINTERFACE WIRE::pe44;
//PEINTERFACE WIRE::pe45;
//PEINTERFACE WIRE::pe46;
//PEINTERFACE WIRE::pe47;
//PEINTERFACE WIRE::pe48;
//PEINTERFACE WIRE::pe49;
//PEINTERFACE WIRE::pe50;
//PEINTERFACE WIRE::pe51;
//PEINTERFACE WIRE::pe52;
//PEINTERFACE WIRE::pe53;
//PEINTERFACE WIRE::pe54;
//PEINTERFACE WIRE::pe55;
//PEINTERFACE WIRE::pe56;
//PEINTERFACE WIRE::pe57;
//PEINTERFACE WIRE::pe58;
//PEINTERFACE WIRE::pe59;
//PEINTERFACE WIRE::pe60;
//PEINTERFACE WIRE::pe61;
//PEINTERFACE WIRE::pe62;
//PEINTERFACE WIRE::pe63;

unsigned int WIRE::cycle;
DATAWIDTH_0 WIRE::PE_DATA_IN_L_0;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_0;
BEATWIDTH WIRE::PE_BEAT_IN_L_0;
BEATWIDTH WIRE::PE_BEAT_IN_U_0;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_0;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_0;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_0;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_0;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_0;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_0;
DATAWIDTH_0 WIRE::PE_GR_INDEX_0;
bool WIRE::PE_ENABLE_IN_0;
bool WIRE::PE_IDLE_OUT_0;
bool WIRE::PE_START_IN_0;
bool WIRE::PE_CSPM_IDLE_OUT_0;
//PEINTERFACE WIRE::pe0;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_1;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_1;
BEATWIDTH WIRE::PE_BEAT_IN_L_1;
BEATWIDTH WIRE::PE_BEAT_IN_U_1;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_1;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_1;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_1;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_1;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_1;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_1;
DATAWIDTH_0 WIRE::PE_GR_INDEX_1;
bool WIRE::PE_ENABLE_IN_1;
bool WIRE::PE_IDLE_OUT_1;
bool WIRE::PE_START_IN_1;
bool WIRE::PE_CSPM_IDLE_OUT_1;
//PEINTERFACE WIRE::pe1;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_2;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_2;
BEATWIDTH WIRE::PE_BEAT_IN_L_2;
BEATWIDTH WIRE::PE_BEAT_IN_U_2;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_2;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_2;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_2;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_2;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_2;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_2;
DATAWIDTH_0 WIRE::PE_GR_INDEX_2;
bool WIRE::PE_ENABLE_IN_2;
bool WIRE::PE_IDLE_OUT_2;
bool WIRE::PE_START_IN_2;
bool WIRE::PE_CSPM_IDLE_OUT_2;
//PEINTERFACE WIRE::pe2;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_3;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_3;
BEATWIDTH WIRE::PE_BEAT_IN_L_3;
BEATWIDTH WIRE::PE_BEAT_IN_U_3;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_3;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_3;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_3;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_3;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_3;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_3;
DATAWIDTH_0 WIRE::PE_GR_INDEX_3;
bool WIRE::PE_ENABLE_IN_3;
bool WIRE::PE_IDLE_OUT_3;
bool WIRE::PE_START_IN_3;
bool WIRE::PE_CSPM_IDLE_OUT_3;
//PEINTERFACE WIRE::pe3;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_4;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_4;
BEATWIDTH WIRE::PE_BEAT_IN_L_4;
BEATWIDTH WIRE::PE_BEAT_IN_U_4;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_4;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_4;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_4;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_4;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_4;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_4;
DATAWIDTH_0 WIRE::PE_GR_INDEX_4;
bool WIRE::PE_ENABLE_IN_4;
bool WIRE::PE_IDLE_OUT_4;
bool WIRE::PE_START_IN_4;
bool WIRE::PE_CSPM_IDLE_OUT_4;
//PEINTERFACE WIRE::pe4;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_5;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_5;
BEATWIDTH WIRE::PE_BEAT_IN_L_5;
BEATWIDTH WIRE::PE_BEAT_IN_U_5;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_5;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_5;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_5;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_5;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_5;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_5;
DATAWIDTH_0 WIRE::PE_GR_INDEX_5;
bool WIRE::PE_ENABLE_IN_5;
bool WIRE::PE_IDLE_OUT_5;
bool WIRE::PE_START_IN_5;
bool WIRE::PE_CSPM_IDLE_OUT_5;
//PEINTERFACE WIRE::pe5;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_6;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_6;
BEATWIDTH WIRE::PE_BEAT_IN_L_6;
BEATWIDTH WIRE::PE_BEAT_IN_U_6;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_6;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_6;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_6;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_6;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_6;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_6;
DATAWIDTH_0 WIRE::PE_GR_INDEX_6;
bool WIRE::PE_ENABLE_IN_6;
bool WIRE::PE_IDLE_OUT_6;
bool WIRE::PE_START_IN_6;
bool WIRE::PE_CSPM_IDLE_OUT_6;
//PEINTERFACE WIRE::pe6;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_7;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_7;
BEATWIDTH WIRE::PE_BEAT_IN_L_7;
BEATWIDTH WIRE::PE_BEAT_IN_U_7;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_7;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_7;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_7;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_7;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_7;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_7;
DATAWIDTH_0 WIRE::PE_GR_INDEX_7;
bool WIRE::PE_ENABLE_IN_7;
bool WIRE::PE_IDLE_OUT_7;
bool WIRE::PE_START_IN_7;
bool WIRE::PE_CSPM_IDLE_OUT_7;
//PEINTERFACE WIRE::pe7;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_8;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_8;
BEATWIDTH WIRE::PE_BEAT_IN_L_8;
BEATWIDTH WIRE::PE_BEAT_IN_U_8;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_8;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_8;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_8;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_8;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_8;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_8;
DATAWIDTH_0 WIRE::PE_GR_INDEX_8;
bool WIRE::PE_ENABLE_IN_8;
bool WIRE::PE_IDLE_OUT_8;
bool WIRE::PE_START_IN_8;
bool WIRE::PE_CSPM_IDLE_OUT_8;
//PEINTERFACE WIRE::pe8;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_9;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_9;
BEATWIDTH WIRE::PE_BEAT_IN_L_9;
BEATWIDTH WIRE::PE_BEAT_IN_U_9;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_9;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_9;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_9;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_9;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_9;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_9;
DATAWIDTH_0 WIRE::PE_GR_INDEX_9;
bool WIRE::PE_ENABLE_IN_9;
bool WIRE::PE_IDLE_OUT_9;
bool WIRE::PE_START_IN_9;
bool WIRE::PE_CSPM_IDLE_OUT_9;
//PEINTERFACE WIRE::pe9;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_10;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_10;
BEATWIDTH WIRE::PE_BEAT_IN_L_10;
BEATWIDTH WIRE::PE_BEAT_IN_U_10;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_10;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_10;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_10;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_10;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_10;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_10;
DATAWIDTH_0 WIRE::PE_GR_INDEX_10;
bool WIRE::PE_ENABLE_IN_10;
bool WIRE::PE_IDLE_OUT_10;
bool WIRE::PE_START_IN_10;
bool WIRE::PE_CSPM_IDLE_OUT_10;
//PEINTERFACE WIRE::pe10;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_11;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_11;
BEATWIDTH WIRE::PE_BEAT_IN_L_11;
BEATWIDTH WIRE::PE_BEAT_IN_U_11;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_11;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_11;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_11;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_11;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_11;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_11;
DATAWIDTH_0 WIRE::PE_GR_INDEX_11;
bool WIRE::PE_ENABLE_IN_11;
bool WIRE::PE_IDLE_OUT_11;
bool WIRE::PE_START_IN_11;
bool WIRE::PE_CSPM_IDLE_OUT_11;
//PEINTERFACE WIRE::pe11;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_12;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_12;
BEATWIDTH WIRE::PE_BEAT_IN_L_12;
BEATWIDTH WIRE::PE_BEAT_IN_U_12;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_12;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_12;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_12;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_12;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_12;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_12;
DATAWIDTH_0 WIRE::PE_GR_INDEX_12;
bool WIRE::PE_ENABLE_IN_12;
bool WIRE::PE_IDLE_OUT_12;
bool WIRE::PE_START_IN_12;
bool WIRE::PE_CSPM_IDLE_OUT_12;
//PEINTERFACE WIRE::pe12;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_13;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_13;
BEATWIDTH WIRE::PE_BEAT_IN_L_13;
BEATWIDTH WIRE::PE_BEAT_IN_U_13;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_13;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_13;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_13;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_13;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_13;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_13;
DATAWIDTH_0 WIRE::PE_GR_INDEX_13;
bool WIRE::PE_ENABLE_IN_13;
bool WIRE::PE_IDLE_OUT_13;
bool WIRE::PE_START_IN_13;
bool WIRE::PE_CSPM_IDLE_OUT_13;
//PEINTERFACE WIRE::pe13;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_14;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_14;
BEATWIDTH WIRE::PE_BEAT_IN_L_14;
BEATWIDTH WIRE::PE_BEAT_IN_U_14;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_14;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_14;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_14;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_14;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_14;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_14;
DATAWIDTH_0 WIRE::PE_GR_INDEX_14;
bool WIRE::PE_ENABLE_IN_14;
bool WIRE::PE_IDLE_OUT_14;
bool WIRE::PE_START_IN_14;
bool WIRE::PE_CSPM_IDLE_OUT_14;
//PEINTERFACE WIRE::pe14;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_15;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_15;
BEATWIDTH WIRE::PE_BEAT_IN_L_15;
BEATWIDTH WIRE::PE_BEAT_IN_U_15;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_15;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_15;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_15;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_15;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_15;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_15;
DATAWIDTH_0 WIRE::PE_GR_INDEX_15;
bool WIRE::PE_ENABLE_IN_15;
bool WIRE::PE_IDLE_OUT_15;
bool WIRE::PE_START_IN_15;
bool WIRE::PE_CSPM_IDLE_OUT_15;
//PEINTERFACE WIRE::pe15;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_16;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_16;
BEATWIDTH WIRE::PE_BEAT_IN_L_16;
BEATWIDTH WIRE::PE_BEAT_IN_U_16;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_16;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_16;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_16;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_16;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_16;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_16;
DATAWIDTH_0 WIRE::PE_GR_INDEX_16;
bool WIRE::PE_ENABLE_IN_16;
bool WIRE::PE_IDLE_OUT_16;
bool WIRE::PE_START_IN_16;
bool WIRE::PE_CSPM_IDLE_OUT_16;
//PEINTERFACE WIRE::pe16;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_17;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_17;
BEATWIDTH WIRE::PE_BEAT_IN_L_17;
BEATWIDTH WIRE::PE_BEAT_IN_U_17;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_17;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_17;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_17;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_17;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_17;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_17;
DATAWIDTH_0 WIRE::PE_GR_INDEX_17;
bool WIRE::PE_ENABLE_IN_17;
bool WIRE::PE_IDLE_OUT_17;
bool WIRE::PE_START_IN_17;
bool WIRE::PE_CSPM_IDLE_OUT_17;
//PEINTERFACE WIRE::pe17;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_18;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_18;
BEATWIDTH WIRE::PE_BEAT_IN_L_18;
BEATWIDTH WIRE::PE_BEAT_IN_U_18;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_18;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_18;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_18;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_18;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_18;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_18;
DATAWIDTH_0 WIRE::PE_GR_INDEX_18;
bool WIRE::PE_ENABLE_IN_18;
bool WIRE::PE_IDLE_OUT_18;
bool WIRE::PE_START_IN_18;
bool WIRE::PE_CSPM_IDLE_OUT_18;
//PEINTERFACE WIRE::pe18;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_19;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_19;
BEATWIDTH WIRE::PE_BEAT_IN_L_19;
BEATWIDTH WIRE::PE_BEAT_IN_U_19;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_19;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_19;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_19;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_19;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_19;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_19;
DATAWIDTH_0 WIRE::PE_GR_INDEX_19;
bool WIRE::PE_ENABLE_IN_19;
bool WIRE::PE_IDLE_OUT_19;
bool WIRE::PE_START_IN_19;
bool WIRE::PE_CSPM_IDLE_OUT_19;
//PEINTERFACE WIRE::pe19;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_20;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_20;
BEATWIDTH WIRE::PE_BEAT_IN_L_20;
BEATWIDTH WIRE::PE_BEAT_IN_U_20;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_20;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_20;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_20;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_20;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_20;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_20;
DATAWIDTH_0 WIRE::PE_GR_INDEX_20;
bool WIRE::PE_ENABLE_IN_20;
bool WIRE::PE_IDLE_OUT_20;
bool WIRE::PE_START_IN_20;
bool WIRE::PE_CSPM_IDLE_OUT_20;
//PEINTERFACE WIRE::pe20;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_21;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_21;
BEATWIDTH WIRE::PE_BEAT_IN_L_21;
BEATWIDTH WIRE::PE_BEAT_IN_U_21;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_21;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_21;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_21;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_21;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_21;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_21;
DATAWIDTH_0 WIRE::PE_GR_INDEX_21;
bool WIRE::PE_ENABLE_IN_21;
bool WIRE::PE_IDLE_OUT_21;
bool WIRE::PE_START_IN_21;
bool WIRE::PE_CSPM_IDLE_OUT_21;
//PEINTERFACE WIRE::pe21;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_22;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_22;
BEATWIDTH WIRE::PE_BEAT_IN_L_22;
BEATWIDTH WIRE::PE_BEAT_IN_U_22;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_22;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_22;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_22;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_22;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_22;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_22;
DATAWIDTH_0 WIRE::PE_GR_INDEX_22;
bool WIRE::PE_ENABLE_IN_22;
bool WIRE::PE_IDLE_OUT_22;
bool WIRE::PE_START_IN_22;
bool WIRE::PE_CSPM_IDLE_OUT_22;
//PEINTERFACE WIRE::pe22;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_23;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_23;
BEATWIDTH WIRE::PE_BEAT_IN_L_23;
BEATWIDTH WIRE::PE_BEAT_IN_U_23;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_23;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_23;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_23;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_23;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_23;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_23;
DATAWIDTH_0 WIRE::PE_GR_INDEX_23;
bool WIRE::PE_ENABLE_IN_23;
bool WIRE::PE_IDLE_OUT_23;
bool WIRE::PE_START_IN_23;
bool WIRE::PE_CSPM_IDLE_OUT_23;
//PEINTERFACE WIRE::pe23;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_24;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_24;
BEATWIDTH WIRE::PE_BEAT_IN_L_24;
BEATWIDTH WIRE::PE_BEAT_IN_U_24;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_24;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_24;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_24;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_24;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_24;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_24;
DATAWIDTH_0 WIRE::PE_GR_INDEX_24;
bool WIRE::PE_ENABLE_IN_24;
bool WIRE::PE_IDLE_OUT_24;
bool WIRE::PE_START_IN_24;
bool WIRE::PE_CSPM_IDLE_OUT_24;
//PEINTERFACE WIRE::pe24;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_25;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_25;
BEATWIDTH WIRE::PE_BEAT_IN_L_25;
BEATWIDTH WIRE::PE_BEAT_IN_U_25;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_25;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_25;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_25;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_25;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_25;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_25;
DATAWIDTH_0 WIRE::PE_GR_INDEX_25;
bool WIRE::PE_ENABLE_IN_25;
bool WIRE::PE_IDLE_OUT_25;
bool WIRE::PE_START_IN_25;
bool WIRE::PE_CSPM_IDLE_OUT_25;
//PEINTERFACE WIRE::pe25;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_26;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_26;
BEATWIDTH WIRE::PE_BEAT_IN_L_26;
BEATWIDTH WIRE::PE_BEAT_IN_U_26;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_26;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_26;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_26;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_26;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_26;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_26;
DATAWIDTH_0 WIRE::PE_GR_INDEX_26;
bool WIRE::PE_ENABLE_IN_26;
bool WIRE::PE_IDLE_OUT_26;
bool WIRE::PE_START_IN_26;
bool WIRE::PE_CSPM_IDLE_OUT_26;
//PEINTERFACE WIRE::pe26;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_27;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_27;
BEATWIDTH WIRE::PE_BEAT_IN_L_27;
BEATWIDTH WIRE::PE_BEAT_IN_U_27;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_27;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_27;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_27;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_27;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_27;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_27;
DATAWIDTH_0 WIRE::PE_GR_INDEX_27;
bool WIRE::PE_ENABLE_IN_27;
bool WIRE::PE_IDLE_OUT_27;
bool WIRE::PE_START_IN_27;
bool WIRE::PE_CSPM_IDLE_OUT_27;
//PEINTERFACE WIRE::pe27;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_28;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_28;
BEATWIDTH WIRE::PE_BEAT_IN_L_28;
BEATWIDTH WIRE::PE_BEAT_IN_U_28;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_28;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_28;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_28;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_28;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_28;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_28;
DATAWIDTH_0 WIRE::PE_GR_INDEX_28;
bool WIRE::PE_ENABLE_IN_28;
bool WIRE::PE_IDLE_OUT_28;
bool WIRE::PE_START_IN_28;
bool WIRE::PE_CSPM_IDLE_OUT_28;
//PEINTERFACE WIRE::pe28;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_29;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_29;
BEATWIDTH WIRE::PE_BEAT_IN_L_29;
BEATWIDTH WIRE::PE_BEAT_IN_U_29;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_29;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_29;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_29;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_29;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_29;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_29;
DATAWIDTH_0 WIRE::PE_GR_INDEX_29;
bool WIRE::PE_ENABLE_IN_29;
bool WIRE::PE_IDLE_OUT_29;
bool WIRE::PE_START_IN_29;
bool WIRE::PE_CSPM_IDLE_OUT_29;
//PEINTERFACE WIRE::pe29;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_30;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_30;
BEATWIDTH WIRE::PE_BEAT_IN_L_30;
BEATWIDTH WIRE::PE_BEAT_IN_U_30;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_30;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_30;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_30;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_30;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_30;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_30;
DATAWIDTH_0 WIRE::PE_GR_INDEX_30;
bool WIRE::PE_ENABLE_IN_30;
bool WIRE::PE_IDLE_OUT_30;
bool WIRE::PE_START_IN_30;
bool WIRE::PE_CSPM_IDLE_OUT_30;
//PEINTERFACE WIRE::pe30;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_31;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_31;
BEATWIDTH WIRE::PE_BEAT_IN_L_31;
BEATWIDTH WIRE::PE_BEAT_IN_U_31;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_31;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_31;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_31;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_31;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_31;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_31;
DATAWIDTH_0 WIRE::PE_GR_INDEX_31;
bool WIRE::PE_ENABLE_IN_31;
bool WIRE::PE_IDLE_OUT_31;
bool WIRE::PE_START_IN_31;
bool WIRE::PE_CSPM_IDLE_OUT_31;
//PEINTERFACE WIRE::pe31;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_32;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_32;
BEATWIDTH WIRE::PE_BEAT_IN_L_32;
BEATWIDTH WIRE::PE_BEAT_IN_U_32;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_32;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_32;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_32;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_32;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_32;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_32;
DATAWIDTH_0 WIRE::PE_GR_INDEX_32;
bool WIRE::PE_ENABLE_IN_32;
bool WIRE::PE_IDLE_OUT_32;
bool WIRE::PE_START_IN_32;
bool WIRE::PE_CSPM_IDLE_OUT_32;
//PEINTERFACE WIRE::pe32;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_33;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_33;
BEATWIDTH WIRE::PE_BEAT_IN_L_33;
BEATWIDTH WIRE::PE_BEAT_IN_U_33;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_33;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_33;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_33;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_33;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_33;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_33;
DATAWIDTH_0 WIRE::PE_GR_INDEX_33;
bool WIRE::PE_ENABLE_IN_33;
bool WIRE::PE_IDLE_OUT_33;
bool WIRE::PE_START_IN_33;
bool WIRE::PE_CSPM_IDLE_OUT_33;
//PEINTERFACE WIRE::pe33;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_34;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_34;
BEATWIDTH WIRE::PE_BEAT_IN_L_34;
BEATWIDTH WIRE::PE_BEAT_IN_U_34;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_34;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_34;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_34;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_34;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_34;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_34;
DATAWIDTH_0 WIRE::PE_GR_INDEX_34;
bool WIRE::PE_ENABLE_IN_34;
bool WIRE::PE_IDLE_OUT_34;
bool WIRE::PE_START_IN_34;
bool WIRE::PE_CSPM_IDLE_OUT_34;
//PEINTERFACE WIRE::pe34;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_35;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_35;
BEATWIDTH WIRE::PE_BEAT_IN_L_35;
BEATWIDTH WIRE::PE_BEAT_IN_U_35;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_35;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_35;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_35;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_35;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_35;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_35;
DATAWIDTH_0 WIRE::PE_GR_INDEX_35;
bool WIRE::PE_ENABLE_IN_35;
bool WIRE::PE_IDLE_OUT_35;
bool WIRE::PE_START_IN_35;
bool WIRE::PE_CSPM_IDLE_OUT_35;
//PEINTERFACE WIRE::pe35;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_36;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_36;
BEATWIDTH WIRE::PE_BEAT_IN_L_36;
BEATWIDTH WIRE::PE_BEAT_IN_U_36;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_36;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_36;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_36;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_36;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_36;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_36;
DATAWIDTH_0 WIRE::PE_GR_INDEX_36;
bool WIRE::PE_ENABLE_IN_36;
bool WIRE::PE_IDLE_OUT_36;
bool WIRE::PE_START_IN_36;
bool WIRE::PE_CSPM_IDLE_OUT_36;
//PEINTERFACE WIRE::pe36;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_37;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_37;
BEATWIDTH WIRE::PE_BEAT_IN_L_37;
BEATWIDTH WIRE::PE_BEAT_IN_U_37;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_37;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_37;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_37;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_37;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_37;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_37;
DATAWIDTH_0 WIRE::PE_GR_INDEX_37;
bool WIRE::PE_ENABLE_IN_37;
bool WIRE::PE_IDLE_OUT_37;
bool WIRE::PE_START_IN_37;
bool WIRE::PE_CSPM_IDLE_OUT_37;
//PEINTERFACE WIRE::pe37;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_38;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_38;
BEATWIDTH WIRE::PE_BEAT_IN_L_38;
BEATWIDTH WIRE::PE_BEAT_IN_U_38;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_38;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_38;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_38;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_38;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_38;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_38;
DATAWIDTH_0 WIRE::PE_GR_INDEX_38;
bool WIRE::PE_ENABLE_IN_38;
bool WIRE::PE_IDLE_OUT_38;
bool WIRE::PE_START_IN_38;
bool WIRE::PE_CSPM_IDLE_OUT_38;
//PEINTERFACE WIRE::pe38;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_39;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_39;
BEATWIDTH WIRE::PE_BEAT_IN_L_39;
BEATWIDTH WIRE::PE_BEAT_IN_U_39;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_39;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_39;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_39;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_39;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_39;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_39;
DATAWIDTH_0 WIRE::PE_GR_INDEX_39;
bool WIRE::PE_ENABLE_IN_39;
bool WIRE::PE_IDLE_OUT_39;
bool WIRE::PE_START_IN_39;
bool WIRE::PE_CSPM_IDLE_OUT_39;
//PEINTERFACE WIRE::pe39;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_40;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_40;
BEATWIDTH WIRE::PE_BEAT_IN_L_40;
BEATWIDTH WIRE::PE_BEAT_IN_U_40;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_40;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_40;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_40;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_40;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_40;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_40;
DATAWIDTH_0 WIRE::PE_GR_INDEX_40;
bool WIRE::PE_ENABLE_IN_40;
bool WIRE::PE_IDLE_OUT_40;
bool WIRE::PE_START_IN_40;
bool WIRE::PE_CSPM_IDLE_OUT_40;
//PEINTERFACE WIRE::pe40;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_41;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_41;
BEATWIDTH WIRE::PE_BEAT_IN_L_41;
BEATWIDTH WIRE::PE_BEAT_IN_U_41;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_41;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_41;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_41;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_41;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_41;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_41;
DATAWIDTH_0 WIRE::PE_GR_INDEX_41;
bool WIRE::PE_ENABLE_IN_41;
bool WIRE::PE_IDLE_OUT_41;
bool WIRE::PE_START_IN_41;
bool WIRE::PE_CSPM_IDLE_OUT_41;
//PEINTERFACE WIRE::pe41;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_42;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_42;
BEATWIDTH WIRE::PE_BEAT_IN_L_42;
BEATWIDTH WIRE::PE_BEAT_IN_U_42;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_42;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_42;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_42;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_42;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_42;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_42;
DATAWIDTH_0 WIRE::PE_GR_INDEX_42;
bool WIRE::PE_ENABLE_IN_42;
bool WIRE::PE_IDLE_OUT_42;
bool WIRE::PE_START_IN_42;
bool WIRE::PE_CSPM_IDLE_OUT_42;
//PEINTERFACE WIRE::pe42;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_43;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_43;
BEATWIDTH WIRE::PE_BEAT_IN_L_43;
BEATWIDTH WIRE::PE_BEAT_IN_U_43;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_43;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_43;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_43;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_43;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_43;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_43;
DATAWIDTH_0 WIRE::PE_GR_INDEX_43;
bool WIRE::PE_ENABLE_IN_43;
bool WIRE::PE_IDLE_OUT_43;
bool WIRE::PE_START_IN_43;
bool WIRE::PE_CSPM_IDLE_OUT_43;
//PEINTERFACE WIRE::pe43;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_44;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_44;
BEATWIDTH WIRE::PE_BEAT_IN_L_44;
BEATWIDTH WIRE::PE_BEAT_IN_U_44;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_44;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_44;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_44;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_44;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_44;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_44;
DATAWIDTH_0 WIRE::PE_GR_INDEX_44;
bool WIRE::PE_ENABLE_IN_44;
bool WIRE::PE_IDLE_OUT_44;
bool WIRE::PE_START_IN_44;
bool WIRE::PE_CSPM_IDLE_OUT_44;
//PEINTERFACE WIRE::pe44;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_45;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_45;
BEATWIDTH WIRE::PE_BEAT_IN_L_45;
BEATWIDTH WIRE::PE_BEAT_IN_U_45;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_45;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_45;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_45;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_45;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_45;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_45;
DATAWIDTH_0 WIRE::PE_GR_INDEX_45;
bool WIRE::PE_ENABLE_IN_45;
bool WIRE::PE_IDLE_OUT_45;
bool WIRE::PE_START_IN_45;
bool WIRE::PE_CSPM_IDLE_OUT_45;
//PEINTERFACE WIRE::pe45;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_46;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_46;
BEATWIDTH WIRE::PE_BEAT_IN_L_46;
BEATWIDTH WIRE::PE_BEAT_IN_U_46;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_46;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_46;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_46;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_46;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_46;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_46;
DATAWIDTH_0 WIRE::PE_GR_INDEX_46;
bool WIRE::PE_ENABLE_IN_46;
bool WIRE::PE_IDLE_OUT_46;
bool WIRE::PE_START_IN_46;
bool WIRE::PE_CSPM_IDLE_OUT_46;
//PEINTERFACE WIRE::pe46;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_47;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_47;
BEATWIDTH WIRE::PE_BEAT_IN_L_47;
BEATWIDTH WIRE::PE_BEAT_IN_U_47;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_47;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_47;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_47;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_47;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_47;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_47;
DATAWIDTH_0 WIRE::PE_GR_INDEX_47;
bool WIRE::PE_ENABLE_IN_47;
bool WIRE::PE_IDLE_OUT_47;
bool WIRE::PE_START_IN_47;
bool WIRE::PE_CSPM_IDLE_OUT_47;
//PEINTERFACE WIRE::pe47;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_48;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_48;
BEATWIDTH WIRE::PE_BEAT_IN_L_48;
BEATWIDTH WIRE::PE_BEAT_IN_U_48;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_48;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_48;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_48;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_48;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_48;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_48;
DATAWIDTH_0 WIRE::PE_GR_INDEX_48;
bool WIRE::PE_ENABLE_IN_48;
bool WIRE::PE_IDLE_OUT_48;
bool WIRE::PE_START_IN_48;
bool WIRE::PE_CSPM_IDLE_OUT_48;
//PEINTERFACE WIRE::pe48;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_49;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_49;
BEATWIDTH WIRE::PE_BEAT_IN_L_49;
BEATWIDTH WIRE::PE_BEAT_IN_U_49;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_49;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_49;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_49;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_49;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_49;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_49;
DATAWIDTH_0 WIRE::PE_GR_INDEX_49;
bool WIRE::PE_ENABLE_IN_49;
bool WIRE::PE_IDLE_OUT_49;
bool WIRE::PE_START_IN_49;
bool WIRE::PE_CSPM_IDLE_OUT_49;
//PEINTERFACE WIRE::pe49;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_50;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_50;
BEATWIDTH WIRE::PE_BEAT_IN_L_50;
BEATWIDTH WIRE::PE_BEAT_IN_U_50;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_50;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_50;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_50;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_50;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_50;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_50;
DATAWIDTH_0 WIRE::PE_GR_INDEX_50;
bool WIRE::PE_ENABLE_IN_50;
bool WIRE::PE_IDLE_OUT_50;
bool WIRE::PE_START_IN_50;
bool WIRE::PE_CSPM_IDLE_OUT_50;
//PEINTERFACE WIRE::pe50;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_51;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_51;
BEATWIDTH WIRE::PE_BEAT_IN_L_51;
BEATWIDTH WIRE::PE_BEAT_IN_U_51;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_51;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_51;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_51;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_51;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_51;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_51;
DATAWIDTH_0 WIRE::PE_GR_INDEX_51;
bool WIRE::PE_ENABLE_IN_51;
bool WIRE::PE_IDLE_OUT_51;
bool WIRE::PE_START_IN_51;
bool WIRE::PE_CSPM_IDLE_OUT_51;
//PEINTERFACE WIRE::pe51;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_52;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_52;
BEATWIDTH WIRE::PE_BEAT_IN_L_52;
BEATWIDTH WIRE::PE_BEAT_IN_U_52;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_52;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_52;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_52;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_52;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_52;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_52;
DATAWIDTH_0 WIRE::PE_GR_INDEX_52;
bool WIRE::PE_ENABLE_IN_52;
bool WIRE::PE_IDLE_OUT_52;
bool WIRE::PE_START_IN_52;
bool WIRE::PE_CSPM_IDLE_OUT_52;
//PEINTERFACE WIRE::pe52;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_53;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_53;
BEATWIDTH WIRE::PE_BEAT_IN_L_53;
BEATWIDTH WIRE::PE_BEAT_IN_U_53;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_53;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_53;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_53;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_53;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_53;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_53;
DATAWIDTH_0 WIRE::PE_GR_INDEX_53;
bool WIRE::PE_ENABLE_IN_53;
bool WIRE::PE_IDLE_OUT_53;
bool WIRE::PE_START_IN_53;
bool WIRE::PE_CSPM_IDLE_OUT_53;
//PEINTERFACE WIRE::pe53;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_54;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_54;
BEATWIDTH WIRE::PE_BEAT_IN_L_54;
BEATWIDTH WIRE::PE_BEAT_IN_U_54;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_54;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_54;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_54;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_54;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_54;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_54;
DATAWIDTH_0 WIRE::PE_GR_INDEX_54;
bool WIRE::PE_ENABLE_IN_54;
bool WIRE::PE_IDLE_OUT_54;
bool WIRE::PE_START_IN_54;
bool WIRE::PE_CSPM_IDLE_OUT_54;
//PEINTERFACE WIRE::pe54;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_55;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_55;
BEATWIDTH WIRE::PE_BEAT_IN_L_55;
BEATWIDTH WIRE::PE_BEAT_IN_U_55;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_55;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_55;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_55;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_55;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_55;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_55;
DATAWIDTH_0 WIRE::PE_GR_INDEX_55;
bool WIRE::PE_ENABLE_IN_55;
bool WIRE::PE_IDLE_OUT_55;
bool WIRE::PE_START_IN_55;
bool WIRE::PE_CSPM_IDLE_OUT_55;
//PEINTERFACE WIRE::pe55;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_56;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_56;
BEATWIDTH WIRE::PE_BEAT_IN_L_56;
BEATWIDTH WIRE::PE_BEAT_IN_U_56;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_56;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_56;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_56;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_56;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_56;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_56;
DATAWIDTH_0 WIRE::PE_GR_INDEX_56;
bool WIRE::PE_ENABLE_IN_56;
bool WIRE::PE_IDLE_OUT_56;
bool WIRE::PE_START_IN_56;
bool WIRE::PE_CSPM_IDLE_OUT_56;
//PEINTERFACE WIRE::pe56;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_57;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_57;
BEATWIDTH WIRE::PE_BEAT_IN_L_57;
BEATWIDTH WIRE::PE_BEAT_IN_U_57;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_57;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_57;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_57;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_57;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_57;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_57;
DATAWIDTH_0 WIRE::PE_GR_INDEX_57;
bool WIRE::PE_ENABLE_IN_57;
bool WIRE::PE_IDLE_OUT_57;
bool WIRE::PE_START_IN_57;
bool WIRE::PE_CSPM_IDLE_OUT_57;
//PEINTERFACE WIRE::pe57;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_58;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_58;
BEATWIDTH WIRE::PE_BEAT_IN_L_58;
BEATWIDTH WIRE::PE_BEAT_IN_U_58;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_58;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_58;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_58;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_58;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_58;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_58;
DATAWIDTH_0 WIRE::PE_GR_INDEX_58;
bool WIRE::PE_ENABLE_IN_58;
bool WIRE::PE_IDLE_OUT_58;
bool WIRE::PE_START_IN_58;
bool WIRE::PE_CSPM_IDLE_OUT_58;
//PEINTERFACE WIRE::pe58;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_59;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_59;
BEATWIDTH WIRE::PE_BEAT_IN_L_59;
BEATWIDTH WIRE::PE_BEAT_IN_U_59;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_59;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_59;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_59;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_59;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_59;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_59;
DATAWIDTH_0 WIRE::PE_GR_INDEX_59;
bool WIRE::PE_ENABLE_IN_59;
bool WIRE::PE_IDLE_OUT_59;
bool WIRE::PE_START_IN_59;
bool WIRE::PE_CSPM_IDLE_OUT_59;
//PEINTERFACE WIRE::pe59;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_60;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_60;
BEATWIDTH WIRE::PE_BEAT_IN_L_60;
BEATWIDTH WIRE::PE_BEAT_IN_U_60;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_60;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_60;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_60;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_60;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_60;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_60;
DATAWIDTH_0 WIRE::PE_GR_INDEX_60;
bool WIRE::PE_ENABLE_IN_60;
bool WIRE::PE_IDLE_OUT_60;
bool WIRE::PE_START_IN_60;
bool WIRE::PE_CSPM_IDLE_OUT_60;
//PEINTERFACE WIRE::pe60;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_61;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_61;
BEATWIDTH WIRE::PE_BEAT_IN_L_61;
BEATWIDTH WIRE::PE_BEAT_IN_U_61;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_61;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_61;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_61;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_61;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_61;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_61;
DATAWIDTH_0 WIRE::PE_GR_INDEX_61;
bool WIRE::PE_ENABLE_IN_61;
bool WIRE::PE_IDLE_OUT_61;
bool WIRE::PE_START_IN_61;
bool WIRE::PE_CSPM_IDLE_OUT_61;
//PEINTERFACE WIRE::pe61;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_62;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_62;
BEATWIDTH WIRE::PE_BEAT_IN_L_62;
BEATWIDTH WIRE::PE_BEAT_IN_U_62;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_62;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_62;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_62;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_62;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_62;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_62;
DATAWIDTH_0 WIRE::PE_GR_INDEX_62;
bool WIRE::PE_ENABLE_IN_62;
bool WIRE::PE_IDLE_OUT_62;
bool WIRE::PE_START_IN_62;
bool WIRE::PE_CSPM_IDLE_OUT_62;
//PEINTERFACE WIRE::pe62;

DATAWIDTH_0 WIRE::PE_DATA_IN_L_63;
DATAWIDTH_0 WIRE::PE_DATA_IN_U_63;
BEATWIDTH WIRE::PE_BEAT_IN_L_63;
BEATWIDTH WIRE::PE_BEAT_IN_U_63;
BEATWIDTH WIRE::PE_LSU_BEAT_OUT_63;
DATAWIDTH_0 WIRE::PE_LSU_DATA_OUT_63;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_W_63;
BEATWIDTH WIRE::LSU_PE_BEAT_IN_F_63;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_W_63;
DATAWIDTH_0 WIRE::LSU_PE_DATA_IN_F_63;
DATAWIDTH_0 WIRE::PE_GR_INDEX_63;
bool WIRE::PE_ENABLE_IN_63;
bool WIRE::PE_IDLE_OUT_63;
bool WIRE::PE_START_IN_63;
bool WIRE::PE_CSPM_IDLE_OUT_63;
//PEINTERFACE WIRE::pe63;

DATAWIDTH_0 WIRE::PE_DATA_IN_R_0;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_0;
BEATWIDTH WIRE::PE_BEAT_IN_R_0;
BEATWIDTH WIRE::PE_BEAT_IN_D_0;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_1;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_1;
BEATWIDTH WIRE::PE_BEAT_IN_R_1;
BEATWIDTH WIRE::PE_BEAT_IN_D_1;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_2;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_2;
BEATWIDTH WIRE::PE_BEAT_IN_R_2;
BEATWIDTH WIRE::PE_BEAT_IN_D_2;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_3;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_3;
BEATWIDTH WIRE::PE_BEAT_IN_R_3;
BEATWIDTH WIRE::PE_BEAT_IN_D_3;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_4;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_4;
BEATWIDTH WIRE::PE_BEAT_IN_R_4;
BEATWIDTH WIRE::PE_BEAT_IN_D_4;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_5;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_5;
BEATWIDTH WIRE::PE_BEAT_IN_R_5;
BEATWIDTH WIRE::PE_BEAT_IN_D_5;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_6;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_6;
BEATWIDTH WIRE::PE_BEAT_IN_R_6;
BEATWIDTH WIRE::PE_BEAT_IN_D_6;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_7;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_7;
BEATWIDTH WIRE::PE_BEAT_IN_R_7;
BEATWIDTH WIRE::PE_BEAT_IN_D_7;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_8;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_8;
BEATWIDTH WIRE::PE_BEAT_IN_R_8;
BEATWIDTH WIRE::PE_BEAT_IN_D_8;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_9;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_9;
BEATWIDTH WIRE::PE_BEAT_IN_R_9;
BEATWIDTH WIRE::PE_BEAT_IN_D_9;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_10;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_10;
BEATWIDTH WIRE::PE_BEAT_IN_R_10;
BEATWIDTH WIRE::PE_BEAT_IN_D_10;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_11;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_11;
BEATWIDTH WIRE::PE_BEAT_IN_R_11;
BEATWIDTH WIRE::PE_BEAT_IN_D_11;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_12;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_12;
BEATWIDTH WIRE::PE_BEAT_IN_R_12;
BEATWIDTH WIRE::PE_BEAT_IN_D_12;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_13;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_13;
BEATWIDTH WIRE::PE_BEAT_IN_R_13;
BEATWIDTH WIRE::PE_BEAT_IN_D_13;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_14;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_14;
BEATWIDTH WIRE::PE_BEAT_IN_R_14;
BEATWIDTH WIRE::PE_BEAT_IN_D_14;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_15;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_15;
BEATWIDTH WIRE::PE_BEAT_IN_R_15;
BEATWIDTH WIRE::PE_BEAT_IN_D_15;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_16;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_16;
BEATWIDTH WIRE::PE_BEAT_IN_R_16;
BEATWIDTH WIRE::PE_BEAT_IN_D_16;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_17;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_17;
BEATWIDTH WIRE::PE_BEAT_IN_R_17;
BEATWIDTH WIRE::PE_BEAT_IN_D_17;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_18;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_18;
BEATWIDTH WIRE::PE_BEAT_IN_R_18;
BEATWIDTH WIRE::PE_BEAT_IN_D_18;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_19;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_19;
BEATWIDTH WIRE::PE_BEAT_IN_R_19;
BEATWIDTH WIRE::PE_BEAT_IN_D_19;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_20;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_20;
BEATWIDTH WIRE::PE_BEAT_IN_R_20;
BEATWIDTH WIRE::PE_BEAT_IN_D_20;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_21;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_21;
BEATWIDTH WIRE::PE_BEAT_IN_R_21;
BEATWIDTH WIRE::PE_BEAT_IN_D_21;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_22;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_22;
BEATWIDTH WIRE::PE_BEAT_IN_R_22;
BEATWIDTH WIRE::PE_BEAT_IN_D_22;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_23;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_23;
BEATWIDTH WIRE::PE_BEAT_IN_R_23;
BEATWIDTH WIRE::PE_BEAT_IN_D_23;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_24;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_24;
BEATWIDTH WIRE::PE_BEAT_IN_R_24;
BEATWIDTH WIRE::PE_BEAT_IN_D_24;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_25;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_25;
BEATWIDTH WIRE::PE_BEAT_IN_R_25;
BEATWIDTH WIRE::PE_BEAT_IN_D_25;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_26;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_26;
BEATWIDTH WIRE::PE_BEAT_IN_R_26;
BEATWIDTH WIRE::PE_BEAT_IN_D_26;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_27;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_27;
BEATWIDTH WIRE::PE_BEAT_IN_R_27;
BEATWIDTH WIRE::PE_BEAT_IN_D_27;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_28;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_28;
BEATWIDTH WIRE::PE_BEAT_IN_R_28;
BEATWIDTH WIRE::PE_BEAT_IN_D_28;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_29;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_29;
BEATWIDTH WIRE::PE_BEAT_IN_R_29;
BEATWIDTH WIRE::PE_BEAT_IN_D_29;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_30;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_30;
BEATWIDTH WIRE::PE_BEAT_IN_R_30;
BEATWIDTH WIRE::PE_BEAT_IN_D_30;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_31;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_31;
BEATWIDTH WIRE::PE_BEAT_IN_R_31;
BEATWIDTH WIRE::PE_BEAT_IN_D_31;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_32;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_32;
BEATWIDTH WIRE::PE_BEAT_IN_R_32;
BEATWIDTH WIRE::PE_BEAT_IN_D_32;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_33;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_33;
BEATWIDTH WIRE::PE_BEAT_IN_R_33;
BEATWIDTH WIRE::PE_BEAT_IN_D_33;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_34;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_34;
BEATWIDTH WIRE::PE_BEAT_IN_R_34;
BEATWIDTH WIRE::PE_BEAT_IN_D_34;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_35;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_35;
BEATWIDTH WIRE::PE_BEAT_IN_R_35;
BEATWIDTH WIRE::PE_BEAT_IN_D_35;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_36;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_36;
BEATWIDTH WIRE::PE_BEAT_IN_R_36;
BEATWIDTH WIRE::PE_BEAT_IN_D_36;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_37;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_37;
BEATWIDTH WIRE::PE_BEAT_IN_R_37;
BEATWIDTH WIRE::PE_BEAT_IN_D_37;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_38;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_38;
BEATWIDTH WIRE::PE_BEAT_IN_R_38;
BEATWIDTH WIRE::PE_BEAT_IN_D_38;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_39;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_39;
BEATWIDTH WIRE::PE_BEAT_IN_R_39;
BEATWIDTH WIRE::PE_BEAT_IN_D_39;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_40;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_40;
BEATWIDTH WIRE::PE_BEAT_IN_R_40;
BEATWIDTH WIRE::PE_BEAT_IN_D_40;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_41;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_41;
BEATWIDTH WIRE::PE_BEAT_IN_R_41;
BEATWIDTH WIRE::PE_BEAT_IN_D_41;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_42;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_42;
BEATWIDTH WIRE::PE_BEAT_IN_R_42;
BEATWIDTH WIRE::PE_BEAT_IN_D_42;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_43;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_43;
BEATWIDTH WIRE::PE_BEAT_IN_R_43;
BEATWIDTH WIRE::PE_BEAT_IN_D_43;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_44;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_44;
BEATWIDTH WIRE::PE_BEAT_IN_R_44;
BEATWIDTH WIRE::PE_BEAT_IN_D_44;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_45;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_45;
BEATWIDTH WIRE::PE_BEAT_IN_R_45;
BEATWIDTH WIRE::PE_BEAT_IN_D_45;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_46;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_46;
BEATWIDTH WIRE::PE_BEAT_IN_R_46;
BEATWIDTH WIRE::PE_BEAT_IN_D_46;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_47;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_47;
BEATWIDTH WIRE::PE_BEAT_IN_R_47;
BEATWIDTH WIRE::PE_BEAT_IN_D_47;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_48;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_48;
BEATWIDTH WIRE::PE_BEAT_IN_R_48;
BEATWIDTH WIRE::PE_BEAT_IN_D_48;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_49;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_49;
BEATWIDTH WIRE::PE_BEAT_IN_R_49;
BEATWIDTH WIRE::PE_BEAT_IN_D_49;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_50;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_50;
BEATWIDTH WIRE::PE_BEAT_IN_R_50;
BEATWIDTH WIRE::PE_BEAT_IN_D_50;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_51;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_51;
BEATWIDTH WIRE::PE_BEAT_IN_R_51;
BEATWIDTH WIRE::PE_BEAT_IN_D_51;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_52;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_52;
BEATWIDTH WIRE::PE_BEAT_IN_R_52;
BEATWIDTH WIRE::PE_BEAT_IN_D_52;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_53;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_53;
BEATWIDTH WIRE::PE_BEAT_IN_R_53;
BEATWIDTH WIRE::PE_BEAT_IN_D_53;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_54;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_54;
BEATWIDTH WIRE::PE_BEAT_IN_R_54;
BEATWIDTH WIRE::PE_BEAT_IN_D_54;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_55;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_55;
BEATWIDTH WIRE::PE_BEAT_IN_R_55;
BEATWIDTH WIRE::PE_BEAT_IN_D_55;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_56;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_56;
BEATWIDTH WIRE::PE_BEAT_IN_R_56;
BEATWIDTH WIRE::PE_BEAT_IN_D_56;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_57;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_57;
BEATWIDTH WIRE::PE_BEAT_IN_R_57;
BEATWIDTH WIRE::PE_BEAT_IN_D_57;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_58;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_58;
BEATWIDTH WIRE::PE_BEAT_IN_R_58;
BEATWIDTH WIRE::PE_BEAT_IN_D_58;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_59;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_59;
BEATWIDTH WIRE::PE_BEAT_IN_R_59;
BEATWIDTH WIRE::PE_BEAT_IN_D_59;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_60;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_60;
BEATWIDTH WIRE::PE_BEAT_IN_R_60;
BEATWIDTH WIRE::PE_BEAT_IN_D_60;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_61;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_61;
BEATWIDTH WIRE::PE_BEAT_IN_R_61;
BEATWIDTH WIRE::PE_BEAT_IN_D_61;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_62;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_62;
BEATWIDTH WIRE::PE_BEAT_IN_R_62;
BEATWIDTH WIRE::PE_BEAT_IN_D_62;
DATAWIDTH_0 WIRE::PE_DATA_IN_R_63;
DATAWIDTH_0 WIRE::PE_DATA_IN_D_63;
BEATWIDTH WIRE::PE_BEAT_IN_R_63;
BEATWIDTH WIRE::PE_BEAT_IN_D_63;


// LSUINTERFACE WIRE::load_f0;
// LSUINTERFACE WIRE::load_f1;
// LSUINTERFACE WIRE::load_f2;
// LSUINTERFACE WIRE::load_f3;
// LSUINTERFACE WIRE::load_f4;
// LSUINTERFACE WIRE::load_f5;
// LSUINTERFACE WIRE::load_f6;
// LSUINTERFACE WIRE::load_f7;

// LSUINTERFACE WIRE::load_w0;
// LSUINTERFACE WIRE::load_w1;
// LSUINTERFACE WIRE::load_w2;
// LSUINTERFACE WIRE::load_w3;
// LSUINTERFACE WIRE::load_w4;
// LSUINTERFACE WIRE::load_w5;
// LSUINTERFACE WIRE::load_w6;
// LSUINTERFACE WIRE::load_w7;
// LSUINTERFACE WIRE::load_w8;
// LSUINTERFACE WIRE::load_w9;
// LSUINTERFACE WIRE::load_w10;
// LSUINTERFACE WIRE::load_w11;
// LSUINTERFACE WIRE::load_w12;
// LSUINTERFACE WIRE::load_w13;
// LSUINTERFACE WIRE::load_w14;
// LSUINTERFACE WIRE::load_w15;
// LSUINTERFACE WIRE::load_w16;
// LSUINTERFACE WIRE::load_w17;
// LSUINTERFACE WIRE::load_w18;
// LSUINTERFACE WIRE::load_w19;
// LSUINTERFACE WIRE::load_w20;
// LSUINTERFACE WIRE::load_w21;
// LSUINTERFACE WIRE::load_w22;
// LSUINTERFACE WIRE::load_w23;
// LSUINTERFACE WIRE::load_w24;
// LSUINTERFACE WIRE::load_w25;
// LSUINTERFACE WIRE::load_w26;
// LSUINTERFACE WIRE::load_w27;
// LSUINTERFACE WIRE::load_w28;
// LSUINTERFACE WIRE::load_w29;
// LSUINTERFACE WIRE::load_w30;
// LSUINTERFACE WIRE::load_w31;
// LSUINTERFACE WIRE::load_w32;
// LSUINTERFACE WIRE::load_w33;
// LSUINTERFACE WIRE::load_w34;
// LSUINTERFACE WIRE::load_w35;
// LSUINTERFACE WIRE::load_w36;
// LSUINTERFACE WIRE::load_w37;
// LSUINTERFACE WIRE::load_w38;
// LSUINTERFACE WIRE::load_w39;
// LSUINTERFACE WIRE::load_w40;
// LSUINTERFACE WIRE::load_w41;
// LSUINTERFACE WIRE::load_w42;
// LSUINTERFACE WIRE::load_w43;
// LSUINTERFACE WIRE::load_w44;
// LSUINTERFACE WIRE::load_w45;
// LSUINTERFACE WIRE::load_w46;
// LSUINTERFACE WIRE::load_w47;
// LSUINTERFACE WIRE::load_w48;
// LSUINTERFACE WIRE::load_w49;
// LSUINTERFACE WIRE::load_w50;
// LSUINTERFACE WIRE::load_w51;
// LSUINTERFACE WIRE::load_w52;
// LSUINTERFACE WIRE::load_w53;
// LSUINTERFACE WIRE::load_w54;
// LSUINTERFACE WIRE::load_w55;
// LSUINTERFACE WIRE::load_w56;
// LSUINTERFACE WIRE::load_w57;
// LSUINTERFACE WIRE::load_w58;
// LSUINTERFACE WIRE::load_w59;
// LSUINTERFACE WIRE::load_w60;
// LSUINTERFACE WIRE::load_w61;
// LSUINTERFACE WIRE::load_w62;
// LSUINTERFACE WIRE::load_w63;


// LSUINTERFACE WIRE::store_f0;
// LSUINTERFACE WIRE::store_f1;
// LSUINTERFACE WIRE::store_f2;
// LSUINTERFACE WIRE::store_f3;
// LSUINTERFACE WIRE::store_f4;
// LSUINTERFACE WIRE::store_f5;
// LSUINTERFACE WIRE::store_f6;
// LSUINTERFACE WIRE::store_f7;

bool WIRE::LOAD_ENABLE_IN_F_0;
bool WIRE::LOAD_ENABLE_IN_F_1;
bool WIRE::LOAD_ENABLE_IN_F_2;
bool WIRE::LOAD_ENABLE_IN_F_3;
bool WIRE::LOAD_ENABLE_IN_F_4;
bool WIRE::LOAD_ENABLE_IN_F_5;
bool WIRE::LOAD_ENABLE_IN_F_6;
bool WIRE::LOAD_ENABLE_IN_F_7;
bool WIRE::LOAD_ENABLE_IN_W_0;
bool WIRE::LOAD_ENABLE_IN_W_1;
bool WIRE::LOAD_ENABLE_IN_W_2;
bool WIRE::LOAD_ENABLE_IN_W_3;
bool WIRE::LOAD_ENABLE_IN_W_4;
bool WIRE::LOAD_ENABLE_IN_W_5;
bool WIRE::LOAD_ENABLE_IN_W_6;
bool WIRE::LOAD_ENABLE_IN_W_7;
bool WIRE::LOAD_ENABLE_IN_W_8;
bool WIRE::LOAD_ENABLE_IN_W_9;
bool WIRE::LOAD_ENABLE_IN_W_10;
bool WIRE::LOAD_ENABLE_IN_W_11;
bool WIRE::LOAD_ENABLE_IN_W_12;
bool WIRE::LOAD_ENABLE_IN_W_13;
bool WIRE::LOAD_ENABLE_IN_W_14;
bool WIRE::LOAD_ENABLE_IN_W_15;
bool WIRE::LOAD_ENABLE_IN_W_16;
bool WIRE::LOAD_ENABLE_IN_W_17;
bool WIRE::LOAD_ENABLE_IN_W_18;
bool WIRE::LOAD_ENABLE_IN_W_19;
bool WIRE::LOAD_ENABLE_IN_W_20;
bool WIRE::LOAD_ENABLE_IN_W_21;
bool WIRE::LOAD_ENABLE_IN_W_22;
bool WIRE::LOAD_ENABLE_IN_W_23;
bool WIRE::LOAD_ENABLE_IN_W_24;
bool WIRE::LOAD_ENABLE_IN_W_25;
bool WIRE::LOAD_ENABLE_IN_W_26;
bool WIRE::LOAD_ENABLE_IN_W_27;
bool WIRE::LOAD_ENABLE_IN_W_28;
bool WIRE::LOAD_ENABLE_IN_W_29;
bool WIRE::LOAD_ENABLE_IN_W_30;
bool WIRE::LOAD_ENABLE_IN_W_31;
bool WIRE::LOAD_ENABLE_IN_W_32;
bool WIRE::LOAD_ENABLE_IN_W_33;
bool WIRE::LOAD_ENABLE_IN_W_34;
bool WIRE::LOAD_ENABLE_IN_W_35;
bool WIRE::LOAD_ENABLE_IN_W_36;
bool WIRE::LOAD_ENABLE_IN_W_37;
bool WIRE::LOAD_ENABLE_IN_W_38;
bool WIRE::LOAD_ENABLE_IN_W_39;
bool WIRE::LOAD_ENABLE_IN_W_40;
bool WIRE::LOAD_ENABLE_IN_W_41;
bool WIRE::LOAD_ENABLE_IN_W_42;
bool WIRE::LOAD_ENABLE_IN_W_43;
bool WIRE::LOAD_ENABLE_IN_W_44;
bool WIRE::LOAD_ENABLE_IN_W_45;
bool WIRE::LOAD_ENABLE_IN_W_46;
bool WIRE::LOAD_ENABLE_IN_W_47;
bool WIRE::LOAD_ENABLE_IN_W_48;
bool WIRE::LOAD_ENABLE_IN_W_49;
bool WIRE::LOAD_ENABLE_IN_W_50;
bool WIRE::LOAD_ENABLE_IN_W_51;
bool WIRE::LOAD_ENABLE_IN_W_52;
bool WIRE::LOAD_ENABLE_IN_W_53;
bool WIRE::LOAD_ENABLE_IN_W_54;
bool WIRE::LOAD_ENABLE_IN_W_55;
bool WIRE::LOAD_ENABLE_IN_W_56;
bool WIRE::LOAD_ENABLE_IN_W_57;
bool WIRE::LOAD_ENABLE_IN_W_58;
bool WIRE::LOAD_ENABLE_IN_W_59;
bool WIRE::LOAD_ENABLE_IN_W_60;
bool WIRE::LOAD_ENABLE_IN_W_61;
bool WIRE::LOAD_ENABLE_IN_W_62;
bool WIRE::LOAD_ENABLE_IN_W_63;
bool WIRE::STORE_ENABLE_IN_F_0;
bool WIRE::STORE_ENABLE_IN_F_1;
bool WIRE::STORE_ENABLE_IN_F_2;
bool WIRE::STORE_ENABLE_IN_F_3;
bool WIRE::STORE_ENABLE_IN_F_4;
bool WIRE::STORE_ENABLE_IN_F_5;
bool WIRE::STORE_ENABLE_IN_F_6;
bool WIRE::STORE_ENABLE_IN_F_7;
bool WIRE::LOAD_IDLE_OUT_F_0;
bool WIRE::LOAD_IDLE_OUT_F_1;
bool WIRE::LOAD_IDLE_OUT_F_2;
bool WIRE::LOAD_IDLE_OUT_F_3;
bool WIRE::LOAD_IDLE_OUT_F_4;
bool WIRE::LOAD_IDLE_OUT_F_5;
bool WIRE::LOAD_IDLE_OUT_F_6;
bool WIRE::LOAD_IDLE_OUT_F_7;
bool WIRE::LOAD_IDLE_OUT_W_0;
bool WIRE::LOAD_IDLE_OUT_W_1;
bool WIRE::LOAD_IDLE_OUT_W_2;
bool WIRE::LOAD_IDLE_OUT_W_3;
bool WIRE::LOAD_IDLE_OUT_W_4;
bool WIRE::LOAD_IDLE_OUT_W_5;
bool WIRE::LOAD_IDLE_OUT_W_6;
bool WIRE::LOAD_IDLE_OUT_W_7;
bool WIRE::LOAD_IDLE_OUT_W_8;
bool WIRE::LOAD_IDLE_OUT_W_9;
bool WIRE::LOAD_IDLE_OUT_W_10;
bool WIRE::LOAD_IDLE_OUT_W_11;
bool WIRE::LOAD_IDLE_OUT_W_12;
bool WIRE::LOAD_IDLE_OUT_W_13;
bool WIRE::LOAD_IDLE_OUT_W_14;
bool WIRE::LOAD_IDLE_OUT_W_15;
bool WIRE::LOAD_IDLE_OUT_W_16;
bool WIRE::LOAD_IDLE_OUT_W_17;
bool WIRE::LOAD_IDLE_OUT_W_18;
bool WIRE::LOAD_IDLE_OUT_W_19;
bool WIRE::LOAD_IDLE_OUT_W_20;
bool WIRE::LOAD_IDLE_OUT_W_21;
bool WIRE::LOAD_IDLE_OUT_W_22;
bool WIRE::LOAD_IDLE_OUT_W_23;
bool WIRE::LOAD_IDLE_OUT_W_24;
bool WIRE::LOAD_IDLE_OUT_W_25;
bool WIRE::LOAD_IDLE_OUT_W_26;
bool WIRE::LOAD_IDLE_OUT_W_27;
bool WIRE::LOAD_IDLE_OUT_W_28;
bool WIRE::LOAD_IDLE_OUT_W_29;
bool WIRE::LOAD_IDLE_OUT_W_30;
bool WIRE::LOAD_IDLE_OUT_W_31;
bool WIRE::LOAD_IDLE_OUT_W_32;
bool WIRE::LOAD_IDLE_OUT_W_33;
bool WIRE::LOAD_IDLE_OUT_W_34;
bool WIRE::LOAD_IDLE_OUT_W_35;
bool WIRE::LOAD_IDLE_OUT_W_36;
bool WIRE::LOAD_IDLE_OUT_W_37;
bool WIRE::LOAD_IDLE_OUT_W_38;
bool WIRE::LOAD_IDLE_OUT_W_39;
bool WIRE::LOAD_IDLE_OUT_W_40;
bool WIRE::LOAD_IDLE_OUT_W_41;
bool WIRE::LOAD_IDLE_OUT_W_42;
bool WIRE::LOAD_IDLE_OUT_W_43;
bool WIRE::LOAD_IDLE_OUT_W_44;
bool WIRE::LOAD_IDLE_OUT_W_45;
bool WIRE::LOAD_IDLE_OUT_W_46;
bool WIRE::LOAD_IDLE_OUT_W_47;
bool WIRE::LOAD_IDLE_OUT_W_48;
bool WIRE::LOAD_IDLE_OUT_W_49;
bool WIRE::LOAD_IDLE_OUT_W_50;
bool WIRE::LOAD_IDLE_OUT_W_51;
bool WIRE::LOAD_IDLE_OUT_W_52;
bool WIRE::LOAD_IDLE_OUT_W_53;
bool WIRE::LOAD_IDLE_OUT_W_54;
bool WIRE::LOAD_IDLE_OUT_W_55;
bool WIRE::LOAD_IDLE_OUT_W_56;
bool WIRE::LOAD_IDLE_OUT_W_57;
bool WIRE::LOAD_IDLE_OUT_W_58;
bool WIRE::LOAD_IDLE_OUT_W_59;
bool WIRE::LOAD_IDLE_OUT_W_60;
bool WIRE::LOAD_IDLE_OUT_W_61;
bool WIRE::LOAD_IDLE_OUT_W_62;
bool WIRE::LOAD_IDLE_OUT_W_63;
bool WIRE::STORE_IDLE_OUT_F_0;
bool WIRE::STORE_IDLE_OUT_F_1;
bool WIRE::STORE_IDLE_OUT_F_2;
bool WIRE::STORE_IDLE_OUT_F_3;
bool WIRE::STORE_IDLE_OUT_F_4;
bool WIRE::STORE_IDLE_OUT_F_5;
bool WIRE::STORE_IDLE_OUT_F_6;
bool WIRE::STORE_IDLE_OUT_F_7;
bool WIRE::LOAD_START_IN_F_0;
bool WIRE::LOAD_START_IN_F_1;
bool WIRE::LOAD_START_IN_F_2;
bool WIRE::LOAD_START_IN_F_3;
bool WIRE::LOAD_START_IN_F_4;
bool WIRE::LOAD_START_IN_F_5;
bool WIRE::LOAD_START_IN_F_6;
bool WIRE::LOAD_START_IN_F_7;
bool WIRE::LOAD_START_IN_W_0;
bool WIRE::LOAD_START_IN_W_1;
bool WIRE::LOAD_START_IN_W_2;
bool WIRE::LOAD_START_IN_W_3;
bool WIRE::LOAD_START_IN_W_4;
bool WIRE::LOAD_START_IN_W_5;
bool WIRE::LOAD_START_IN_W_6;
bool WIRE::LOAD_START_IN_W_7;
bool WIRE::LOAD_START_IN_W_8;
bool WIRE::LOAD_START_IN_W_9;
bool WIRE::LOAD_START_IN_W_10;
bool WIRE::LOAD_START_IN_W_11;
bool WIRE::LOAD_START_IN_W_12;
bool WIRE::LOAD_START_IN_W_13;
bool WIRE::LOAD_START_IN_W_14;
bool WIRE::LOAD_START_IN_W_15;
bool WIRE::LOAD_START_IN_W_16;
bool WIRE::LOAD_START_IN_W_17;
bool WIRE::LOAD_START_IN_W_18;
bool WIRE::LOAD_START_IN_W_19;
bool WIRE::LOAD_START_IN_W_20;
bool WIRE::LOAD_START_IN_W_21;
bool WIRE::LOAD_START_IN_W_22;
bool WIRE::LOAD_START_IN_W_23;
bool WIRE::LOAD_START_IN_W_24;
bool WIRE::LOAD_START_IN_W_25;
bool WIRE::LOAD_START_IN_W_26;
bool WIRE::LOAD_START_IN_W_27;
bool WIRE::LOAD_START_IN_W_28;
bool WIRE::LOAD_START_IN_W_29;
bool WIRE::LOAD_START_IN_W_30;
bool WIRE::LOAD_START_IN_W_31;
bool WIRE::LOAD_START_IN_W_32;
bool WIRE::LOAD_START_IN_W_33;
bool WIRE::LOAD_START_IN_W_34;
bool WIRE::LOAD_START_IN_W_35;
bool WIRE::LOAD_START_IN_W_36;
bool WIRE::LOAD_START_IN_W_37;
bool WIRE::LOAD_START_IN_W_38;
bool WIRE::LOAD_START_IN_W_39;
bool WIRE::LOAD_START_IN_W_40;
bool WIRE::LOAD_START_IN_W_41;
bool WIRE::LOAD_START_IN_W_42;
bool WIRE::LOAD_START_IN_W_43;
bool WIRE::LOAD_START_IN_W_44;
bool WIRE::LOAD_START_IN_W_45;
bool WIRE::LOAD_START_IN_W_46;
bool WIRE::LOAD_START_IN_W_47;
bool WIRE::LOAD_START_IN_W_48;
bool WIRE::LOAD_START_IN_W_49;
bool WIRE::LOAD_START_IN_W_50;
bool WIRE::LOAD_START_IN_W_51;
bool WIRE::LOAD_START_IN_W_52;
bool WIRE::LOAD_START_IN_W_53;
bool WIRE::LOAD_START_IN_W_54;
bool WIRE::LOAD_START_IN_W_55;
bool WIRE::LOAD_START_IN_W_56;
bool WIRE::LOAD_START_IN_W_57;
bool WIRE::LOAD_START_IN_W_58;
bool WIRE::LOAD_START_IN_W_59;
bool WIRE::LOAD_START_IN_W_60;
bool WIRE::LOAD_START_IN_W_61;
bool WIRE::LOAD_START_IN_W_62;
bool WIRE::LOAD_START_IN_W_63;
bool WIRE::STORE_START_IN_F_0;
bool WIRE::STORE_START_IN_F_1;
bool WIRE::STORE_START_IN_F_2;
bool WIRE::STORE_START_IN_F_3;
bool WIRE::STORE_START_IN_F_4;
bool WIRE::STORE_START_IN_F_5;
bool WIRE::STORE_START_IN_F_6;
bool WIRE::STORE_START_IN_F_7;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_0;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_1;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_2;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_3;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_4;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_5;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_6;
bool WIRE::LOAD_CSPM_IDLE_OUT_F_7;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_0;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_1;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_2;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_3;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_4;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_5;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_6;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_7;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_8;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_9;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_10;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_11;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_12;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_13;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_14;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_15;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_16;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_17;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_18;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_19;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_20;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_21;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_22;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_23;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_24;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_25;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_26;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_27;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_28;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_29;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_30;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_31;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_32;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_33;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_34;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_35;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_36;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_37;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_38;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_39;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_40;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_41;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_42;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_43;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_44;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_45;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_46;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_47;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_48;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_49;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_50;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_51;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_52;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_53;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_54;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_55;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_56;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_57;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_58;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_59;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_60;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_61;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_62;
bool WIRE::LOAD_CSPM_IDLE_OUT_W_63;
bool WIRE::STORE_CSPM_IDLE_OUT_F_0;
bool WIRE::STORE_CSPM_IDLE_OUT_F_1;
bool WIRE::STORE_CSPM_IDLE_OUT_F_2;
bool WIRE::STORE_CSPM_IDLE_OUT_F_3;
bool WIRE::STORE_CSPM_IDLE_OUT_F_4;
bool WIRE::STORE_CSPM_IDLE_OUT_F_5;
bool WIRE::STORE_CSPM_IDLE_OUT_F_6;
bool WIRE::STORE_CSPM_IDLE_OUT_F_7;



void WIRE::WIRE_setup() {
	cycle = 0;
	for (int i = 0; i < PE_SIZE; i++)
	{
		PEINTERFACE pe_new;
		pe_new.INDEX = i;
		PEinterface.push_back(pe_new);
	}



	//pe0
	WIRE::PEinterface[0].PE_DATA_IN = { &PE_DATA_IN_L_0,&PE_DATA_IN_U_0,&PE_DATA_IN_R_0,&PE_DATA_IN_D_0 };
	WIRE::PEinterface[0].PE_BEAT_IN = { &PE_BEAT_IN_L_0,&PE_BEAT_IN_U_0,&PE_BEAT_IN_R_0,&PE_BEAT_IN_D_0 };
	WIRE::PEinterface[0].PE_DATA_OUT = { &PE_DATA_IN_L_1,&PE_DATA_IN_U_8,&PE_DATA_IN_R_7,&PE_DATA_IN_D_56 };
	WIRE::PEinterface[0].PE_BEAT_OUT = { &PE_BEAT_IN_L_1,&PE_BEAT_IN_U_8,&PE_BEAT_IN_R_7,&PE_BEAT_IN_D_56 };
	WIRE::PEinterface[0].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_0;
	WIRE::PEinterface[0].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_0;
	WIRE::PEinterface[0].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_0,&LSU_PE_BEAT_IN_F_0 };
	WIRE::PEinterface[0].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_0,&LSU_PE_DATA_IN_F_0 };
	WIRE::PEinterface[0].PE_ENABLE_IN = &PE_ENABLE_IN_0;
	WIRE::PEinterface[0].PE_IDLE_OUT = &PE_IDLE_OUT_0;
	WIRE::PEinterface[0].PE_START_IN = &PE_START_IN_0;
	WIRE::PEinterface[0].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_0;

	//pe1
	WIRE::PEinterface[1].PE_DATA_IN = { &PE_DATA_IN_L_1,&PE_DATA_IN_U_1,&PE_DATA_IN_R_1,&PE_DATA_IN_D_1 };
	WIRE::PEinterface[1].PE_BEAT_IN = { &PE_BEAT_IN_L_1,&PE_BEAT_IN_U_1,&PE_BEAT_IN_R_1,&PE_BEAT_IN_D_1 };
	WIRE::PEinterface[1].PE_DATA_OUT = { &PE_DATA_IN_L_2,&PE_DATA_IN_U_9,&PE_DATA_IN_R_0,&PE_DATA_IN_D_57 };
	WIRE::PEinterface[1].PE_BEAT_OUT = { &PE_BEAT_IN_L_2,&PE_BEAT_IN_U_9,&PE_BEAT_IN_R_0,&PE_BEAT_IN_D_57 };
	WIRE::PEinterface[1].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_1;
	WIRE::PEinterface[1].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_1;
	WIRE::PEinterface[1].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_1,&LSU_PE_BEAT_IN_F_1 };
	WIRE::PEinterface[1].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_1,&LSU_PE_DATA_IN_F_1 };
	WIRE::PEinterface[1].PE_ENABLE_IN = &PE_ENABLE_IN_1;
	WIRE::PEinterface[1].PE_IDLE_OUT = &PE_IDLE_OUT_1;
	WIRE::PEinterface[1].PE_START_IN = &PE_START_IN_1;
	WIRE::PEinterface[1].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_1;

	//pe2
	WIRE::PEinterface[2].PE_DATA_IN = { &PE_DATA_IN_L_2,&PE_DATA_IN_U_2,&PE_DATA_IN_R_2,&PE_DATA_IN_D_2 };
	WIRE::PEinterface[2].PE_BEAT_IN = { &PE_BEAT_IN_L_2,&PE_BEAT_IN_U_2,&PE_BEAT_IN_R_2,&PE_BEAT_IN_D_2 };
	WIRE::PEinterface[2].PE_DATA_OUT = { &PE_DATA_IN_L_3,&PE_DATA_IN_U_10,&PE_DATA_IN_R_1,&PE_DATA_IN_D_58 };
	WIRE::PEinterface[2].PE_BEAT_OUT = { &PE_BEAT_IN_L_3,&PE_BEAT_IN_U_10,&PE_BEAT_IN_R_1,&PE_BEAT_IN_D_58 };
	WIRE::PEinterface[2].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_2;
	WIRE::PEinterface[2].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_2;
	WIRE::PEinterface[2].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_2,&LSU_PE_BEAT_IN_F_2 };
	WIRE::PEinterface[2].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_2,&LSU_PE_DATA_IN_F_2 };
	////memcpy(WIRE::PEinterface[2].PE_CSPM_IN, &PE_CSPM_IN_2, sizeof(PE_CSPM_IN_2));
	////memcpy(WIRE::PEinterface[2].PE_BUFFER_IN, &PE_BUFFER_IN_2, sizeof(PE_BUFFER_IN_2));

	WIRE::PEinterface[2].PE_ENABLE_IN = &PE_ENABLE_IN_2;
	WIRE::PEinterface[2].PE_IDLE_OUT = &PE_IDLE_OUT_2;
	WIRE::PEinterface[2].PE_START_IN = &PE_START_IN_2;
	WIRE::PEinterface[2].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_2;

	//pe3
	WIRE::PEinterface[3].PE_DATA_IN = { &PE_DATA_IN_L_3,&PE_DATA_IN_U_3,&PE_DATA_IN_R_3,&PE_DATA_IN_D_3 };
	WIRE::PEinterface[3].PE_BEAT_IN = { &PE_BEAT_IN_L_3,&PE_BEAT_IN_U_3,&PE_BEAT_IN_R_3,&PE_BEAT_IN_D_3 };
	WIRE::PEinterface[3].PE_DATA_OUT = { &PE_DATA_IN_L_4,&PE_DATA_IN_U_11,&PE_DATA_IN_R_2,&PE_DATA_IN_D_59 };
	WIRE::PEinterface[3].PE_BEAT_OUT = { &PE_BEAT_IN_L_4,&PE_BEAT_IN_U_11,&PE_BEAT_IN_R_2,&PE_BEAT_IN_D_59 };
	WIRE::PEinterface[3].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_3;
	WIRE::PEinterface[3].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_3;
	WIRE::PEinterface[3].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_3,&LSU_PE_BEAT_IN_F_3 };
	WIRE::PEinterface[3].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_3,&LSU_PE_DATA_IN_F_3 };
	//memcpy(WIRE::PEinterface[3].PE_CSPM_IN, &PE_CSPM_IN_3, sizeof(PE_CSPM_IN_3));
	//memcpy(WIRE::PEinterface[3].PE_BUFFER_IN, &PE_BUFFER_IN_3, sizeof(PE_BUFFER_IN_3));

	WIRE::PEinterface[3].PE_ENABLE_IN = &PE_ENABLE_IN_3;
	WIRE::PEinterface[3].PE_IDLE_OUT = &PE_IDLE_OUT_3;
	WIRE::PEinterface[3].PE_START_IN = &PE_START_IN_3;
	WIRE::PEinterface[3].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_3;

	//pe4
	WIRE::PEinterface[4].PE_DATA_IN = { &PE_DATA_IN_L_4,&PE_DATA_IN_U_4,&PE_DATA_IN_R_4,&PE_DATA_IN_D_4 };
	WIRE::PEinterface[4].PE_BEAT_IN = { &PE_BEAT_IN_L_4,&PE_BEAT_IN_U_4,&PE_BEAT_IN_R_4,&PE_BEAT_IN_D_4 };
	WIRE::PEinterface[4].PE_DATA_OUT = { &PE_DATA_IN_L_5,&PE_DATA_IN_U_12,&PE_DATA_IN_R_3,&PE_DATA_IN_D_60 };
	WIRE::PEinterface[4].PE_BEAT_OUT = { &PE_BEAT_IN_L_5,&PE_BEAT_IN_U_12,&PE_BEAT_IN_R_3,&PE_BEAT_IN_D_60 };
	WIRE::PEinterface[4].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_4;
	WIRE::PEinterface[4].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_4;
	WIRE::PEinterface[4].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_4,&LSU_PE_BEAT_IN_F_4 };
	WIRE::PEinterface[4].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_4,&LSU_PE_DATA_IN_F_4 };
	//memcpy(WIRE::PEinterface[4].PE_CSPM_IN, &PE_CSPM_IN_4, sizeof(PE_CSPM_IN_4));
	//memcpy(WIRE::PEinterface[4].PE_BUFFER_IN, &PE_BUFFER_IN_4, sizeof(PE_BUFFER_IN_4));
	
	WIRE::PEinterface[4].PE_ENABLE_IN = &PE_ENABLE_IN_4;
	WIRE::PEinterface[4].PE_IDLE_OUT = &PE_IDLE_OUT_4;
	WIRE::PEinterface[4].PE_START_IN = &PE_START_IN_4;
	WIRE::PEinterface[4].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_4;

	//pe5
	WIRE::PEinterface[5].PE_DATA_IN = { &PE_DATA_IN_L_5,&PE_DATA_IN_U_5,&PE_DATA_IN_R_5,&PE_DATA_IN_D_5 };
	WIRE::PEinterface[5].PE_BEAT_IN = { &PE_BEAT_IN_L_5,&PE_BEAT_IN_U_5,&PE_BEAT_IN_R_5,&PE_BEAT_IN_D_5 };
	WIRE::PEinterface[5].PE_DATA_OUT = { &PE_DATA_IN_L_6,&PE_DATA_IN_U_13,&PE_DATA_IN_R_4,&PE_DATA_IN_D_61 };
	WIRE::PEinterface[5].PE_BEAT_OUT = { &PE_BEAT_IN_L_6,&PE_BEAT_IN_U_13,&PE_BEAT_IN_R_4,&PE_BEAT_IN_D_61 };
	WIRE::PEinterface[5].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_5;
	WIRE::PEinterface[5].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_5;
	WIRE::PEinterface[5].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_5,&LSU_PE_BEAT_IN_F_5 };
	WIRE::PEinterface[5].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_5,&LSU_PE_DATA_IN_F_5 };
	//memcpy(WIRE::PEinterface[5].PE_CSPM_IN, &PE_CSPM_IN_5, sizeof(PE_CSPM_IN_5));
	//memcpy(WIRE::PEinterface[5].PE_BUFFER_IN, &PE_BUFFER_IN_5, sizeof(PE_BUFFER_IN_5));
	
	WIRE::PEinterface[5].PE_ENABLE_IN = &PE_ENABLE_IN_5;
	WIRE::PEinterface[5].PE_IDLE_OUT = &PE_IDLE_OUT_5;
	WIRE::PEinterface[5].PE_START_IN = &PE_START_IN_5;
	WIRE::PEinterface[5].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_5;

	//pe6
	WIRE::PEinterface[6].PE_DATA_IN = { &PE_DATA_IN_L_6,&PE_DATA_IN_U_6,&PE_DATA_IN_R_6,&PE_DATA_IN_D_6 };
	WIRE::PEinterface[6].PE_BEAT_IN = { &PE_BEAT_IN_L_6,&PE_BEAT_IN_U_6,&PE_BEAT_IN_R_6,&PE_BEAT_IN_D_6 };
	WIRE::PEinterface[6].PE_DATA_OUT = { &PE_DATA_IN_L_7,&PE_DATA_IN_U_14,&PE_DATA_IN_R_5,&PE_DATA_IN_D_62 };
	WIRE::PEinterface[6].PE_BEAT_OUT = { &PE_BEAT_IN_L_7,&PE_BEAT_IN_U_14,&PE_BEAT_IN_R_5,&PE_BEAT_IN_D_62 };
	WIRE::PEinterface[6].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_6;
	WIRE::PEinterface[6].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_6;
	WIRE::PEinterface[6].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_6,&LSU_PE_BEAT_IN_F_6 };
	WIRE::PEinterface[6].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_6,&LSU_PE_DATA_IN_F_6 };
	//memcpy(WIRE::PEinterface[6].PE_CSPM_IN, &PE_CSPM_IN_6, sizeof(PE_CSPM_IN_6));
	//memcpy(WIRE::PEinterface[6].PE_BUFFER_IN, &PE_BUFFER_IN_6, sizeof(PE_BUFFER_IN_6));

	WIRE::PEinterface[6].PE_ENABLE_IN = &PE_ENABLE_IN_6;
	WIRE::PEinterface[6].PE_IDLE_OUT = &PE_IDLE_OUT_6;
	WIRE::PEinterface[6].PE_START_IN = &PE_START_IN_6;
	WIRE::PEinterface[6].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_6;

	//pe7
	WIRE::PEinterface[7].PE_DATA_IN = { &PE_DATA_IN_L_7,&PE_DATA_IN_U_7,&PE_DATA_IN_R_7,&PE_DATA_IN_D_7 };
	WIRE::PEinterface[7].PE_BEAT_IN = { &PE_BEAT_IN_L_7,&PE_BEAT_IN_U_7,&PE_BEAT_IN_R_7,&PE_BEAT_IN_D_7 };
	WIRE::PEinterface[7].PE_DATA_OUT = { &PE_DATA_IN_L_0,&PE_DATA_IN_U_15,&PE_DATA_IN_R_6,&PE_DATA_IN_D_63 };
	WIRE::PEinterface[7].PE_BEAT_OUT = { &PE_BEAT_IN_L_0,&PE_BEAT_IN_U_15,&PE_BEAT_IN_R_6,&PE_BEAT_IN_D_63 };
	WIRE::PEinterface[7].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_7;
	WIRE::PEinterface[7].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_7;
	WIRE::PEinterface[7].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_7,&LSU_PE_BEAT_IN_F_7 };
	WIRE::PEinterface[7].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_7,&LSU_PE_DATA_IN_F_7 };
	//memcpy(WIRE::PEinterface[7].PE_CSPM_IN, &PE_CSPM_IN_7, sizeof(PE_CSPM_IN_7));
	//memcpy(WIRE::PEinterface[7].PE_BUFFER_IN, &PE_BUFFER_IN_7, sizeof(PE_BUFFER_IN_7));

	WIRE::PEinterface[7].PE_ENABLE_IN = &PE_ENABLE_IN_7;
	WIRE::PEinterface[7].PE_IDLE_OUT = &PE_IDLE_OUT_7;
	WIRE::PEinterface[7].PE_START_IN = &PE_START_IN_7;
	WIRE::PEinterface[7].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_7;

	//pe8
	WIRE::PEinterface[8].PE_DATA_IN = { &PE_DATA_IN_L_8,&PE_DATA_IN_U_8,&PE_DATA_IN_R_8,&PE_DATA_IN_D_8 };
	WIRE::PEinterface[8].PE_BEAT_IN = { &PE_BEAT_IN_L_8,&PE_BEAT_IN_U_8,&PE_BEAT_IN_R_8,&PE_BEAT_IN_D_8 };
	WIRE::PEinterface[8].PE_DATA_OUT = { &PE_DATA_IN_L_9,&PE_DATA_IN_U_16,&PE_DATA_IN_R_15,&PE_DATA_IN_D_0 };
	WIRE::PEinterface[8].PE_BEAT_OUT = { &PE_BEAT_IN_L_9,&PE_BEAT_IN_U_16,&PE_BEAT_IN_R_15,&PE_BEAT_IN_D_0 };
	WIRE::PEinterface[8].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_8;
	WIRE::PEinterface[8].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_8;
	WIRE::PEinterface[8].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_8,&LSU_PE_BEAT_IN_F_8 };
	WIRE::PEinterface[8].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_8,&LSU_PE_DATA_IN_F_8 };
	//memcpy(WIRE::PEinterface[8].PE_CSPM_IN, &PE_CSPM_IN_8, sizeof(PE_CSPM_IN_8));
	//memcpy(WIRE::PEinterface[8].PE_BUFFER_IN, &PE_BUFFER_IN_8, sizeof(PE_BUFFER_IN_8));

	WIRE::PEinterface[8].PE_ENABLE_IN = &PE_ENABLE_IN_8;
	WIRE::PEinterface[8].PE_IDLE_OUT = &PE_IDLE_OUT_8;
	WIRE::PEinterface[8].PE_START_IN = &PE_START_IN_8;
	WIRE::PEinterface[8].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_8;

	//pe9
	WIRE::PEinterface[9].PE_DATA_IN = { &PE_DATA_IN_L_9,&PE_DATA_IN_U_9,&PE_DATA_IN_R_9,&PE_DATA_IN_D_9 };
	WIRE::PEinterface[9].PE_BEAT_IN = { &PE_BEAT_IN_L_9,&PE_BEAT_IN_U_9,&PE_BEAT_IN_R_9,&PE_BEAT_IN_D_9 };
	WIRE::PEinterface[9].PE_DATA_OUT = { &PE_DATA_IN_L_10,&PE_DATA_IN_U_17,&PE_DATA_IN_R_8,&PE_DATA_IN_D_1 };
	WIRE::PEinterface[9].PE_BEAT_OUT = { &PE_BEAT_IN_L_10,&PE_BEAT_IN_U_17,&PE_BEAT_IN_R_8,&PE_BEAT_IN_D_1 };
	WIRE::PEinterface[9].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_9;
	WIRE::PEinterface[9].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_9;
	WIRE::PEinterface[9].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_9,&LSU_PE_BEAT_IN_F_9 };
	WIRE::PEinterface[9].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_9,&LSU_PE_DATA_IN_F_9 };
	//memcpy(WIRE::PEinterface[9].PE_CSPM_IN, &PE_CSPM_IN_9, sizeof(PE_CSPM_IN_9));
	//memcpy(WIRE::PEinterface[9].PE_BUFFER_IN, &PE_BUFFER_IN_9, sizeof(PE_BUFFER_IN_9));
	
	WIRE::PEinterface[9].PE_ENABLE_IN = &PE_ENABLE_IN_9;
	WIRE::PEinterface[9].PE_IDLE_OUT = &PE_IDLE_OUT_9;
	WIRE::PEinterface[9].PE_START_IN = &PE_START_IN_9;
	WIRE::PEinterface[9].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_9;

	//pe10
	WIRE::PEinterface[10].PE_DATA_IN = { &PE_DATA_IN_L_10,&PE_DATA_IN_U_10,&PE_DATA_IN_R_10,&PE_DATA_IN_D_10 };
	WIRE::PEinterface[10].PE_BEAT_IN = { &PE_BEAT_IN_L_10,&PE_BEAT_IN_U_10,&PE_BEAT_IN_R_10,&PE_BEAT_IN_D_10 };
	WIRE::PEinterface[10].PE_DATA_OUT = { &PE_DATA_IN_L_11,&PE_DATA_IN_U_18,&PE_DATA_IN_R_9,&PE_DATA_IN_D_2 };
	WIRE::PEinterface[10].PE_BEAT_OUT = { &PE_BEAT_IN_L_11,&PE_BEAT_IN_U_18,&PE_BEAT_IN_R_8,&PE_BEAT_IN_D_1 };
	WIRE::PEinterface[10].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_10;
	WIRE::PEinterface[10].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_10;
	WIRE::PEinterface[10].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_10,&LSU_PE_BEAT_IN_F_10 };
	WIRE::PEinterface[10].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_10,&LSU_PE_DATA_IN_F_10 };
	//memcpy(WIRE::PEinterface[10].PE_CSPM_IN, &PE_CSPM_IN_10, sizeof(PE_CSPM_IN_10));
	//memcpy(WIRE::PEinterface[10].PE_BUFFER_IN, &PE_BUFFER_IN_10, sizeof(PE_BUFFER_IN_10));
	
	WIRE::PEinterface[10].PE_ENABLE_IN = &PE_ENABLE_IN_10;
	WIRE::PEinterface[10].PE_IDLE_OUT = &PE_IDLE_OUT_10;
	WIRE::PEinterface[10].PE_START_IN = &PE_START_IN_10;
	WIRE::PEinterface[10].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_10;

	//pe11
	WIRE::PEinterface[11].PE_DATA_IN = { &PE_DATA_IN_L_11,&PE_DATA_IN_U_11,&PE_DATA_IN_R_11,&PE_DATA_IN_D_11 };
	WIRE::PEinterface[11].PE_BEAT_IN = { &PE_BEAT_IN_L_11,&PE_BEAT_IN_U_11,&PE_BEAT_IN_R_11,&PE_BEAT_IN_D_11 };
	WIRE::PEinterface[11].PE_DATA_OUT = { &PE_DATA_IN_L_12,&PE_DATA_IN_U_19,&PE_DATA_IN_R_10,&PE_DATA_IN_D_3 };
	WIRE::PEinterface[11].PE_BEAT_OUT = { &PE_BEAT_IN_L_12,&PE_BEAT_IN_U_19,&PE_BEAT_IN_R_10,&PE_BEAT_IN_D_3 };
	WIRE::PEinterface[11].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_11;
	WIRE::PEinterface[11].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_11;
	WIRE::PEinterface[11].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_11,&LSU_PE_BEAT_IN_F_11 };
	WIRE::PEinterface[11].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_11,&LSU_PE_DATA_IN_F_11 };
	//memcpy(WIRE::PEinterface[11].PE_CSPM_IN, &PE_CSPM_IN_11, sizeof(PE_CSPM_IN_11));
	//memcpy(WIRE::PEinterface[11].PE_BUFFER_IN, &PE_BUFFER_IN_11, sizeof(PE_BUFFER_IN_11));
	
	WIRE::PEinterface[11].PE_ENABLE_IN = &PE_ENABLE_IN_11;
	WIRE::PEinterface[11].PE_IDLE_OUT = &PE_IDLE_OUT_11;
	WIRE::PEinterface[11].PE_START_IN = &PE_START_IN_11;
	WIRE::PEinterface[11].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_11;

	//pe12
	WIRE::PEinterface[12].PE_DATA_IN = { &PE_DATA_IN_L_12,&PE_DATA_IN_U_12,&PE_DATA_IN_R_12,&PE_DATA_IN_D_12 };
	WIRE::PEinterface[12].PE_BEAT_IN = { &PE_BEAT_IN_L_12,&PE_BEAT_IN_U_12,&PE_BEAT_IN_R_12,&PE_BEAT_IN_D_12 };
	WIRE::PEinterface[12].PE_DATA_OUT = { &PE_DATA_IN_L_13,&PE_DATA_IN_U_20,&PE_DATA_IN_R_11,&PE_DATA_IN_D_4 };
	WIRE::PEinterface[12].PE_BEAT_OUT = { &PE_BEAT_IN_L_13,&PE_BEAT_IN_U_20,&PE_BEAT_IN_R_11,&PE_BEAT_IN_D_4 };
	WIRE::PEinterface[12].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_12;
	WIRE::PEinterface[12].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_12;
	WIRE::PEinterface[12].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_12,&LSU_PE_BEAT_IN_F_12 };
	WIRE::PEinterface[12].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_12,&LSU_PE_DATA_IN_F_12 };
	//memcpy(WIRE::PEinterface[12].PE_CSPM_IN, &PE_CSPM_IN_12, sizeof(PE_CSPM_IN_12));
	//memcpy(WIRE::PEinterface[12].PE_BUFFER_IN, &PE_BUFFER_IN_12, sizeof(PE_BUFFER_IN_12));
	
	WIRE::PEinterface[12].PE_ENABLE_IN = &PE_ENABLE_IN_12;
	WIRE::PEinterface[12].PE_IDLE_OUT = &PE_IDLE_OUT_12;
	WIRE::PEinterface[12].PE_START_IN = &PE_START_IN_12;
	WIRE::PEinterface[12].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_12;

	//pe13
	WIRE::PEinterface[13].PE_DATA_IN = { &PE_DATA_IN_L_13,&PE_DATA_IN_U_13,&PE_DATA_IN_R_13,&PE_DATA_IN_D_13 };
	WIRE::PEinterface[13].PE_BEAT_IN = { &PE_BEAT_IN_L_13,&PE_BEAT_IN_U_13,&PE_BEAT_IN_R_13,&PE_BEAT_IN_D_13 };
	WIRE::PEinterface[13].PE_DATA_OUT = { &PE_DATA_IN_L_14,&PE_DATA_IN_U_21,&PE_DATA_IN_R_12,&PE_DATA_IN_D_5 };
	WIRE::PEinterface[13].PE_BEAT_OUT = { &PE_BEAT_IN_L_14,&PE_BEAT_IN_U_21,&PE_BEAT_IN_R_12,&PE_BEAT_IN_D_5 };
	WIRE::PEinterface[13].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_13;
	WIRE::PEinterface[13].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_13;
	WIRE::PEinterface[13].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_13,&LSU_PE_BEAT_IN_F_13 };
	WIRE::PEinterface[13].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_13,&LSU_PE_DATA_IN_F_13 };
	//memcpy(WIRE::PEinterface[13].PE_CSPM_IN, &PE_CSPM_IN_13, sizeof(PE_CSPM_IN_13));
	//memcpy(WIRE::PEinterface[13].PE_BUFFER_IN, &PE_BUFFER_IN_13, sizeof(PE_BUFFER_IN_13));

	WIRE::PEinterface[13].PE_ENABLE_IN = &PE_ENABLE_IN_13;
	WIRE::PEinterface[13].PE_IDLE_OUT = &PE_IDLE_OUT_13;
	WIRE::PEinterface[13].PE_START_IN = &PE_START_IN_13;
	WIRE::PEinterface[13].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_13;

	//pe14
	WIRE::PEinterface[14].PE_DATA_IN = { &PE_DATA_IN_L_14,&PE_DATA_IN_U_14,&PE_DATA_IN_R_14,&PE_DATA_IN_D_14 };
	WIRE::PEinterface[14].PE_BEAT_IN = { &PE_BEAT_IN_L_14,&PE_BEAT_IN_U_14,&PE_BEAT_IN_R_14,&PE_BEAT_IN_D_14 };
	WIRE::PEinterface[14].PE_DATA_OUT = { &PE_DATA_IN_L_15,&PE_DATA_IN_U_22,&PE_DATA_IN_R_13,&PE_DATA_IN_D_6 };
	WIRE::PEinterface[14].PE_BEAT_OUT = { &PE_BEAT_IN_L_15,&PE_BEAT_IN_U_22,&PE_BEAT_IN_R_13,&PE_BEAT_IN_D_6 };
	WIRE::PEinterface[14].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_14;
	WIRE::PEinterface[14].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_14;
	WIRE::PEinterface[14].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_14,&LSU_PE_BEAT_IN_F_14 };
	WIRE::PEinterface[14].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_14,&LSU_PE_DATA_IN_F_14 };
	//memcpy(WIRE::PEinterface[14].PE_CSPM_IN, &PE_CSPM_IN_14, sizeof(PE_CSPM_IN_14));
	//memcpy(WIRE::PEinterface[14].PE_BUFFER_IN, &PE_BUFFER_IN_14, sizeof(PE_BUFFER_IN_14));

	WIRE::PEinterface[14].PE_ENABLE_IN = &PE_ENABLE_IN_14;
	WIRE::PEinterface[14].PE_IDLE_OUT = &PE_IDLE_OUT_14;
	WIRE::PEinterface[14].PE_START_IN = &PE_START_IN_14;
	WIRE::PEinterface[14].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_14;

	//pe15
	WIRE::PEinterface[15].PE_DATA_IN = { &PE_DATA_IN_L_15,&PE_DATA_IN_U_15,&PE_DATA_IN_R_15,&PE_DATA_IN_D_15 };
	WIRE::PEinterface[15].PE_BEAT_IN = { &PE_BEAT_IN_L_15,&PE_BEAT_IN_U_15,&PE_BEAT_IN_R_15,&PE_BEAT_IN_D_15 };
	WIRE::PEinterface[15].PE_DATA_OUT = { &PE_DATA_IN_L_8,&PE_DATA_IN_U_23,&PE_DATA_IN_R_14,&PE_DATA_IN_D_7 };
	WIRE::PEinterface[15].PE_BEAT_OUT = { &PE_BEAT_IN_L_8,&PE_BEAT_IN_U_23,&PE_BEAT_IN_R_14,&PE_BEAT_IN_D_7 };
	WIRE::PEinterface[15].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_15;
	WIRE::PEinterface[15].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_15;
	WIRE::PEinterface[15].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_15,&LSU_PE_BEAT_IN_F_15 };
	WIRE::PEinterface[15].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_15,&LSU_PE_DATA_IN_F_15 };
	//memcpy(WIRE::PEinterface[15].PE_CSPM_IN, &PE_CSPM_IN_15, sizeof(PE_CSPM_IN_15));
	//memcpy(WIRE::PEinterface[15].PE_BUFFER_IN, &PE_BUFFER_IN_15, sizeof(PE_BUFFER_IN_15));
	
	WIRE::PEinterface[15].PE_ENABLE_IN = &PE_ENABLE_IN_15;
	WIRE::PEinterface[15].PE_IDLE_OUT = &PE_IDLE_OUT_15;
	WIRE::PEinterface[15].PE_START_IN = &PE_START_IN_15;
	WIRE::PEinterface[15].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_15;

	//pe16
	WIRE::PEinterface[16].PE_DATA_IN = { &PE_DATA_IN_L_16,&PE_DATA_IN_U_16,&PE_DATA_IN_R_16,&PE_DATA_IN_D_16 };
	WIRE::PEinterface[16].PE_BEAT_IN = { &PE_BEAT_IN_L_16,&PE_BEAT_IN_U_16,&PE_BEAT_IN_R_16,&PE_BEAT_IN_D_16 };
	WIRE::PEinterface[16].PE_DATA_OUT = { &PE_DATA_IN_L_17,&PE_DATA_IN_U_24,&PE_DATA_IN_R_23,&PE_DATA_IN_D_8 };
	WIRE::PEinterface[16].PE_BEAT_OUT = { &PE_BEAT_IN_L_17,&PE_BEAT_IN_U_24,&PE_BEAT_IN_R_23,&PE_BEAT_IN_D_8 };
	WIRE::PEinterface[16].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_16;
	WIRE::PEinterface[16].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_16;
	WIRE::PEinterface[16].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_16,&LSU_PE_BEAT_IN_F_16 };
	WIRE::PEinterface[16].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_16,&LSU_PE_DATA_IN_F_16 };
	//memcpy(WIRE::PEinterface[16].PE_CSPM_IN, &PE_CSPM_IN_16, sizeof(PE_CSPM_IN_16));
	//memcpy(WIRE::PEinterface[16].PE_BUFFER_IN, &PE_BUFFER_IN_16, sizeof(PE_BUFFER_IN_16));

	WIRE::PEinterface[16].PE_ENABLE_IN = &PE_ENABLE_IN_16;
	WIRE::PEinterface[16].PE_IDLE_OUT = &PE_IDLE_OUT_16;
	WIRE::PEinterface[16].PE_START_IN = &PE_START_IN_16;
	WIRE::PEinterface[16].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_16;

	//pe17
	WIRE::PEinterface[17].PE_DATA_IN = { &PE_DATA_IN_L_17,&PE_DATA_IN_U_17,&PE_DATA_IN_R_17,&PE_DATA_IN_D_17 };
	WIRE::PEinterface[17].PE_BEAT_IN = { &PE_BEAT_IN_L_17,&PE_BEAT_IN_U_17,&PE_BEAT_IN_R_17,&PE_BEAT_IN_D_17 };
	WIRE::PEinterface[17].PE_DATA_OUT = { &PE_DATA_IN_L_18,&PE_DATA_IN_U_25,&PE_DATA_IN_R_16,&PE_DATA_IN_D_9 };
	WIRE::PEinterface[17].PE_BEAT_OUT = { &PE_BEAT_IN_L_18,&PE_BEAT_IN_U_25,&PE_BEAT_IN_R_16,&PE_BEAT_IN_D_9 };
	WIRE::PEinterface[17].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_17;
	WIRE::PEinterface[17].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_17;
	WIRE::PEinterface[17].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_17,&LSU_PE_BEAT_IN_F_17 };
	WIRE::PEinterface[17].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_17,&LSU_PE_DATA_IN_F_17 };
	//memcpy(WIRE::PEinterface[17].PE_CSPM_IN, &PE_CSPM_IN_17, sizeof(PE_CSPM_IN_17));
	//memcpy(WIRE::PEinterface[17].PE_BUFFER_IN, &PE_BUFFER_IN_17, sizeof(PE_BUFFER_IN_17));

	WIRE::PEinterface[17].PE_ENABLE_IN = &PE_ENABLE_IN_17;
	WIRE::PEinterface[17].PE_IDLE_OUT = &PE_IDLE_OUT_17;
	WIRE::PEinterface[17].PE_START_IN = &PE_START_IN_17;
	WIRE::PEinterface[17].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_17;

	//pe18
	WIRE::PEinterface[18].PE_DATA_IN = { &PE_DATA_IN_L_18,&PE_DATA_IN_U_18,&PE_DATA_IN_R_18,&PE_DATA_IN_D_18 };
	WIRE::PEinterface[18].PE_BEAT_IN = { &PE_BEAT_IN_L_18,&PE_BEAT_IN_U_18,&PE_BEAT_IN_R_18,&PE_BEAT_IN_D_18 };
	WIRE::PEinterface[18].PE_DATA_OUT = { &PE_DATA_IN_L_19,&PE_DATA_IN_U_26,&PE_DATA_IN_R_17,&PE_DATA_IN_D_10 };
	WIRE::PEinterface[18].PE_BEAT_OUT = { &PE_BEAT_IN_L_19,&PE_BEAT_IN_U_26,&PE_BEAT_IN_R_17,&PE_BEAT_IN_D_10 };
	WIRE::PEinterface[18].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_18;
	WIRE::PEinterface[18].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_18;
	WIRE::PEinterface[18].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_18,&LSU_PE_BEAT_IN_F_18 };
	WIRE::PEinterface[18].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_18,&LSU_PE_DATA_IN_F_18 };
	//memcpy(WIRE::PEinterface[18].PE_CSPM_IN, &PE_CSPM_IN_18, sizeof(PE_CSPM_IN_18));
	//memcpy(WIRE::PEinterface[18].PE_BUFFER_IN, &PE_BUFFER_IN_18, sizeof(PE_BUFFER_IN_18));

	WIRE::PEinterface[18].PE_ENABLE_IN = &PE_ENABLE_IN_18;
	WIRE::PEinterface[18].PE_IDLE_OUT = &PE_IDLE_OUT_18;
	WIRE::PEinterface[18].PE_START_IN = &PE_START_IN_18;
	WIRE::PEinterface[18].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_18;

	//pe19
	WIRE::PEinterface[19].PE_DATA_IN = { &PE_DATA_IN_L_19,&PE_DATA_IN_U_19,&PE_DATA_IN_R_19,&PE_DATA_IN_D_19 };
	WIRE::PEinterface[19].PE_BEAT_IN = { &PE_BEAT_IN_L_19,&PE_BEAT_IN_U_19,&PE_BEAT_IN_R_19,&PE_BEAT_IN_D_19 };
	WIRE::PEinterface[19].PE_DATA_OUT = { &PE_DATA_IN_L_20,&PE_DATA_IN_U_27,&PE_DATA_IN_R_18,&PE_DATA_IN_D_11 };
	WIRE::PEinterface[19].PE_BEAT_OUT = { &PE_BEAT_IN_L_20,&PE_BEAT_IN_U_27,&PE_BEAT_IN_R_18,&PE_BEAT_IN_D_11 };
	WIRE::PEinterface[19].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_19;
	WIRE::PEinterface[19].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_19;
	WIRE::PEinterface[19].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_19,&LSU_PE_BEAT_IN_F_19 };
	WIRE::PEinterface[19].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_19,&LSU_PE_DATA_IN_F_19 };
	//memcpy(WIRE::PEinterface[19].PE_CSPM_IN, &PE_CSPM_IN_19, sizeof(PE_CSPM_IN_19));
	//memcpy(WIRE::PEinterface[19].PE_BUFFER_IN, &PE_BUFFER_IN_19, sizeof(PE_BUFFER_IN_19));

	WIRE::PEinterface[19].PE_ENABLE_IN = &PE_ENABLE_IN_19;
	WIRE::PEinterface[19].PE_IDLE_OUT = &PE_IDLE_OUT_19;
	WIRE::PEinterface[19].PE_START_IN = &PE_START_IN_19;
	WIRE::PEinterface[19].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_19;

	//pe20
	WIRE::PEinterface[20].PE_DATA_IN = { &PE_DATA_IN_L_20,&PE_DATA_IN_U_20,&PE_DATA_IN_R_20,&PE_DATA_IN_D_20 };
	WIRE::PEinterface[20].PE_BEAT_IN = { &PE_BEAT_IN_L_20,&PE_BEAT_IN_U_20,&PE_BEAT_IN_R_20,&PE_BEAT_IN_D_20 };
	WIRE::PEinterface[20].PE_DATA_OUT = { &PE_DATA_IN_L_21,&PE_DATA_IN_U_28,&PE_DATA_IN_R_19,&PE_DATA_IN_D_12 };
	WIRE::PEinterface[20].PE_BEAT_OUT = { &PE_BEAT_IN_L_21,&PE_BEAT_IN_U_28,&PE_BEAT_IN_R_19,&PE_BEAT_IN_D_12 };
	WIRE::PEinterface[20].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_20;
	WIRE::PEinterface[20].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_20;
	WIRE::PEinterface[20].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_20,&LSU_PE_BEAT_IN_F_20 };
	WIRE::PEinterface[20].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_20,&LSU_PE_DATA_IN_F_20 };
	//memcpy(WIRE::PEinterface[20].PE_CSPM_IN, &PE_CSPM_IN_20, sizeof(PE_CSPM_IN_20));
	//memcpy(WIRE::PEinterface[20].PE_BUFFER_IN, &PE_BUFFER_IN_20, sizeof(PE_BUFFER_IN_20));

	WIRE::PEinterface[20].PE_ENABLE_IN = &PE_ENABLE_IN_20;
	WIRE::PEinterface[20].PE_IDLE_OUT = &PE_IDLE_OUT_20;
	WIRE::PEinterface[20].PE_START_IN = &PE_START_IN_20;
	WIRE::PEinterface[20].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_20;

	//pe21
	WIRE::PEinterface[21].PE_DATA_IN = { &PE_DATA_IN_L_21,&PE_DATA_IN_U_21,&PE_DATA_IN_R_21,&PE_DATA_IN_D_21 };
	WIRE::PEinterface[21].PE_BEAT_IN = { &PE_BEAT_IN_L_21,&PE_BEAT_IN_U_21,&PE_BEAT_IN_R_21,&PE_BEAT_IN_D_21 };
	WIRE::PEinterface[21].PE_DATA_OUT = { &PE_DATA_IN_L_22,&PE_DATA_IN_U_29,&PE_DATA_IN_R_20,&PE_DATA_IN_D_13 };
	WIRE::PEinterface[21].PE_BEAT_OUT = { &PE_BEAT_IN_L_22,&PE_BEAT_IN_U_29,&PE_BEAT_IN_R_20,&PE_BEAT_IN_D_13 };
	WIRE::PEinterface[21].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_21;
	WIRE::PEinterface[21].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_21;
	WIRE::PEinterface[21].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_21,&LSU_PE_BEAT_IN_F_21 };
	WIRE::PEinterface[21].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_21,&LSU_PE_DATA_IN_F_21 };
	//memcpy(WIRE::PEinterface[21].PE_CSPM_IN, &PE_CSPM_IN_21, sizeof(PE_CSPM_IN_21));
	//memcpy(WIRE::PEinterface[21].PE_BUFFER_IN, &PE_BUFFER_IN_21, sizeof(PE_BUFFER_IN_21));

	WIRE::PEinterface[21].PE_ENABLE_IN = &PE_ENABLE_IN_21;
	WIRE::PEinterface[21].PE_IDLE_OUT = &PE_IDLE_OUT_21;
	WIRE::PEinterface[21].PE_START_IN = &PE_START_IN_21;
	WIRE::PEinterface[21].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_21;

	//pe22
	WIRE::PEinterface[22].PE_DATA_IN = { &PE_DATA_IN_L_22,&PE_DATA_IN_U_22,&PE_DATA_IN_R_22,&PE_DATA_IN_D_22 };
	WIRE::PEinterface[22].PE_BEAT_IN = { &PE_BEAT_IN_L_22,&PE_BEAT_IN_U_22,&PE_BEAT_IN_R_22,&PE_BEAT_IN_D_22 };
	WIRE::PEinterface[22].PE_DATA_OUT = { &PE_DATA_IN_L_23,&PE_DATA_IN_U_30,&PE_DATA_IN_R_21,&PE_DATA_IN_D_14 };
	WIRE::PEinterface[22].PE_BEAT_OUT = { &PE_BEAT_IN_L_23,&PE_BEAT_IN_U_30,&PE_BEAT_IN_R_21,&PE_BEAT_IN_D_14 };
	WIRE::PEinterface[22].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_22;
	WIRE::PEinterface[22].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_22;
	WIRE::PEinterface[22].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_22,&LSU_PE_BEAT_IN_F_22 };
	WIRE::PEinterface[22].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_22,&LSU_PE_DATA_IN_F_22 };
	//memcpy(WIRE::PEinterface[22].PE_CSPM_IN, &PE_CSPM_IN_22, sizeof(PE_CSPM_IN_22));
	//memcpy(WIRE::PEinterface[22].PE_BUFFER_IN, &PE_BUFFER_IN_22, sizeof(PE_BUFFER_IN_22));

	WIRE::PEinterface[22].PE_ENABLE_IN = &PE_ENABLE_IN_22;
	WIRE::PEinterface[22].PE_IDLE_OUT = &PE_IDLE_OUT_22;
	WIRE::PEinterface[22].PE_START_IN = &PE_START_IN_22;
	WIRE::PEinterface[22].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_22;

	//pe23
	WIRE::PEinterface[23].PE_DATA_IN = { &PE_DATA_IN_L_23,&PE_DATA_IN_U_23,&PE_DATA_IN_R_23,&PE_DATA_IN_D_23 };
	WIRE::PEinterface[23].PE_BEAT_IN = { &PE_BEAT_IN_L_23,&PE_BEAT_IN_U_23,&PE_BEAT_IN_R_23,&PE_BEAT_IN_D_23 };
	WIRE::PEinterface[23].PE_DATA_OUT = { &PE_DATA_IN_L_16,&PE_DATA_IN_U_31,&PE_DATA_IN_R_22,&PE_DATA_IN_D_15 };
	WIRE::PEinterface[23].PE_BEAT_OUT = { &PE_BEAT_IN_L_16,&PE_BEAT_IN_U_31,&PE_BEAT_IN_R_22,&PE_BEAT_IN_D_15 };
	WIRE::PEinterface[23].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_23;
	WIRE::PEinterface[23].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_23;
	WIRE::PEinterface[23].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_23,&LSU_PE_BEAT_IN_F_23 };
	WIRE::PEinterface[23].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_23,&LSU_PE_DATA_IN_F_23 };
	//memcpy(WIRE::PEinterface[23].PE_CSPM_IN, &PE_CSPM_IN_23, sizeof(PE_CSPM_IN_23));
	//memcpy(WIRE::PEinterface[23].PE_BUFFER_IN, &PE_BUFFER_IN_23, sizeof(PE_BUFFER_IN_23));

	WIRE::PEinterface[23].PE_ENABLE_IN = &PE_ENABLE_IN_23;
	WIRE::PEinterface[23].PE_IDLE_OUT = &PE_IDLE_OUT_23;
	WIRE::PEinterface[23].PE_START_IN = &PE_START_IN_23;
	WIRE::PEinterface[23].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_23;

	//pe24
	WIRE::PEinterface[24].PE_DATA_IN = { &PE_DATA_IN_L_24,&PE_DATA_IN_U_24,&PE_DATA_IN_R_24,&PE_DATA_IN_D_24 };
	WIRE::PEinterface[24].PE_BEAT_IN = { &PE_BEAT_IN_L_24,&PE_BEAT_IN_U_24,&PE_BEAT_IN_R_24,&PE_BEAT_IN_D_24 };
	WIRE::PEinterface[24].PE_DATA_OUT = { &PE_DATA_IN_L_25,&PE_DATA_IN_U_32,&PE_DATA_IN_R_31,&PE_DATA_IN_D_16 };
	WIRE::PEinterface[24].PE_BEAT_OUT = { &PE_BEAT_IN_L_25,&PE_BEAT_IN_U_32,&PE_BEAT_IN_R_31,&PE_BEAT_IN_D_16 };
	WIRE::PEinterface[24].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_24;
	WIRE::PEinterface[24].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_24;
	WIRE::PEinterface[24].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_24,&LSU_PE_BEAT_IN_F_24 };
	WIRE::PEinterface[24].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_24,&LSU_PE_DATA_IN_F_24 };
	//memcpy(WIRE::PEinterface[24].PE_CSPM_IN, &PE_CSPM_IN_24, sizeof(PE_CSPM_IN_24));
	//memcpy(WIRE::PEinterface[24].PE_BUFFER_IN, &PE_BUFFER_IN_24, sizeof(PE_BUFFER_IN_24));
	
	WIRE::PEinterface[24].PE_ENABLE_IN = &PE_ENABLE_IN_24;
	WIRE::PEinterface[24].PE_IDLE_OUT = &PE_IDLE_OUT_24;
	WIRE::PEinterface[24].PE_START_IN = &PE_START_IN_24;
	WIRE::PEinterface[24].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_24;

	//pe25
	WIRE::PEinterface[25].PE_DATA_IN = { &PE_DATA_IN_L_25,&PE_DATA_IN_U_25,&PE_DATA_IN_R_25,&PE_DATA_IN_D_25 };
	WIRE::PEinterface[25].PE_BEAT_IN = { &PE_BEAT_IN_L_25,&PE_BEAT_IN_U_25,&PE_BEAT_IN_R_25,&PE_BEAT_IN_D_25 };
	WIRE::PEinterface[25].PE_DATA_OUT = { &PE_DATA_IN_L_26,&PE_DATA_IN_U_33,&PE_DATA_IN_R_24,&PE_DATA_IN_D_17 };
	WIRE::PEinterface[25].PE_BEAT_OUT = { &PE_BEAT_IN_L_26,&PE_BEAT_IN_U_33,&PE_BEAT_IN_R_24,&PE_BEAT_IN_D_17 };
	WIRE::PEinterface[25].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_25;
	WIRE::PEinterface[25].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_25;
	WIRE::PEinterface[25].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_25,&LSU_PE_BEAT_IN_F_25 };
	WIRE::PEinterface[25].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_25,&LSU_PE_DATA_IN_F_25 };
	//memcpy(WIRE::PEinterface[25].PE_CSPM_IN, &PE_CSPM_IN_25, sizeof(PE_CSPM_IN_25));
	//memcpy(WIRE::PEinterface[25].PE_BUFFER_IN, &PE_BUFFER_IN_25, sizeof(PE_BUFFER_IN_25));

	WIRE::PEinterface[25].PE_ENABLE_IN = &PE_ENABLE_IN_25;
	WIRE::PEinterface[25].PE_IDLE_OUT = &PE_IDLE_OUT_25;
	WIRE::PEinterface[25].PE_START_IN = &PE_START_IN_25;
	WIRE::PEinterface[25].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_25;

	//pe26
	WIRE::PEinterface[26].PE_DATA_IN = { &PE_DATA_IN_L_26,&PE_DATA_IN_U_26,&PE_DATA_IN_R_26,&PE_DATA_IN_D_26 };
	WIRE::PEinterface[26].PE_BEAT_IN = { &PE_BEAT_IN_L_26,&PE_BEAT_IN_U_26,&PE_BEAT_IN_R_26,&PE_BEAT_IN_D_26 };
	WIRE::PEinterface[26].PE_DATA_OUT = { &PE_DATA_IN_L_27,&PE_DATA_IN_U_34,&PE_DATA_IN_R_25,&PE_DATA_IN_D_18 };
	WIRE::PEinterface[26].PE_BEAT_OUT = { &PE_BEAT_IN_L_27,&PE_BEAT_IN_U_34,&PE_BEAT_IN_R_25,&PE_BEAT_IN_D_18 };
	WIRE::PEinterface[26].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_26;
	WIRE::PEinterface[26].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_26;
	WIRE::PEinterface[26].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_26,&LSU_PE_BEAT_IN_F_26 };
	WIRE::PEinterface[26].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_26,&LSU_PE_DATA_IN_F_26 };
	//memcpy(WIRE::PEinterface[26].PE_CSPM_IN, &PE_CSPM_IN_26, sizeof(PE_CSPM_IN_26));
	//memcpy(WIRE::PEinterface[26].PE_BUFFER_IN, &PE_BUFFER_IN_26, sizeof(PE_BUFFER_IN_26));

	WIRE::PEinterface[26].PE_ENABLE_IN = &PE_ENABLE_IN_26;
	WIRE::PEinterface[26].PE_IDLE_OUT = &PE_IDLE_OUT_26;
	WIRE::PEinterface[26].PE_START_IN = &PE_START_IN_26;
	WIRE::PEinterface[26].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_26;

	//pe27
	WIRE::PEinterface[27].PE_DATA_IN = { &PE_DATA_IN_L_27,&PE_DATA_IN_U_27,&PE_DATA_IN_R_27,&PE_DATA_IN_D_27 };
	WIRE::PEinterface[27].PE_BEAT_IN = { &PE_BEAT_IN_L_27,&PE_BEAT_IN_U_27,&PE_BEAT_IN_R_27,&PE_BEAT_IN_D_27 };
	WIRE::PEinterface[27].PE_DATA_OUT = { &PE_DATA_IN_L_28,&PE_DATA_IN_U_35,&PE_DATA_IN_R_26,&PE_DATA_IN_D_19 };
	WIRE::PEinterface[27].PE_BEAT_OUT = { &PE_BEAT_IN_L_28,&PE_BEAT_IN_U_35,&PE_BEAT_IN_R_26,&PE_BEAT_IN_D_19 };
	WIRE::PEinterface[27].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_27;
	WIRE::PEinterface[27].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_27;
	WIRE::PEinterface[27].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_27,&LSU_PE_BEAT_IN_F_27 };
	WIRE::PEinterface[27].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_27,&LSU_PE_DATA_IN_F_27 };
	//memcpy(WIRE::PEinterface[27].PE_CSPM_IN, &PE_CSPM_IN_27, sizeof(PE_CSPM_IN_27));
	//memcpy(WIRE::PEinterface[27].PE_BUFFER_IN, &PE_BUFFER_IN_27, sizeof(PE_BUFFER_IN_27));

	WIRE::PEinterface[27].PE_ENABLE_IN = &PE_ENABLE_IN_27;
	WIRE::PEinterface[27].PE_IDLE_OUT = &PE_IDLE_OUT_27;
	WIRE::PEinterface[27].PE_START_IN = &PE_START_IN_27;
	WIRE::PEinterface[27].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_27;

	//pe28
	WIRE::PEinterface[28].PE_DATA_IN = { &PE_DATA_IN_L_28,&PE_DATA_IN_U_28,&PE_DATA_IN_R_28,&PE_DATA_IN_D_28 };
	WIRE::PEinterface[28].PE_BEAT_IN = { &PE_BEAT_IN_L_28,&PE_BEAT_IN_U_28,&PE_BEAT_IN_R_28,&PE_BEAT_IN_D_28 };
	WIRE::PEinterface[28].PE_DATA_OUT = { &PE_DATA_IN_L_29,&PE_DATA_IN_U_36,&PE_DATA_IN_R_27,&PE_DATA_IN_D_20 };
	WIRE::PEinterface[28].PE_BEAT_OUT = { &PE_BEAT_IN_L_29,&PE_BEAT_IN_U_36,&PE_BEAT_IN_R_27,&PE_BEAT_IN_D_20 };
	WIRE::PEinterface[28].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_28;
	WIRE::PEinterface[28].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_28;
	WIRE::PEinterface[28].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_28,&LSU_PE_BEAT_IN_F_28 };
	WIRE::PEinterface[28].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_28,&LSU_PE_DATA_IN_F_28 };
	//memcpy(WIRE::PEinterface[28].PE_CSPM_IN, &PE_CSPM_IN_28, sizeof(PE_CSPM_IN_28));
	//memcpy(WIRE::PEinterface[28].PE_BUFFER_IN, &PE_BUFFER_IN_28, sizeof(PE_BUFFER_IN_28));

	WIRE::PEinterface[28].PE_ENABLE_IN = &PE_ENABLE_IN_28;
	WIRE::PEinterface[28].PE_IDLE_OUT = &PE_IDLE_OUT_28;
	WIRE::PEinterface[28].PE_START_IN = &PE_START_IN_28;
	WIRE::PEinterface[28].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_28;

	//pe29
	WIRE::PEinterface[29].PE_DATA_IN = { &PE_DATA_IN_L_29,&PE_DATA_IN_U_29,&PE_DATA_IN_R_29,&PE_DATA_IN_D_29 };
	WIRE::PEinterface[29].PE_BEAT_IN = { &PE_BEAT_IN_L_29,&PE_BEAT_IN_U_29,&PE_BEAT_IN_R_29,&PE_BEAT_IN_D_29 };
	WIRE::PEinterface[29].PE_DATA_OUT = { &PE_DATA_IN_L_30,&PE_DATA_IN_U_37,&PE_DATA_IN_R_28,&PE_DATA_IN_D_21 };
	WIRE::PEinterface[29].PE_BEAT_OUT = { &PE_BEAT_IN_L_30,&PE_BEAT_IN_U_37,&PE_BEAT_IN_R_28,&PE_BEAT_IN_D_21 };
	WIRE::PEinterface[29].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_29;
	WIRE::PEinterface[29].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_29;
	WIRE::PEinterface[29].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_29,&LSU_PE_BEAT_IN_F_29 };
	WIRE::PEinterface[29].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_29,&LSU_PE_DATA_IN_F_29 };
	//memcpy(WIRE::PEinterface[29].PE_CSPM_IN, &PE_CSPM_IN_29, sizeof(PE_CSPM_IN_29));
	//memcpy(WIRE::PEinterface[29].PE_BUFFER_IN, &PE_BUFFER_IN_29, sizeof(PE_BUFFER_IN_29));

	WIRE::PEinterface[29].PE_ENABLE_IN = &PE_ENABLE_IN_29;
	WIRE::PEinterface[29].PE_IDLE_OUT = &PE_IDLE_OUT_29;
	WIRE::PEinterface[29].PE_START_IN = &PE_START_IN_29;
	WIRE::PEinterface[29].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_29;

	//pe30
	WIRE::PEinterface[30].PE_DATA_IN = { &PE_DATA_IN_L_30,&PE_DATA_IN_U_30,&PE_DATA_IN_R_30,&PE_DATA_IN_D_30 };
	WIRE::PEinterface[30].PE_BEAT_IN = { &PE_BEAT_IN_L_30,&PE_BEAT_IN_U_30,&PE_BEAT_IN_R_30,&PE_BEAT_IN_D_30 };
	WIRE::PEinterface[30].PE_DATA_OUT = { &PE_DATA_IN_L_31,&PE_DATA_IN_U_38,&PE_DATA_IN_R_29,&PE_DATA_IN_D_22 };
	WIRE::PEinterface[30].PE_BEAT_OUT = { &PE_BEAT_IN_L_31,&PE_BEAT_IN_U_38,&PE_BEAT_IN_R_29,&PE_BEAT_IN_D_22 };
	WIRE::PEinterface[30].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_30;
	WIRE::PEinterface[30].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_30;
	WIRE::PEinterface[30].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_30,&LSU_PE_BEAT_IN_F_30 };
	WIRE::PEinterface[30].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_30,&LSU_PE_DATA_IN_F_30 };
	//memcpy(WIRE::PEinterface[30].PE_CSPM_IN, &PE_CSPM_IN_30, sizeof(PE_CSPM_IN_30));
	//memcpy(WIRE::PEinterface[30].PE_BUFFER_IN, &PE_BUFFER_IN_30, sizeof(PE_BUFFER_IN_30));

	WIRE::PEinterface[30].PE_ENABLE_IN = &PE_ENABLE_IN_30;
	WIRE::PEinterface[30].PE_IDLE_OUT = &PE_IDLE_OUT_30;
	WIRE::PEinterface[30].PE_START_IN = &PE_START_IN_30;
	WIRE::PEinterface[30].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_30;

	//pe31
	WIRE::PEinterface[31].PE_DATA_IN = { &PE_DATA_IN_L_31,&PE_DATA_IN_U_31,&PE_DATA_IN_R_31,&PE_DATA_IN_D_31 };
	WIRE::PEinterface[31].PE_BEAT_IN = { &PE_BEAT_IN_L_31,&PE_BEAT_IN_U_31,&PE_BEAT_IN_R_31,&PE_BEAT_IN_D_31 };
	WIRE::PEinterface[31].PE_DATA_OUT = { &PE_DATA_IN_L_24,&PE_DATA_IN_U_39,&PE_DATA_IN_R_30,&PE_DATA_IN_D_23 };
	WIRE::PEinterface[31].PE_BEAT_OUT = { &PE_BEAT_IN_L_24,&PE_BEAT_IN_U_39,&PE_BEAT_IN_R_30,&PE_BEAT_IN_D_23 };
	WIRE::PEinterface[31].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_31;
	WIRE::PEinterface[31].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_31;
	WIRE::PEinterface[31].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_31,&LSU_PE_BEAT_IN_F_31 };
	WIRE::PEinterface[31].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_31,&LSU_PE_DATA_IN_F_31 };
	//memcpy(WIRE::PEinterface[31].PE_CSPM_IN, &PE_CSPM_IN_31, sizeof(PE_CSPM_IN_31));
	//memcpy(WIRE::PEinterface[31].PE_BUFFER_IN, &PE_BUFFER_IN_31, sizeof(PE_BUFFER_IN_31));

	WIRE::PEinterface[31].PE_ENABLE_IN = &PE_ENABLE_IN_31;
	WIRE::PEinterface[31].PE_IDLE_OUT = &PE_IDLE_OUT_31;
	WIRE::PEinterface[31].PE_START_IN = &PE_START_IN_31;
	WIRE::PEinterface[31].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_31;

	//pe32
	WIRE::PEinterface[32].PE_DATA_IN = { &PE_DATA_IN_L_32,&PE_DATA_IN_U_32,&PE_DATA_IN_R_32,&PE_DATA_IN_D_32 };
	WIRE::PEinterface[32].PE_BEAT_IN = { &PE_BEAT_IN_L_32,&PE_BEAT_IN_U_32,&PE_BEAT_IN_R_32,&PE_BEAT_IN_D_32 };
	WIRE::PEinterface[32].PE_DATA_OUT = { &PE_DATA_IN_L_33,&PE_DATA_IN_U_40,&PE_DATA_IN_R_39,&PE_DATA_IN_D_24 };
	WIRE::PEinterface[32].PE_BEAT_OUT = { &PE_BEAT_IN_L_33,&PE_BEAT_IN_U_40,&PE_BEAT_IN_R_39,&PE_BEAT_IN_D_24 };
	WIRE::PEinterface[32].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_32;
	WIRE::PEinterface[32].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_32;
	WIRE::PEinterface[32].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_32,&LSU_PE_BEAT_IN_F_32 };
	WIRE::PEinterface[32].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_32,&LSU_PE_DATA_IN_F_32 };
	//memcpy(WIRE::PEinterface[32].PE_CSPM_IN, &PE_CSPM_IN_32, sizeof(PE_CSPM_IN_32));
	//memcpy(WIRE::PEinterface[32].PE_BUFFER_IN, &PE_BUFFER_IN_32, sizeof(PE_BUFFER_IN_32));

	WIRE::PEinterface[32].PE_ENABLE_IN = &PE_ENABLE_IN_32;
	WIRE::PEinterface[32].PE_IDLE_OUT = &PE_IDLE_OUT_32;
	WIRE::PEinterface[32].PE_START_IN = &PE_START_IN_32;
	WIRE::PEinterface[32].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_32;

	//pe33
	WIRE::PEinterface[33].PE_DATA_IN = { &PE_DATA_IN_L_33,&PE_DATA_IN_U_33,&PE_DATA_IN_R_33,&PE_DATA_IN_D_33 };
	WIRE::PEinterface[33].PE_BEAT_IN = { &PE_BEAT_IN_L_33,&PE_BEAT_IN_U_33,&PE_BEAT_IN_R_33,&PE_BEAT_IN_D_33 };
	WIRE::PEinterface[33].PE_DATA_OUT = { &PE_DATA_IN_L_34,&PE_DATA_IN_U_41,&PE_DATA_IN_R_32,&PE_DATA_IN_D_25 };
	WIRE::PEinterface[33].PE_BEAT_OUT = { &PE_BEAT_IN_L_34,&PE_BEAT_IN_U_41,&PE_BEAT_IN_R_32,&PE_BEAT_IN_D_25 };
	WIRE::PEinterface[33].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_33;
	WIRE::PEinterface[33].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_33;
	WIRE::PEinterface[33].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_33,&LSU_PE_BEAT_IN_F_33 };
	WIRE::PEinterface[33].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_33,&LSU_PE_DATA_IN_F_33 };
	//memcpy(WIRE::PEinterface[33].PE_CSPM_IN, &PE_CSPM_IN_33, sizeof(PE_CSPM_IN_33));
	//memcpy(WIRE::PEinterface[33].PE_BUFFER_IN, &PE_BUFFER_IN_33, sizeof(PE_BUFFER_IN_33));

	WIRE::PEinterface[33].PE_ENABLE_IN = &PE_ENABLE_IN_33;
	WIRE::PEinterface[33].PE_IDLE_OUT = &PE_IDLE_OUT_33;
	WIRE::PEinterface[33].PE_START_IN = &PE_START_IN_33;
	WIRE::PEinterface[33].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_33;

	//pe34
	WIRE::PEinterface[34].PE_DATA_IN = { &PE_DATA_IN_L_34,&PE_DATA_IN_U_34,&PE_DATA_IN_R_34,&PE_DATA_IN_D_34 };
	WIRE::PEinterface[34].PE_BEAT_IN = { &PE_BEAT_IN_L_34,&PE_BEAT_IN_U_34,&PE_BEAT_IN_R_34,&PE_BEAT_IN_D_34 };
	WIRE::PEinterface[34].PE_DATA_OUT = { &PE_DATA_IN_L_35,&PE_DATA_IN_U_42,&PE_DATA_IN_R_33,&PE_DATA_IN_D_26 };
	WIRE::PEinterface[34].PE_BEAT_OUT = { &PE_BEAT_IN_L_35,&PE_BEAT_IN_U_42,&PE_BEAT_IN_R_33,&PE_BEAT_IN_D_26 };
	WIRE::PEinterface[34].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_34;
	WIRE::PEinterface[34].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_34;
	WIRE::PEinterface[34].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_34,&LSU_PE_BEAT_IN_F_34 };
	WIRE::PEinterface[34].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_34,&LSU_PE_DATA_IN_F_34 };
	//memcpy(WIRE::PEinterface[34].PE_CSPM_IN, &PE_CSPM_IN_34, sizeof(PE_CSPM_IN_34));
	//memcpy(WIRE::PEinterface[34].PE_BUFFER_IN, &PE_BUFFER_IN_34, sizeof(PE_BUFFER_IN_34));

	WIRE::PEinterface[34].PE_ENABLE_IN = &PE_ENABLE_IN_34;
	WIRE::PEinterface[34].PE_IDLE_OUT = &PE_IDLE_OUT_34;
	WIRE::PEinterface[34].PE_START_IN = &PE_START_IN_34;
	WIRE::PEinterface[34].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_34;

	//pe35
	WIRE::PEinterface[35].PE_DATA_IN = { &PE_DATA_IN_L_35,&PE_DATA_IN_U_35,&PE_DATA_IN_R_35,&PE_DATA_IN_D_35 };
	WIRE::PEinterface[35].PE_BEAT_IN = { &PE_BEAT_IN_L_35,&PE_BEAT_IN_U_35,&PE_BEAT_IN_R_35,&PE_BEAT_IN_D_35 };
	WIRE::PEinterface[35].PE_DATA_OUT = { &PE_DATA_IN_L_36,&PE_DATA_IN_U_43,&PE_DATA_IN_R_34,&PE_DATA_IN_D_27 };
	WIRE::PEinterface[35].PE_BEAT_OUT = { &PE_BEAT_IN_L_36,&PE_BEAT_IN_U_43,&PE_BEAT_IN_R_34,&PE_BEAT_IN_D_27 };
	WIRE::PEinterface[35].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_35;
	WIRE::PEinterface[35].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_35;
	WIRE::PEinterface[35].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_35,&LSU_PE_BEAT_IN_F_35 };
	WIRE::PEinterface[35].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_35,&LSU_PE_DATA_IN_F_35 };
	//memcpy(WIRE::PEinterface[35].PE_CSPM_IN, &PE_CSPM_IN_35, sizeof(PE_CSPM_IN_35));
	//memcpy(WIRE::PEinterface[35].PE_BUFFER_IN, &PE_BUFFER_IN_35, sizeof(PE_BUFFER_IN_35));

	WIRE::PEinterface[35].PE_ENABLE_IN = &PE_ENABLE_IN_35;
	WIRE::PEinterface[35].PE_IDLE_OUT = &PE_IDLE_OUT_35;
	WIRE::PEinterface[35].PE_START_IN = &PE_START_IN_35;
	WIRE::PEinterface[35].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_35;

	//pe36
	WIRE::PEinterface[36].PE_DATA_IN = { &PE_DATA_IN_L_36,&PE_DATA_IN_U_36,&PE_DATA_IN_R_36,&PE_DATA_IN_D_36 };
	WIRE::PEinterface[36].PE_BEAT_IN = { &PE_BEAT_IN_L_36,&PE_BEAT_IN_U_36,&PE_BEAT_IN_R_36,&PE_BEAT_IN_D_36 };
	WIRE::PEinterface[36].PE_DATA_OUT = { &PE_DATA_IN_L_37,&PE_DATA_IN_U_44,&PE_DATA_IN_R_35,&PE_DATA_IN_D_28 };
	WIRE::PEinterface[36].PE_BEAT_OUT = { &PE_BEAT_IN_L_37,&PE_BEAT_IN_U_44,&PE_BEAT_IN_R_35,&PE_BEAT_IN_D_28 };
	WIRE::PEinterface[36].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_36;
	WIRE::PEinterface[36].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_36;
	WIRE::PEinterface[36].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_36,&LSU_PE_BEAT_IN_F_36 };
	WIRE::PEinterface[36].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_36,&LSU_PE_DATA_IN_F_36 };
	//memcpy(WIRE::PEinterface[36].PE_CSPM_IN, &PE_CSPM_IN_36, sizeof(PE_CSPM_IN_36));
	//memcpy(WIRE::PEinterface[36].PE_BUFFER_IN, &PE_BUFFER_IN_36, sizeof(PE_BUFFER_IN_36));

	WIRE::PEinterface[36].PE_ENABLE_IN = &PE_ENABLE_IN_36;
	WIRE::PEinterface[36].PE_IDLE_OUT = &PE_IDLE_OUT_36;
	WIRE::PEinterface[36].PE_START_IN = &PE_START_IN_36;
	WIRE::PEinterface[36].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_36;

	//pe37
	WIRE::PEinterface[37].PE_DATA_IN = { &PE_DATA_IN_L_37,&PE_DATA_IN_U_37,&PE_DATA_IN_R_37,&PE_DATA_IN_D_37 };
	WIRE::PEinterface[37].PE_BEAT_IN = { &PE_BEAT_IN_L_37,&PE_BEAT_IN_U_37,&PE_BEAT_IN_R_37,&PE_BEAT_IN_D_37 };
	WIRE::PEinterface[37].PE_DATA_OUT = { &PE_DATA_IN_L_38,&PE_DATA_IN_U_45,&PE_DATA_IN_R_36,&PE_DATA_IN_D_29 };
	WIRE::PEinterface[37].PE_BEAT_OUT = { &PE_BEAT_IN_L_38,&PE_BEAT_IN_U_45,&PE_BEAT_IN_R_36,&PE_BEAT_IN_D_29 };
	WIRE::PEinterface[37].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_37;
	WIRE::PEinterface[37].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_37;
	WIRE::PEinterface[37].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_37,&LSU_PE_BEAT_IN_F_37 };
	WIRE::PEinterface[37].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_37,&LSU_PE_DATA_IN_F_37 };
	//memcpy(WIRE::PEinterface[37].PE_CSPM_IN, &PE_CSPM_IN_37, sizeof(PE_CSPM_IN_37));
	//memcpy(WIRE::PEinterface[37].PE_BUFFER_IN, &PE_BUFFER_IN_37, sizeof(PE_BUFFER_IN_37));

	WIRE::PEinterface[37].PE_ENABLE_IN = &PE_ENABLE_IN_37;
	WIRE::PEinterface[37].PE_IDLE_OUT = &PE_IDLE_OUT_37;
	WIRE::PEinterface[37].PE_START_IN = &PE_START_IN_37;
	WIRE::PEinterface[37].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_37;

	//pe38
	WIRE::PEinterface[38].PE_DATA_IN = { &PE_DATA_IN_L_38,&PE_DATA_IN_U_38,&PE_DATA_IN_R_38,&PE_DATA_IN_D_38 };
	WIRE::PEinterface[38].PE_BEAT_IN = { &PE_BEAT_IN_L_38,&PE_BEAT_IN_U_38,&PE_BEAT_IN_R_38,&PE_BEAT_IN_D_38 };
	WIRE::PEinterface[38].PE_DATA_OUT = { &PE_DATA_IN_L_39,&PE_DATA_IN_U_46,&PE_DATA_IN_R_37,&PE_DATA_IN_D_30 };
	WIRE::PEinterface[38].PE_BEAT_OUT = { &PE_BEAT_IN_L_39,&PE_BEAT_IN_U_46,&PE_BEAT_IN_R_37,&PE_BEAT_IN_D_30 };
	WIRE::PEinterface[38].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_38;
	WIRE::PEinterface[38].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_38;
	WIRE::PEinterface[38].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_38,&LSU_PE_BEAT_IN_F_38 };
	WIRE::PEinterface[38].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_38,&LSU_PE_DATA_IN_F_38 };
	//memcpy(WIRE::PEinterface[38].PE_CSPM_IN, &PE_CSPM_IN_38, sizeof(PE_CSPM_IN_38));
	//memcpy(WIRE::PEinterface[38].PE_BUFFER_IN, &PE_BUFFER_IN_38, sizeof(PE_BUFFER_IN_38));

	WIRE::PEinterface[38].PE_ENABLE_IN = &PE_ENABLE_IN_38;
	WIRE::PEinterface[38].PE_IDLE_OUT = &PE_IDLE_OUT_38;
	WIRE::PEinterface[38].PE_START_IN = &PE_START_IN_38;
	WIRE::PEinterface[38].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_38;

	//pe39
	WIRE::PEinterface[39].PE_DATA_IN = { &PE_DATA_IN_L_39,&PE_DATA_IN_U_39,&PE_DATA_IN_R_39,&PE_DATA_IN_D_39 };
	WIRE::PEinterface[39].PE_BEAT_IN = { &PE_BEAT_IN_L_39,&PE_BEAT_IN_U_39,&PE_BEAT_IN_R_39,&PE_BEAT_IN_D_39 };
	WIRE::PEinterface[39].PE_DATA_OUT = { &PE_DATA_IN_L_32,&PE_DATA_IN_U_47,&PE_DATA_IN_R_38,&PE_DATA_IN_D_31 };
	WIRE::PEinterface[39].PE_BEAT_OUT = { &PE_BEAT_IN_L_32,&PE_BEAT_IN_U_47,&PE_BEAT_IN_R_38,&PE_BEAT_IN_D_31 };
	WIRE::PEinterface[39].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_39;
	WIRE::PEinterface[39].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_39;
	WIRE::PEinterface[39].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_39,&LSU_PE_BEAT_IN_F_39 };
	WIRE::PEinterface[39].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_39,&LSU_PE_DATA_IN_F_39 };
	//memcpy(WIRE::PEinterface[39].PE_CSPM_IN, &PE_CSPM_IN_39, sizeof(PE_CSPM_IN_39));
	//memcpy(WIRE::PEinterface[39].PE_BUFFER_IN, &PE_BUFFER_IN_39, sizeof(PE_BUFFER_IN_39));

	WIRE::PEinterface[39].PE_ENABLE_IN = &PE_ENABLE_IN_39;
	WIRE::PEinterface[39].PE_IDLE_OUT = &PE_IDLE_OUT_39;
	WIRE::PEinterface[39].PE_START_IN = &PE_START_IN_39;
	WIRE::PEinterface[39].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_39;

	//pe40
	WIRE::PEinterface[40].PE_DATA_IN = { &PE_DATA_IN_L_40,&PE_DATA_IN_U_40,&PE_DATA_IN_R_40,&PE_DATA_IN_D_40 };
	WIRE::PEinterface[40].PE_BEAT_IN = { &PE_BEAT_IN_L_40,&PE_BEAT_IN_U_40,&PE_BEAT_IN_R_40,&PE_BEAT_IN_D_40 };
	WIRE::PEinterface[40].PE_DATA_OUT = { &PE_DATA_IN_L_41,&PE_DATA_IN_U_48,&PE_DATA_IN_R_47,&PE_DATA_IN_D_32 };
	WIRE::PEinterface[40].PE_BEAT_OUT = { &PE_BEAT_IN_L_41,&PE_BEAT_IN_U_48,&PE_BEAT_IN_R_47,&PE_BEAT_IN_D_32 };
	WIRE::PEinterface[40].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_40;
	WIRE::PEinterface[40].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_40;
	WIRE::PEinterface[40].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_40,&LSU_PE_BEAT_IN_F_40 };
	WIRE::PEinterface[40].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_40,&LSU_PE_DATA_IN_F_40 };
	//memcpy(WIRE::PEinterface[40].PE_CSPM_IN, &PE_CSPM_IN_40, sizeof(PE_CSPM_IN_40));
	//memcpy(WIRE::PEinterface[40].PE_BUFFER_IN, &PE_BUFFER_IN_40, sizeof(PE_BUFFER_IN_40));

	WIRE::PEinterface[40].PE_ENABLE_IN = &PE_ENABLE_IN_40;
	WIRE::PEinterface[40].PE_IDLE_OUT = &PE_IDLE_OUT_40;
	WIRE::PEinterface[40].PE_START_IN = &PE_START_IN_40;
	WIRE::PEinterface[40].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_40;

	//pe41
	WIRE::PEinterface[41].PE_DATA_IN = { &PE_DATA_IN_L_41,&PE_DATA_IN_U_41,&PE_DATA_IN_R_41,&PE_DATA_IN_D_41 };
	WIRE::PEinterface[41].PE_BEAT_IN = { &PE_BEAT_IN_L_41,&PE_BEAT_IN_U_41,&PE_BEAT_IN_R_41,&PE_BEAT_IN_D_41 };
	WIRE::PEinterface[41].PE_DATA_OUT = { &PE_DATA_IN_L_42,&PE_DATA_IN_U_49,&PE_DATA_IN_R_40,&PE_DATA_IN_D_33 };
	WIRE::PEinterface[41].PE_BEAT_OUT = { &PE_BEAT_IN_L_42,&PE_BEAT_IN_U_49,&PE_BEAT_IN_R_40,&PE_BEAT_IN_D_33 };
	WIRE::PEinterface[41].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_41;
	WIRE::PEinterface[41].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_41;
	WIRE::PEinterface[41].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_41,&LSU_PE_BEAT_IN_F_41 };
	WIRE::PEinterface[41].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_41,&LSU_PE_DATA_IN_F_41 };
	//memcpy(WIRE::PEinterface[41].PE_CSPM_IN, &PE_CSPM_IN_41, sizeof(PE_CSPM_IN_41));
	//memcpy(WIRE::PEinterface[41].PE_BUFFER_IN, &PE_BUFFER_IN_41, sizeof(PE_BUFFER_IN_41));

	WIRE::PEinterface[41].PE_ENABLE_IN = &PE_ENABLE_IN_41;
	WIRE::PEinterface[41].PE_IDLE_OUT = &PE_IDLE_OUT_41;
	WIRE::PEinterface[41].PE_START_IN = &PE_START_IN_41;
	WIRE::PEinterface[41].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_41;

	//pe42
	WIRE::PEinterface[42].PE_DATA_IN = { &PE_DATA_IN_L_42,&PE_DATA_IN_U_42,&PE_DATA_IN_R_42,&PE_DATA_IN_D_42 };
	WIRE::PEinterface[42].PE_BEAT_IN = { &PE_BEAT_IN_L_42,&PE_BEAT_IN_U_42,&PE_BEAT_IN_R_42,&PE_BEAT_IN_D_42 };
	WIRE::PEinterface[42].PE_DATA_OUT = { &PE_DATA_IN_L_43,&PE_DATA_IN_U_50,&PE_DATA_IN_R_41,&PE_DATA_IN_D_34 };
	WIRE::PEinterface[42].PE_BEAT_OUT = { &PE_BEAT_IN_L_43,&PE_BEAT_IN_U_50,&PE_BEAT_IN_R_41,&PE_BEAT_IN_D_34 };
	WIRE::PEinterface[42].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_42;
	WIRE::PEinterface[42].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_42;
	WIRE::PEinterface[42].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_42,&LSU_PE_BEAT_IN_F_42 };
	WIRE::PEinterface[42].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_42,&LSU_PE_DATA_IN_F_42 };
	//memcpy(WIRE::PEinterface[42].PE_CSPM_IN, &PE_CSPM_IN_42, sizeof(PE_CSPM_IN_42));
	//memcpy(WIRE::PEinterface[42].PE_BUFFER_IN, &PE_BUFFER_IN_42, sizeof(PE_BUFFER_IN_42));

	WIRE::PEinterface[42].PE_ENABLE_IN = &PE_ENABLE_IN_42;
	WIRE::PEinterface[42].PE_IDLE_OUT = &PE_IDLE_OUT_42;
	WIRE::PEinterface[42].PE_START_IN = &PE_START_IN_42;
	WIRE::PEinterface[42].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_42;

	//pe43
	WIRE::PEinterface[43].PE_DATA_IN = { &PE_DATA_IN_L_43,&PE_DATA_IN_U_43,&PE_DATA_IN_R_43,&PE_DATA_IN_D_43 };
	WIRE::PEinterface[43].PE_BEAT_IN = { &PE_BEAT_IN_L_43,&PE_BEAT_IN_U_43,&PE_BEAT_IN_R_43,&PE_BEAT_IN_D_43 };
	WIRE::PEinterface[43].PE_DATA_OUT = { &PE_DATA_IN_L_44,&PE_DATA_IN_U_51,&PE_DATA_IN_R_42,&PE_DATA_IN_D_35 };
	WIRE::PEinterface[43].PE_BEAT_OUT = { &PE_BEAT_IN_L_44,&PE_BEAT_IN_U_51,&PE_BEAT_IN_R_42,&PE_BEAT_IN_D_35 };
	WIRE::PEinterface[43].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_43;
	WIRE::PEinterface[43].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_43;
	WIRE::PEinterface[43].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_43,&LSU_PE_BEAT_IN_F_43 };
	WIRE::PEinterface[43].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_43,&LSU_PE_DATA_IN_F_43 };
	//memcpy(WIRE::PEinterface[43].PE_CSPM_IN, &PE_CSPM_IN_43, sizeof(PE_CSPM_IN_43));
	//memcpy(WIRE::PEinterface[43].PE_BUFFER_IN, &PE_BUFFER_IN_43, sizeof(PE_BUFFER_IN_43));

	WIRE::PEinterface[43].PE_ENABLE_IN = &PE_ENABLE_IN_43;
	WIRE::PEinterface[43].PE_IDLE_OUT = &PE_IDLE_OUT_43;
	WIRE::PEinterface[43].PE_START_IN = &PE_START_IN_43;
	WIRE::PEinterface[43].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_43;

	//pe44
	WIRE::PEinterface[44].PE_DATA_IN = { &PE_DATA_IN_L_44,&PE_DATA_IN_U_44,&PE_DATA_IN_R_44,&PE_DATA_IN_D_44 };
	WIRE::PEinterface[44].PE_BEAT_IN = { &PE_BEAT_IN_L_44,&PE_BEAT_IN_U_44,&PE_BEAT_IN_R_44,&PE_BEAT_IN_D_44 };
	WIRE::PEinterface[44].PE_DATA_OUT = { &PE_DATA_IN_L_45,&PE_DATA_IN_U_52,&PE_DATA_IN_R_43,&PE_DATA_IN_D_36 };
	WIRE::PEinterface[44].PE_BEAT_OUT = { &PE_BEAT_IN_L_45,&PE_BEAT_IN_U_52,&PE_BEAT_IN_R_43,&PE_BEAT_IN_D_36 };
	WIRE::PEinterface[44].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_44;
	WIRE::PEinterface[44].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_44;
	WIRE::PEinterface[44].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_44,&LSU_PE_BEAT_IN_F_44 };
	WIRE::PEinterface[44].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_44,&LSU_PE_DATA_IN_F_44 };
	//memcpy(WIRE::PEinterface[44].PE_CSPM_IN, &PE_CSPM_IN_44, sizeof(PE_CSPM_IN_44));
	//memcpy(WIRE::PEinterface[44].PE_BUFFER_IN, &PE_BUFFER_IN_44, sizeof(PE_BUFFER_IN_44));

	WIRE::PEinterface[44].PE_ENABLE_IN = &PE_ENABLE_IN_44;
	WIRE::PEinterface[44].PE_IDLE_OUT = &PE_IDLE_OUT_44;
	WIRE::PEinterface[44].PE_START_IN = &PE_START_IN_44;
	WIRE::PEinterface[44].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_44;

	//pe45
	WIRE::PEinterface[45].PE_DATA_IN = { &PE_DATA_IN_L_45,&PE_DATA_IN_U_45,&PE_DATA_IN_R_45,&PE_DATA_IN_D_45 };
	WIRE::PEinterface[45].PE_BEAT_IN = { &PE_BEAT_IN_L_45,&PE_BEAT_IN_U_45,&PE_BEAT_IN_R_45,&PE_BEAT_IN_D_45 };
	WIRE::PEinterface[45].PE_DATA_OUT = { &PE_DATA_IN_L_46,&PE_DATA_IN_U_53,&PE_DATA_IN_R_44,&PE_DATA_IN_D_37 };
	WIRE::PEinterface[45].PE_BEAT_OUT = { &PE_BEAT_IN_L_46,&PE_BEAT_IN_U_53,&PE_BEAT_IN_R_44,&PE_BEAT_IN_D_37 };
	WIRE::PEinterface[45].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_45;
	WIRE::PEinterface[45].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_45;
	WIRE::PEinterface[45].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_45,&LSU_PE_BEAT_IN_F_45 };
	WIRE::PEinterface[45].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_45,&LSU_PE_DATA_IN_F_45 };
	//memcpy(WIRE::PEinterface[45].PE_CSPM_IN, &PE_CSPM_IN_45, sizeof(PE_CSPM_IN_45));
	//memcpy(WIRE::PEinterface[45].PE_BUFFER_IN, &PE_BUFFER_IN_45, sizeof(PE_BUFFER_IN_45));

	WIRE::PEinterface[45].PE_ENABLE_IN = &PE_ENABLE_IN_45;
	WIRE::PEinterface[45].PE_IDLE_OUT = &PE_IDLE_OUT_45;
	WIRE::PEinterface[45].PE_START_IN = &PE_START_IN_45;
	WIRE::PEinterface[45].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_45;

	//pe46
	WIRE::PEinterface[46].PE_DATA_IN = { &PE_DATA_IN_L_46,&PE_DATA_IN_U_46,&PE_DATA_IN_R_46,&PE_DATA_IN_D_46 };
	WIRE::PEinterface[46].PE_BEAT_IN = { &PE_BEAT_IN_L_46,&PE_BEAT_IN_U_46,&PE_BEAT_IN_R_46,&PE_BEAT_IN_D_46 };
	WIRE::PEinterface[46].PE_DATA_OUT = { &PE_DATA_IN_L_47,&PE_DATA_IN_U_54,&PE_DATA_IN_R_45,&PE_DATA_IN_D_38 };
	WIRE::PEinterface[46].PE_BEAT_OUT = { &PE_BEAT_IN_L_47,&PE_BEAT_IN_U_54,&PE_BEAT_IN_R_45,&PE_BEAT_IN_D_38 };
	WIRE::PEinterface[46].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_46;
	WIRE::PEinterface[46].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_46;
	WIRE::PEinterface[46].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_46,&LSU_PE_BEAT_IN_F_46 };
	WIRE::PEinterface[46].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_46,&LSU_PE_DATA_IN_F_46 };
	//memcpy(WIRE::PEinterface[46].PE_CSPM_IN, &PE_CSPM_IN_46, sizeof(PE_CSPM_IN_46));
	//memcpy(WIRE::PEinterface[46].PE_BUFFER_IN, &PE_BUFFER_IN_46, sizeof(PE_BUFFER_IN_46));

	WIRE::PEinterface[46].PE_ENABLE_IN = &PE_ENABLE_IN_46;
	WIRE::PEinterface[46].PE_IDLE_OUT = &PE_IDLE_OUT_46;
	WIRE::PEinterface[46].PE_START_IN = &PE_START_IN_46;
	WIRE::PEinterface[46].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_46;

	//pe47
	WIRE::PEinterface[47].PE_DATA_IN = { &PE_DATA_IN_L_47,&PE_DATA_IN_U_47,&PE_DATA_IN_R_47,&PE_DATA_IN_D_47 };
	WIRE::PEinterface[47].PE_BEAT_IN = { &PE_BEAT_IN_L_47,&PE_BEAT_IN_U_47,&PE_BEAT_IN_R_47,&PE_BEAT_IN_D_47 };
	WIRE::PEinterface[47].PE_DATA_OUT = { &PE_DATA_IN_L_40,&PE_DATA_IN_U_55,&PE_DATA_IN_R_46,&PE_DATA_IN_D_39 };
	WIRE::PEinterface[47].PE_BEAT_OUT = { &PE_BEAT_IN_L_40,&PE_BEAT_IN_U_55,&PE_BEAT_IN_R_46,&PE_BEAT_IN_D_39 };
	WIRE::PEinterface[47].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_47;
	WIRE::PEinterface[47].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_47;
	WIRE::PEinterface[47].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_47,&LSU_PE_BEAT_IN_F_47 };
	WIRE::PEinterface[47].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_47,&LSU_PE_DATA_IN_F_47 };
	//memcpy(WIRE::PEinterface[47].PE_CSPM_IN, &PE_CSPM_IN_47, sizeof(PE_CSPM_IN_47));
	//memcpy(WIRE::PEinterface[47].PE_BUFFER_IN, &PE_BUFFER_IN_47, sizeof(PE_BUFFER_IN_47));

	WIRE::PEinterface[47].PE_ENABLE_IN = &PE_ENABLE_IN_47;
	WIRE::PEinterface[47].PE_IDLE_OUT = &PE_IDLE_OUT_47;
	WIRE::PEinterface[47].PE_START_IN = &PE_START_IN_47;
	WIRE::PEinterface[47].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_47;

	//pe48
	WIRE::PEinterface[48].PE_DATA_IN = { &PE_DATA_IN_L_48,&PE_DATA_IN_U_48,&PE_DATA_IN_R_48,&PE_DATA_IN_D_48 };
	WIRE::PEinterface[48].PE_BEAT_IN = { &PE_BEAT_IN_L_48,&PE_BEAT_IN_U_48,&PE_BEAT_IN_R_48,&PE_BEAT_IN_D_48 };
	WIRE::PEinterface[48].PE_DATA_OUT = { &PE_DATA_IN_L_49,&PE_DATA_IN_U_56,&PE_DATA_IN_R_55,&PE_DATA_IN_D_40 };
	WIRE::PEinterface[48].PE_BEAT_OUT = { &PE_BEAT_IN_L_49,&PE_BEAT_IN_U_56,&PE_BEAT_IN_R_55,&PE_BEAT_IN_D_40 };
	WIRE::PEinterface[48].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_48;
	WIRE::PEinterface[48].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_48;
	WIRE::PEinterface[48].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_48,&LSU_PE_BEAT_IN_F_48 };
	WIRE::PEinterface[48].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_48,&LSU_PE_DATA_IN_F_48 };
	//memcpy(WIRE::PEinterface[48].PE_CSPM_IN, &PE_CSPM_IN_48, sizeof(PE_CSPM_IN_48));
	//memcpy(WIRE::PEinterface[48].PE_BUFFER_IN, &PE_BUFFER_IN_48, sizeof(PE_BUFFER_IN_48));
	
	WIRE::PEinterface[48].PE_ENABLE_IN = &PE_ENABLE_IN_48;
	WIRE::PEinterface[48].PE_IDLE_OUT = &PE_IDLE_OUT_48;
	WIRE::PEinterface[48].PE_START_IN = &PE_START_IN_48;
	WIRE::PEinterface[48].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_48;

	//pe49
	WIRE::PEinterface[49].PE_DATA_IN = { &PE_DATA_IN_L_49,&PE_DATA_IN_U_49,&PE_DATA_IN_R_49,&PE_DATA_IN_D_49 };
	WIRE::PEinterface[49].PE_BEAT_IN = { &PE_BEAT_IN_L_49,&PE_BEAT_IN_U_49,&PE_BEAT_IN_R_49,&PE_BEAT_IN_D_49 };
	WIRE::PEinterface[49].PE_DATA_OUT = { &PE_DATA_IN_L_50,&PE_DATA_IN_U_57,&PE_DATA_IN_R_48,&PE_DATA_IN_D_41 };
	WIRE::PEinterface[49].PE_BEAT_OUT = { &PE_BEAT_IN_L_50,&PE_BEAT_IN_U_57,&PE_BEAT_IN_R_48,&PE_BEAT_IN_D_41 };
	WIRE::PEinterface[49].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_49;
	WIRE::PEinterface[49].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_49;
	WIRE::PEinterface[49].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_49,&LSU_PE_BEAT_IN_F_49 };
	WIRE::PEinterface[49].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_49,&LSU_PE_DATA_IN_F_49 };
	WIRE::PEinterface[49].PE_ENABLE_IN = &PE_ENABLE_IN_49;
	WIRE::PEinterface[49].PE_IDLE_OUT = &PE_IDLE_OUT_49;
	WIRE::PEinterface[49].PE_START_IN = &PE_START_IN_49;
	WIRE::PEinterface[49].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_49;

	//pe50
	WIRE::PEinterface[50].PE_DATA_IN = { &PE_DATA_IN_L_50,&PE_DATA_IN_U_50,&PE_DATA_IN_R_50,&PE_DATA_IN_D_50 };
	WIRE::PEinterface[50].PE_BEAT_IN = { &PE_BEAT_IN_L_50,&PE_BEAT_IN_U_50,&PE_BEAT_IN_R_50,&PE_BEAT_IN_D_50 };
	WIRE::PEinterface[50].PE_DATA_OUT = { &PE_DATA_IN_L_51,&PE_DATA_IN_U_58,&PE_DATA_IN_R_49,&PE_DATA_IN_D_42 };
	WIRE::PEinterface[50].PE_BEAT_OUT = { &PE_BEAT_IN_L_51,&PE_BEAT_IN_U_58,&PE_BEAT_IN_R_49,&PE_BEAT_IN_D_42 };
	WIRE::PEinterface[50].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_50;
	WIRE::PEinterface[50].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_50;
	WIRE::PEinterface[50].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_50,&LSU_PE_BEAT_IN_F_50 };
	WIRE::PEinterface[50].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_50,&LSU_PE_DATA_IN_F_50 };

	WIRE::PEinterface[50].PE_ENABLE_IN = &PE_ENABLE_IN_50;
	WIRE::PEinterface[50].PE_IDLE_OUT = &PE_IDLE_OUT_50;
	WIRE::PEinterface[50].PE_START_IN = &PE_START_IN_50;
	WIRE::PEinterface[50].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_50;

	//pe51
	WIRE::PEinterface[51].PE_DATA_IN = { &PE_DATA_IN_L_51,&PE_DATA_IN_U_51,&PE_DATA_IN_R_51,&PE_DATA_IN_D_51 };
	WIRE::PEinterface[51].PE_BEAT_IN = { &PE_BEAT_IN_L_51,&PE_BEAT_IN_U_51,&PE_BEAT_IN_R_51,&PE_BEAT_IN_D_51 };
	WIRE::PEinterface[51].PE_DATA_OUT = { &PE_DATA_IN_L_52,&PE_DATA_IN_U_59,&PE_DATA_IN_R_50,&PE_DATA_IN_D_43 };
	WIRE::PEinterface[51].PE_BEAT_OUT = { &PE_BEAT_IN_L_52,&PE_BEAT_IN_U_59,&PE_BEAT_IN_R_50,&PE_BEAT_IN_D_43 };
	WIRE::PEinterface[51].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_51;
	WIRE::PEinterface[51].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_51;
	WIRE::PEinterface[51].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_51,&LSU_PE_BEAT_IN_F_51 };
	WIRE::PEinterface[51].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_51,&LSU_PE_DATA_IN_F_51 };
	WIRE::PEinterface[51].PE_ENABLE_IN = &PE_ENABLE_IN_51;
	WIRE::PEinterface[51].PE_IDLE_OUT = &PE_IDLE_OUT_51;
	WIRE::PEinterface[51].PE_START_IN = &PE_START_IN_51;
	WIRE::PEinterface[51].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_51;

	//pe52
	WIRE::PEinterface[52].PE_DATA_IN = { &PE_DATA_IN_L_52,&PE_DATA_IN_U_52,&PE_DATA_IN_R_52,&PE_DATA_IN_D_52 };
	WIRE::PEinterface[52].PE_BEAT_IN = { &PE_BEAT_IN_L_52,&PE_BEAT_IN_U_52,&PE_BEAT_IN_R_52,&PE_BEAT_IN_D_52 };
	WIRE::PEinterface[52].PE_DATA_OUT = { &PE_DATA_IN_L_53,&PE_DATA_IN_U_60,&PE_DATA_IN_R_51,&PE_DATA_IN_D_44 };
	WIRE::PEinterface[52].PE_BEAT_OUT = { &PE_BEAT_IN_L_53,&PE_BEAT_IN_U_60,&PE_BEAT_IN_R_51,&PE_BEAT_IN_D_44 };
	WIRE::PEinterface[52].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_52;
	WIRE::PEinterface[52].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_52;
	WIRE::PEinterface[52].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_52,&LSU_PE_BEAT_IN_F_52 };
	WIRE::PEinterface[52].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_52,&LSU_PE_DATA_IN_F_52 };
	WIRE::PEinterface[52].PE_ENABLE_IN = &PE_ENABLE_IN_52;
	WIRE::PEinterface[52].PE_IDLE_OUT = &PE_IDLE_OUT_52;
	WIRE::PEinterface[52].PE_START_IN = &PE_START_IN_52;
	WIRE::PEinterface[52].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_52;

	//pe53
	WIRE::PEinterface[53].PE_DATA_IN = { &PE_DATA_IN_L_53,&PE_DATA_IN_U_53,&PE_DATA_IN_R_53,&PE_DATA_IN_D_53 };
	WIRE::PEinterface[53].PE_BEAT_IN = { &PE_BEAT_IN_L_53,&PE_BEAT_IN_U_53,&PE_BEAT_IN_R_53,&PE_BEAT_IN_D_53 };
	WIRE::PEinterface[53].PE_DATA_OUT = { &PE_DATA_IN_L_54,&PE_DATA_IN_U_61,&PE_DATA_IN_R_52,&PE_DATA_IN_D_45 };
	WIRE::PEinterface[53].PE_BEAT_OUT = { &PE_BEAT_IN_L_54,&PE_BEAT_IN_U_61,&PE_BEAT_IN_R_52,&PE_BEAT_IN_D_45 };
	WIRE::PEinterface[53].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_53;
	WIRE::PEinterface[53].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_53;
	WIRE::PEinterface[53].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_53,&LSU_PE_BEAT_IN_F_53 };
	WIRE::PEinterface[53].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_53,&LSU_PE_DATA_IN_F_53 };
	WIRE::PEinterface[53].PE_ENABLE_IN = &PE_ENABLE_IN_53;
	WIRE::PEinterface[53].PE_IDLE_OUT = &PE_IDLE_OUT_53;
	WIRE::PEinterface[53].PE_START_IN = &PE_START_IN_53;
	WIRE::PEinterface[53].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_53;

	//pe54
	WIRE::PEinterface[54].PE_DATA_IN = { &PE_DATA_IN_L_54,&PE_DATA_IN_U_54,&PE_DATA_IN_R_54,&PE_DATA_IN_D_54 };
	WIRE::PEinterface[54].PE_BEAT_IN = { &PE_BEAT_IN_L_54,&PE_BEAT_IN_U_54,&PE_BEAT_IN_R_54,&PE_BEAT_IN_D_54 };
	WIRE::PEinterface[54].PE_DATA_OUT = { &PE_DATA_IN_L_55,&PE_DATA_IN_U_62,&PE_DATA_IN_R_53,&PE_DATA_IN_D_46 };
	WIRE::PEinterface[54].PE_BEAT_OUT = { &PE_BEAT_IN_L_55,&PE_BEAT_IN_U_62,&PE_BEAT_IN_R_53,&PE_BEAT_IN_D_46 };
	WIRE::PEinterface[54].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_54;
	WIRE::PEinterface[54].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_54;
	WIRE::PEinterface[54].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_54,&LSU_PE_BEAT_IN_F_54 };
	WIRE::PEinterface[54].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_54,&LSU_PE_DATA_IN_F_54 };
	WIRE::PEinterface[54].PE_ENABLE_IN = &PE_ENABLE_IN_54;
	WIRE::PEinterface[54].PE_IDLE_OUT = &PE_IDLE_OUT_54;
	WIRE::PEinterface[54].PE_START_IN = &PE_START_IN_54;
	WIRE::PEinterface[54].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_54;

	//pe55
	WIRE::PEinterface[55].PE_DATA_IN = { &PE_DATA_IN_L_55,&PE_DATA_IN_U_55,&PE_DATA_IN_R_55,&PE_DATA_IN_D_55 };
	WIRE::PEinterface[55].PE_BEAT_IN = { &PE_BEAT_IN_L_55,&PE_BEAT_IN_U_55,&PE_BEAT_IN_R_55,&PE_BEAT_IN_D_55 };
	WIRE::PEinterface[55].PE_DATA_OUT = { &PE_DATA_IN_L_48,&PE_DATA_IN_U_63,&PE_DATA_IN_R_54,&PE_DATA_IN_D_47 };
	WIRE::PEinterface[55].PE_BEAT_OUT = { &PE_BEAT_IN_L_48,&PE_BEAT_IN_U_63,&PE_BEAT_IN_R_54,&PE_BEAT_IN_D_47 };
	WIRE::PEinterface[55].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_55;
	WIRE::PEinterface[55].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_55;
	WIRE::PEinterface[55].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_55,&LSU_PE_BEAT_IN_F_55 };
	WIRE::PEinterface[55].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_55,&LSU_PE_DATA_IN_F_55 };
	WIRE::PEinterface[55].PE_ENABLE_IN = &PE_ENABLE_IN_55;
	WIRE::PEinterface[55].PE_IDLE_OUT = &PE_IDLE_OUT_55;
	WIRE::PEinterface[55].PE_START_IN = &PE_START_IN_55;
	WIRE::PEinterface[55].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_55;

	//pe56
	WIRE::PEinterface[56].PE_DATA_IN = { &PE_DATA_IN_L_56,&PE_DATA_IN_U_56,&PE_DATA_IN_R_56,&PE_DATA_IN_D_56 };
	WIRE::PEinterface[56].PE_BEAT_IN = { &PE_BEAT_IN_L_56,&PE_BEAT_IN_U_56,&PE_BEAT_IN_R_56,&PE_BEAT_IN_D_56 };
	WIRE::PEinterface[56].PE_DATA_OUT = { &PE_DATA_IN_L_57,&PE_DATA_IN_U_0,&PE_DATA_IN_R_63,&PE_DATA_IN_D_48 };
	WIRE::PEinterface[56].PE_BEAT_OUT = { &PE_BEAT_IN_L_57,&PE_BEAT_IN_U_0,&PE_BEAT_IN_R_63,&PE_BEAT_IN_D_48 };
	WIRE::PEinterface[56].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_56;
	WIRE::PEinterface[56].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_56;
	WIRE::PEinterface[56].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_56,&LSU_PE_BEAT_IN_F_56 };
	WIRE::PEinterface[56].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_56,&LSU_PE_DATA_IN_F_56 };
	WIRE::PEinterface[56].PE_ENABLE_IN = &PE_ENABLE_IN_56;
	WIRE::PEinterface[56].PE_IDLE_OUT = &PE_IDLE_OUT_56;
	WIRE::PEinterface[56].PE_START_IN = &PE_START_IN_56;
	WIRE::PEinterface[56].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_56;

	//pe57
	WIRE::PEinterface[57].PE_DATA_IN = { &PE_DATA_IN_L_57,&PE_DATA_IN_U_57,&PE_DATA_IN_R_57,&PE_DATA_IN_D_57 };
	WIRE::PEinterface[57].PE_BEAT_IN = { &PE_BEAT_IN_L_57,&PE_BEAT_IN_U_57,&PE_BEAT_IN_R_57,&PE_BEAT_IN_D_57 };
	WIRE::PEinterface[57].PE_DATA_OUT = { &PE_DATA_IN_L_58,&PE_DATA_IN_U_1,&PE_DATA_IN_R_56,&PE_DATA_IN_D_49 };
	WIRE::PEinterface[57].PE_BEAT_OUT = { &PE_BEAT_IN_L_58,&PE_BEAT_IN_U_1,&PE_BEAT_IN_R_56,&PE_BEAT_IN_D_49 };
	WIRE::PEinterface[57].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_57;
	WIRE::PEinterface[57].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_57;
	WIRE::PEinterface[57].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_57,&LSU_PE_BEAT_IN_F_57 };
	WIRE::PEinterface[57].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_57,&LSU_PE_DATA_IN_F_57 };
	WIRE::PEinterface[57].PE_ENABLE_IN = &PE_ENABLE_IN_57;
	WIRE::PEinterface[57].PE_IDLE_OUT = &PE_IDLE_OUT_57;
	WIRE::PEinterface[57].PE_START_IN = &PE_START_IN_57;
	WIRE::PEinterface[57].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_57;

	//pe58
	WIRE::PEinterface[58].PE_DATA_IN = { &PE_DATA_IN_L_58,&PE_DATA_IN_U_58,&PE_DATA_IN_R_58,&PE_DATA_IN_D_58 };
	WIRE::PEinterface[58].PE_BEAT_IN = { &PE_BEAT_IN_L_58,&PE_BEAT_IN_U_58,&PE_BEAT_IN_R_58,&PE_BEAT_IN_D_58 };
	WIRE::PEinterface[58].PE_DATA_OUT = { &PE_DATA_IN_L_59,&PE_DATA_IN_U_2,&PE_DATA_IN_R_57,&PE_DATA_IN_D_50 };
	WIRE::PEinterface[58].PE_BEAT_OUT = { &PE_BEAT_IN_L_59,&PE_BEAT_IN_U_2,&PE_BEAT_IN_R_57,&PE_BEAT_IN_D_50 };
	WIRE::PEinterface[58].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_58;
	WIRE::PEinterface[58].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_58;
	WIRE::PEinterface[58].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_58,&LSU_PE_BEAT_IN_F_58 };
	WIRE::PEinterface[58].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_58,&LSU_PE_DATA_IN_F_58 };
	WIRE::PEinterface[58].PE_ENABLE_IN = &PE_ENABLE_IN_58;
	WIRE::PEinterface[58].PE_IDLE_OUT = &PE_IDLE_OUT_58;
	WIRE::PEinterface[58].PE_START_IN = &PE_START_IN_58;
	WIRE::PEinterface[58].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_58;

	//pe59
	WIRE::PEinterface[59].PE_DATA_IN = { &PE_DATA_IN_L_59,&PE_DATA_IN_U_59,&PE_DATA_IN_R_59,&PE_DATA_IN_D_59 };
	WIRE::PEinterface[59].PE_BEAT_IN = { &PE_BEAT_IN_L_59,&PE_BEAT_IN_U_59,&PE_BEAT_IN_R_59,&PE_BEAT_IN_D_59 };
	WIRE::PEinterface[59].PE_DATA_OUT = { &PE_DATA_IN_L_60,&PE_DATA_IN_U_3,&PE_DATA_IN_R_58,&PE_DATA_IN_D_51 };
	WIRE::PEinterface[59].PE_BEAT_OUT = { &PE_BEAT_IN_L_60,&PE_BEAT_IN_U_3,&PE_BEAT_IN_R_58,&PE_BEAT_IN_D_51 };
	WIRE::PEinterface[59].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_59;
	WIRE::PEinterface[59].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_59;
	WIRE::PEinterface[59].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_59,&LSU_PE_BEAT_IN_F_59 };
	WIRE::PEinterface[59].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_59,&LSU_PE_DATA_IN_F_59 };
	WIRE::PEinterface[59].PE_ENABLE_IN = &PE_ENABLE_IN_59;
	WIRE::PEinterface[59].PE_IDLE_OUT = &PE_IDLE_OUT_59;
	WIRE::PEinterface[59].PE_START_IN = &PE_START_IN_59;
	WIRE::PEinterface[59].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_59;

	//pe60
	WIRE::PEinterface[60].PE_DATA_IN = { &PE_DATA_IN_L_60,&PE_DATA_IN_U_60,&PE_DATA_IN_R_60,&PE_DATA_IN_D_60 };
	WIRE::PEinterface[60].PE_BEAT_IN = { &PE_BEAT_IN_L_60,&PE_BEAT_IN_U_60,&PE_BEAT_IN_R_60,&PE_BEAT_IN_D_60 };
	WIRE::PEinterface[60].PE_DATA_OUT = { &PE_DATA_IN_L_61,&PE_DATA_IN_U_4,&PE_DATA_IN_R_59,&PE_DATA_IN_D_52 };
	WIRE::PEinterface[60].PE_BEAT_OUT = { &PE_BEAT_IN_L_61,&PE_BEAT_IN_U_4,&PE_BEAT_IN_R_59,&PE_BEAT_IN_D_52 };
	WIRE::PEinterface[60].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_60;
	WIRE::PEinterface[60].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_60;
	WIRE::PEinterface[60].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_60,&LSU_PE_BEAT_IN_F_60 };
	WIRE::PEinterface[60].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_60,&LSU_PE_DATA_IN_F_60 };
	WIRE::PEinterface[60].PE_ENABLE_IN = &PE_ENABLE_IN_60;
	WIRE::PEinterface[60].PE_IDLE_OUT = &PE_IDLE_OUT_60;
	WIRE::PEinterface[60].PE_START_IN = &PE_START_IN_60;
	WIRE::PEinterface[60].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_60;

	//pe61
	WIRE::PEinterface[61].PE_DATA_IN = { &PE_DATA_IN_L_61,&PE_DATA_IN_U_61,&PE_DATA_IN_R_61,&PE_DATA_IN_D_61 };
	WIRE::PEinterface[61].PE_BEAT_IN = { &PE_BEAT_IN_L_61,&PE_BEAT_IN_U_61,&PE_BEAT_IN_R_61,&PE_BEAT_IN_D_61 };
	WIRE::PEinterface[61].PE_DATA_OUT = { &PE_DATA_IN_L_62,&PE_DATA_IN_U_5,&PE_DATA_IN_R_60,&PE_DATA_IN_D_53 };
	WIRE::PEinterface[61].PE_BEAT_OUT = { &PE_BEAT_IN_L_62,&PE_BEAT_IN_U_5,&PE_BEAT_IN_R_60,&PE_BEAT_IN_D_53 };
	WIRE::PEinterface[61].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_61;
	WIRE::PEinterface[61].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_61;
	WIRE::PEinterface[61].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_61,&LSU_PE_BEAT_IN_F_61 };
	WIRE::PEinterface[61].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_61,&LSU_PE_DATA_IN_F_61 };
	WIRE::PEinterface[61].PE_ENABLE_IN = &PE_ENABLE_IN_61;
	WIRE::PEinterface[61].PE_IDLE_OUT = &PE_IDLE_OUT_61;
	WIRE::PEinterface[61].PE_START_IN = &PE_START_IN_61;
	WIRE::PEinterface[61].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_61;

	//pe62
	WIRE::PEinterface[62].PE_DATA_IN = { &PE_DATA_IN_L_62,&PE_DATA_IN_U_62,&PE_DATA_IN_R_62,&PE_DATA_IN_D_62 };
	WIRE::PEinterface[62].PE_BEAT_IN = { &PE_BEAT_IN_L_62,&PE_BEAT_IN_U_62,&PE_BEAT_IN_R_62,&PE_BEAT_IN_D_62 };
	WIRE::PEinterface[62].PE_DATA_OUT = { &PE_DATA_IN_L_63,&PE_DATA_IN_U_6,&PE_DATA_IN_R_61,&PE_DATA_IN_D_54 };
	WIRE::PEinterface[62].PE_BEAT_OUT = { &PE_BEAT_IN_L_63,&PE_BEAT_IN_U_6,&PE_BEAT_IN_R_61,&PE_BEAT_IN_D_54 };
	WIRE::PEinterface[62].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_62;
	WIRE::PEinterface[62].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_62;
	WIRE::PEinterface[62].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_62,&LSU_PE_BEAT_IN_F_62 };
	WIRE::PEinterface[62].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_62,&LSU_PE_DATA_IN_F_62 };
	WIRE::PEinterface[62].PE_ENABLE_IN = &PE_ENABLE_IN_62;
	WIRE::PEinterface[62].PE_IDLE_OUT = &PE_IDLE_OUT_62;
	WIRE::PEinterface[62].PE_START_IN = &PE_START_IN_62;
	WIRE::PEinterface[62].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_62;

	//pe63
	WIRE::PEinterface[63].PE_DATA_IN = { &PE_DATA_IN_L_63,&PE_DATA_IN_U_63,&PE_DATA_IN_R_63,&PE_DATA_IN_D_63 };
	WIRE::PEinterface[63].PE_BEAT_IN = { &PE_BEAT_IN_L_63,&PE_BEAT_IN_U_63,&PE_BEAT_IN_R_63,&PE_BEAT_IN_D_63 };
	WIRE::PEinterface[63].PE_DATA_OUT = { &PE_DATA_IN_L_56,&PE_DATA_IN_U_7,&PE_DATA_IN_R_62,&PE_DATA_IN_D_55 };
	WIRE::PEinterface[63].PE_BEAT_OUT = { &PE_BEAT_IN_L_56,&PE_BEAT_IN_U_7,&PE_BEAT_IN_R_62,&PE_BEAT_IN_D_55 };
	WIRE::PEinterface[63].PE_LSU_BEAT_OUT = &PE_LSU_BEAT_OUT_63;
	WIRE::PEinterface[63].PE_LSU_DATA_OUT = &PE_LSU_DATA_OUT_63;
	WIRE::PEinterface[63].LSU_PE_BEAT_IN = { &LSU_PE_BEAT_IN_W_63,&LSU_PE_BEAT_IN_F_63 };
	WIRE::PEinterface[63].LSU_PE_DATA_IN = { &LSU_PE_DATA_IN_W_63,&LSU_PE_DATA_IN_F_63 };
	WIRE::PEinterface[63].PE_ENABLE_IN = &PE_ENABLE_IN_63;
	WIRE::PEinterface[63].PE_IDLE_OUT = &PE_IDLE_OUT_63;
	WIRE::PEinterface[63].PE_START_IN = &PE_START_IN_63;
	WIRE::PEinterface[63].PE_CSPM_IDLE_OUT = &PE_CSPM_IDLE_OUT_63;

    ////load_f0
    //load_f0.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_0;
    //load_f0.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_0;
    //load_f0.INDEX = 0;
    //load_f0.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_0;
    //load_f0.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_0;
    //load_f0.LSU_START_IN = &LOAD_START_IN_F_0;
    //load_f0.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_0;

    ////load_f1
    //load_f1.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_8;
    //load_f1.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_8;
    //load_f1.INDEX = 1;
    //load_f1.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_1;
    //load_f1.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_1;
    //load_f1.LSU_START_IN = &LOAD_START_IN_F_1;
    //load_f1.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_1;

    ////load_f2
    //load_f2.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_16;
    //load_f2.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_16;
    //load_f2.INDEX = 2;
    //load_f2.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_2;
    //load_f2.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_2;
    //load_f2.LSU_START_IN = &LOAD_START_IN_F_2;
    //load_f2.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_2;

    ////load_f3
    //load_f3.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_24;
    //load_f3.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_24;
    //load_f3.INDEX = 3;
    //load_f3.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_3;
    //load_f3.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_3;
    //load_f3.LSU_START_IN = &LOAD_START_IN_F_3;
    //load_f3.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_3;

    ////load_f4
    //load_f4.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_32;
    //load_f4.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_32;
    //load_f4.INDEX = 4;
    //load_f4.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_4;
    //load_f4.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_4;
    //load_f4.LSU_START_IN = &LOAD_START_IN_F_4;
    //load_f4.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_4;

    ////load_f5
    //load_f5.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_40;
    //load_f5.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_40;
    //load_f5.INDEX = 5;
    //load_f5.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_5;
    //load_f5.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_5;
    //load_f5.LSU_START_IN = &LOAD_START_IN_F_5;
    //load_f5.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_5;

    ////load_f6
    //load_f6.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_48;
    //load_f6.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_48;
    //load_f6.INDEX = 6;
    //load_f6.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_6;
    //load_f6.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_6;
    //load_f6.LSU_START_IN = &LOAD_START_IN_F_6;
    //load_f6.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_6;

    ////load_f7
    //load_f7.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_F_56;
    //load_f7.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_F_56;
    //load_f7.INDEX = 7;
    //load_f7.LSU_ENABLE_IN = &LOAD_ENABLE_IN_F_7;
    //load_f7.LSU_IDLE_OUT = &LOAD_IDLE_OUT_F_7;
    //load_f7.LSU_START_IN = &LOAD_START_IN_F_7;
    //load_f7.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_F_7;



    ////load_w0
    //load_w0.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_0;
    //load_w0.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_0;
    //load_w0.INDEX = 8;
    //load_w0.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_0;
    //load_w0.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_0;
    //load_w0.LSU_START_IN = &LOAD_START_IN_W_0;
    //load_w0.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_0;

    ////load_w1
    //load_w1.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_1;
    //load_w1.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_1;
    //load_w1.INDEX = 9;
    //load_w1.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_1;
    //load_w1.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_1;
    //load_w1.LSU_START_IN = &LOAD_START_IN_W_1;
    //load_w1.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_1;

    ////load_w2
    //load_w2.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_2;
    //load_w2.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_2;
    //load_w2.INDEX = 10;
    //load_w2.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_2;
    //load_w2.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_2;
    //load_w2.LSU_START_IN = &LOAD_START_IN_W_2;
    //load_w2.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_2;

    ////load_w3
    //load_w3.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_3;
    //load_w3.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_3;
    //load_w3.INDEX = 11;
    //load_w3.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_3;
    //load_w3.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_3;
    //load_w3.LSU_START_IN = &LOAD_START_IN_W_3;
    //load_w3.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_3;

    ////load_w4
    //load_w4.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_4;
    //load_w4.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_4;
    //load_w4.INDEX = 12;
    //load_w4.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_4;
    //load_w4.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_4;
    //load_w4.LSU_START_IN = &LOAD_START_IN_W_4;
    //load_w4.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_4;

    ////load_w5
    //load_w5.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_5;
    //load_w5.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_5;
    //load_w5.INDEX = 13;
    //load_w5.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_5;
    //load_w5.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_5;
    //load_w5.LSU_START_IN = &LOAD_START_IN_W_5;
    //load_w5.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_5;

    ////load_w6
    //load_w6.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_6;
    //load_w6.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_6;
    //load_w6.INDEX = 14;
    //load_w6.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_6;
    //load_w6.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_6;
    //load_w6.LSU_START_IN = &LOAD_START_IN_W_6;
    //load_w6.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_6;

    ////load_w7
    //load_w7.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_7;
    //load_w7.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_7;
    //load_w7.INDEX = 15;
    //load_w7.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_7;
    //load_w7.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_7;
    //load_w7.LSU_START_IN = &LOAD_START_IN_W_7;
    //load_w7.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_7;

    ////load_w8
    //load_w8.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_8;
    //load_w8.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_8;
    //load_w8.INDEX = 16;
    //load_w8.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_8;
    //load_w8.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_8;
    //load_w8.LSU_START_IN = &LOAD_START_IN_W_8;
    //load_w8.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_8;

    ////load_w9
    //load_w9.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_9;
    //load_w9.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_9;
    //load_w9.INDEX = 17;
    //load_w9.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_9;
    //load_w9.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_9;
    //load_w9.LSU_START_IN = &LOAD_START_IN_W_9;
    //load_w9.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_9;

    ////load_w10
    //load_w10.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_10;
    //load_w10.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_10;
    //load_w10.INDEX = 18;
    //load_w10.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_10;
    //load_w10.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_10;
    //load_w10.LSU_START_IN = &LOAD_START_IN_W_10;
    //load_w10.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_10;

    ////load_w11
    //load_w11.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_11;
    //load_w11.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_11;
    //load_w11.INDEX = 19;
    //load_w11.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_11;
    //load_w11.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_11;
    //load_w11.LSU_START_IN = &LOAD_START_IN_W_11;
    //load_w11.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_11;

    ////load_w12
    //load_w12.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_12;
    //load_w12.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_12;
    //load_w12.INDEX = 20;
    //load_w12.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_12;
    //load_w12.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_12;
    //load_w12.LSU_START_IN = &LOAD_START_IN_W_12;
    //load_w12.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_12;

    ////load_w13
    //load_w13.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_13;
    //load_w13.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_13;
    //load_w13.INDEX = 21;
    //load_w13.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_13;
    //load_w13.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_13;
    //load_w13.LSU_START_IN = &LOAD_START_IN_W_13;
    //load_w13.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_13;

    ////load_w14
    //load_w14.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_14;
    //load_w14.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_14;
    //load_w14.INDEX = 22;
    //load_w14.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_14;
    //load_w14.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_14;
    //load_w14.LSU_START_IN = &LOAD_START_IN_W_14;
    //load_w14.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_14;

    ////load_w15
    //load_w15.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_15;
    //load_w15.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_15;
    //load_w15.INDEX = 23;
    //load_w15.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_15;
    //load_w15.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_15;
    //load_w15.LSU_START_IN = &LOAD_START_IN_W_15;
    //load_w15.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_15;

    ////load_w16
    //load_w16.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_16;
    //load_w16.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_16;
    //load_w16.INDEX = 24;
    //load_w16.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_16;
    //load_w16.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_16;
    //load_w16.LSU_START_IN = &LOAD_START_IN_W_16;
    //load_w16.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_16;

    ////load_w17
    //load_w17.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_17;
    //load_w17.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_17;
    //load_w17.INDEX = 25;
    //load_w17.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_17;
    //load_w17.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_17;
    //load_w17.LSU_START_IN = &LOAD_START_IN_W_17;
    //load_w17.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_17;

    ////load_w18
    //load_w18.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_18;
    //load_w18.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_18;
    //load_w18.INDEX = 26;
    //load_w18.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_18;
    //load_w18.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_18;
    //load_w18.LSU_START_IN = &LOAD_START_IN_W_18;
    //load_w18.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_18;

    ////load_w19
    //load_w19.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_19;
    //load_w19.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_19;
    //load_w19.INDEX = 27;
    //load_w19.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_19;
    //load_w19.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_19;
    //load_w19.LSU_START_IN = &LOAD_START_IN_W_19;
    //load_w19.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_19;

    ////load_w20
    //load_w20.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_20;
    //load_w20.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_20;
    //load_w20.INDEX = 28;
    //load_w20.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_20;
    //load_w20.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_20;
    //load_w20.LSU_START_IN = &LOAD_START_IN_W_20;
    //load_w20.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_20;

    ////load_w21
    //load_w21.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_21;
    //load_w21.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_21;
    //load_w21.INDEX = 29;
    //load_w21.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_21;
    //load_w21.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_21;
    //load_w21.LSU_START_IN = &LOAD_START_IN_W_21;
    //load_w21.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_21;

    ////load_w22
    //load_w22.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_22;
    //load_w22.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_22;
    //load_w22.INDEX = 30;
    //load_w22.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_22;
    //load_w22.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_22;
    //load_w22.LSU_START_IN = &LOAD_START_IN_W_22;
    //load_w22.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_22;

    ////load_w23
    //load_w23.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_23;
    //load_w23.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_23;
    //load_w23.INDEX = 31;
    //load_w23.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_23;
    //load_w23.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_23;
    //load_w23.LSU_START_IN = &LOAD_START_IN_W_23;
    //load_w23.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_23;

    ////load_w24
    //load_w24.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_24;
    //load_w24.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_24;
    //load_w24.INDEX = 32;
    //load_w24.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_24;
    //load_w24.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_24;
    //load_w24.LSU_START_IN = &LOAD_START_IN_W_24;
    //load_w24.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_24;

    ////load_w25
    //load_w25.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_25;
    //load_w25.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_25;
    //load_w25.INDEX = 33;
    //load_w25.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_25;
    //load_w25.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_25;
    //load_w25.LSU_START_IN = &LOAD_START_IN_W_25;
    //load_w25.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_25;

    ////load_w26
    //load_w26.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_26;
    //load_w26.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_26;
    //load_w26.INDEX = 34;
    //load_w26.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_26;
    //load_w26.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_26;
    //load_w26.LSU_START_IN = &LOAD_START_IN_W_26;
    //load_w26.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_26;

    ////load_w27
    //load_w27.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_27;
    //load_w27.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_27;
    //load_w27.INDEX = 35;
    //load_w27.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_27;
    //load_w27.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_27;
    //load_w27.LSU_START_IN = &LOAD_START_IN_W_27;
    //load_w27.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_27;

    ////load_w28
    //load_w28.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_28;
    //load_w28.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_28;
    //load_w28.INDEX = 36;
    //load_w28.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_28;
    //load_w28.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_28;
    //load_w28.LSU_START_IN = &LOAD_START_IN_W_28;
    //load_w28.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_28;

    ////load_w29
    //load_w29.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_29;
    //load_w29.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_29;
    //load_w29.INDEX = 37;
    //load_w29.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_29;
    //load_w29.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_29;
    //load_w29.LSU_START_IN = &LOAD_START_IN_W_29;
    //load_w29.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_29;

    ////load_w30
    //load_w30.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_30;
    //load_w30.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_30;
    //load_w30.INDEX = 38;
    //load_w30.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_30;
    //load_w30.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_30;
    //load_w30.LSU_START_IN = &LOAD_START_IN_W_30;
    //load_w30.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_30;

    ////load_w31
    //load_w31.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_31;
    //load_w31.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_31;
    //load_w31.INDEX = 39;
    //load_w31.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_31;
    //load_w31.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_31;
    //load_w31.LSU_START_IN = &LOAD_START_IN_W_31;
    //load_w31.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_31;

    ////load_w32
    //load_w32.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_32;
    //load_w32.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_32;
    //load_w32.INDEX = 40;
    //load_w32.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_32;
    //load_w32.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_32;
    //load_w32.LSU_START_IN = &LOAD_START_IN_W_32;
    //load_w32.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_32;

    ////load_w33
    //load_w33.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_33;
    //load_w33.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_33;
    //load_w33.INDEX = 41;
    //load_w33.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_33;
    //load_w33.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_33;
    //load_w33.LSU_START_IN = &LOAD_START_IN_W_33;
    //load_w33.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_33;

    ////load_w34
    //load_w34.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_34;
    //load_w34.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_34;
    //load_w34.INDEX = 42;
    //load_w34.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_34;
    //load_w34.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_34;
    //load_w34.LSU_START_IN = &LOAD_START_IN_W_34;
    //load_w34.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_34;

    ////load_w35
    //load_w35.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_35;
    //load_w35.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_35;
    //load_w35.INDEX = 43;
    //load_w35.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_35;
    //load_w35.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_35;
    //load_w35.LSU_START_IN = &LOAD_START_IN_W_35;
    //load_w35.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_35;

    ////load_w36
    //load_w36.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_36;
    //load_w36.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_36;
    //load_w36.INDEX = 44;
    //load_w36.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_36;
    //load_w36.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_36;
    //load_w36.LSU_START_IN = &LOAD_START_IN_W_36;
    //load_w36.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_36;

    ////load_w37
    //load_w37.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_37;
    //load_w37.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_37;
    //load_w37.INDEX = 45;
    //load_w37.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_37;
    //load_w37.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_37;
    //load_w37.LSU_START_IN = &LOAD_START_IN_W_37;
    //load_w37.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_37;

    ////load_w38
    //load_w38.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_38;
    //load_w38.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_38;
    //load_w38.INDEX = 46;
    //load_w38.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_38;
    //load_w38.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_38;
    //load_w38.LSU_START_IN = &LOAD_START_IN_W_38;
    //load_w38.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_38;

    ////load_w39
    //load_w39.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_39;
    //load_w39.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_39;
    //load_w39.INDEX = 47;
    //load_w39.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_39;
    //load_w39.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_39;
    //load_w39.LSU_START_IN = &LOAD_START_IN_W_39;
    //load_w39.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_39;

    ////load_w40
    //load_w40.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_40;
    //load_w40.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_40;
    //load_w40.INDEX = 48;
    //load_w40.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_40;
    //load_w40.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_40;
    //load_w40.LSU_START_IN = &LOAD_START_IN_W_40;
    //load_w40.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_40;

    ////load_w41
    //load_w41.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_41;
    //load_w41.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_41;
    //load_w41.INDEX = 49;
    //load_w41.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_41;
    //load_w41.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_41;
    //load_w41.LSU_START_IN = &LOAD_START_IN_W_41;
    //load_w41.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_41;

    ////load_w42
    //load_w42.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_42;
    //load_w42.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_42;
    //load_w42.INDEX = 50;
    //load_w42.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_42;
    //load_w42.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_42;
    //load_w42.LSU_START_IN = &LOAD_START_IN_W_42;
    //load_w42.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_42;

    ////load_w43
    //load_w43.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_43;
    //load_w43.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_43;
    //load_w43.INDEX = 51;
    //load_w43.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_43;
    //load_w43.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_43;
    //load_w43.LSU_START_IN = &LOAD_START_IN_W_43;
    //load_w43.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_43;

    ////load_w44
    //load_w44.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_44;
    //load_w44.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_44;
    //load_w44.INDEX = 52;
    //load_w44.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_44;
    //load_w44.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_44;
    //load_w44.LSU_START_IN = &LOAD_START_IN_W_44;
    //load_w44.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_44;

    ////load_w45
    //load_w45.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_45;
    //load_w45.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_45;
    //load_w45.INDEX = 53;
    //load_w45.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_45;
    //load_w45.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_45;
    //load_w45.LSU_START_IN = &LOAD_START_IN_W_45;
    //load_w45.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_45;

    ////load_w46
    //load_w46.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_46;
    //load_w46.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_46;
    //load_w46.INDEX = 54;
    //load_w46.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_46;
    //load_w46.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_46;
    //load_w46.LSU_START_IN = &LOAD_START_IN_W_46;
    //load_w46.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_46;

    ////load_w47
    //load_w47.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_47;
    //load_w47.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_47;
    //load_w47.INDEX = 55;
    //load_w47.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_47;
    //load_w47.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_47;
    //load_w47.LSU_START_IN = &LOAD_START_IN_W_47;
    //load_w47.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_47;

    ////load_w48
    //load_w48.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_48;
    //load_w48.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_48;
    //load_w48.INDEX = 56;
    //load_w48.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_48;
    //load_w48.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_48;
    //load_w48.LSU_START_IN = &LOAD_START_IN_W_48;
    //load_w48.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_48;

    ////load_w49
    //load_w49.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_49;
    //load_w49.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_49;
    //load_w49.INDEX = 57;
    //load_w49.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_49;
    //load_w49.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_49;
    //load_w49.LSU_START_IN = &LOAD_START_IN_W_49;
    //load_w49.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_49;

    ////load_w50
    //load_w50.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_50;
    //load_w50.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_50;
    //load_w50.INDEX = 58;
    //load_w50.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_50;
    //load_w50.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_50;
    //load_w50.LSU_START_IN = &LOAD_START_IN_W_50;
    //load_w50.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_50;

    ////load_w51
    //load_w51.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_51;
    //load_w51.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_51;
    //load_w51.INDEX = 59;
    //load_w51.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_51;
    //load_w51.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_51;
    //load_w51.LSU_START_IN = &LOAD_START_IN_W_51;
    //load_w51.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_51;

    ////load_w52
    //load_w52.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_52;
    //load_w52.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_52;
    //load_w52.INDEX = 60;
    //load_w52.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_52;
    //load_w52.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_52;
    //load_w52.LSU_START_IN = &LOAD_START_IN_W_52;
    //load_w52.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_52;

    ////load_w53
    //load_w53.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_53;
    //load_w53.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_53;
    //load_w53.INDEX = 61;
    //load_w53.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_53;
    //load_w53.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_53;
    //load_w53.LSU_START_IN = &LOAD_START_IN_W_53;
    //load_w53.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_53;

    ////load_w54
    //load_w54.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_54;
    //load_w54.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_54;
    //load_w54.INDEX = 62;
    //load_w54.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_54;
    //load_w54.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_54;
    //load_w54.LSU_START_IN = &LOAD_START_IN_W_54;
    //load_w54.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_54;

    ////load_w55
    //load_w55.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_55;
    //load_w55.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_55;
    //load_w55.INDEX = 63;
    //load_w55.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_55;
    //load_w55.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_55;
    //load_w55.LSU_START_IN = &LOAD_START_IN_W_55;
    //load_w55.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_55;

    ////load_w56
    //load_w56.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_56;
    //load_w56.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_56;
    //load_w56.INDEX = 64;
    //load_w56.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_56;
    //load_w56.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_56;
    //load_w56.LSU_START_IN = &LOAD_START_IN_W_56;
    //load_w56.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_56;

    ////load_w57
    //load_w57.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_57;
    //load_w57.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_57;
    //load_w57.INDEX = 65;
    //load_w57.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_57;
    //load_w57.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_57;
    //load_w57.LSU_START_IN = &LOAD_START_IN_W_57;
    //load_w57.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_57;

    ////load_w58
    //load_w58.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_58;
    //load_w58.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_58;
    //load_w58.INDEX = 66;
    //load_w58.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_58;
    //load_w58.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_58;
    //load_w58.LSU_START_IN = &LOAD_START_IN_W_58;
    //load_w58.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_58;

    ////load_w59
    //load_w59.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_59;
    //load_w59.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_59;
    //load_w59.INDEX = 67;
    //load_w59.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_59;
    //load_w59.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_59;
    //load_w59.LSU_START_IN = &LOAD_START_IN_W_59;
    //load_w59.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_59;

    ////load_w60
    //load_w60.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_60;
    //load_w60.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_60;
    //load_w60.INDEX = 68;
    //load_w60.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_60;
    //load_w60.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_60;
    //load_w60.LSU_START_IN = &LOAD_START_IN_W_60;
    //load_w60.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_60;

    ////load_w61
    //load_w61.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_61;
    //load_w61.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_61;
    //load_w61.INDEX = 69;
    //load_w61.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_61;
    //load_w61.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_61;
    //load_w61.LSU_START_IN = &LOAD_START_IN_W_61;
    //load_w61.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_61;

    ////load_w62
    //load_w62.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_62;
    //load_w62.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_62;
    //load_w62.INDEX = 70;
    //load_w62.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_62;
    //load_w62.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_62;
    //load_w62.LSU_START_IN = &LOAD_START_IN_W_62;
    //load_w62.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_62;

    ////load_w63
    //load_w63.LSU_PE_DATA_OUT = &LSU_PE_DATA_IN_W_63;
    //load_w63.LSU_PE_BEAT_OUT = &LSU_PE_BEAT_IN_W_63;
    //load_w63.INDEX = 71;
    //load_w63.LSU_ENABLE_IN = &LOAD_ENABLE_IN_W_63;
    //load_w63.LSU_IDLE_OUT = &LOAD_IDLE_OUT_W_63;
    //load_w63.LSU_START_IN = &LOAD_START_IN_W_63;
    //load_w63.LSU_CSPM_IDLE_OUT = &LOAD_CSPM_IDLE_OUT_W_63;

    ////store_f0
    //store_f0.PE_DATA_IN = &PE_LSU_DATA_OUT_7;
    //store_f0.PE_BEAT_IN = &PE_LSU_BEAT_OUT_7;
    //store_f0.INDEX = 72;
    //store_f0.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_0;
    //store_f0.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_0;
    //store_f0.LSU_START_IN = &STORE_START_IN_F_0;
    //store_f0.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_0;

    ////store_f1
    //store_f1.PE_DATA_IN = &PE_LSU_DATA_OUT_15;
    //store_f1.PE_BEAT_IN = &PE_LSU_BEAT_OUT_15;
    //store_f1.INDEX = 73;
    //store_f1.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_1;
    //store_f1.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_1;
    //store_f1.LSU_START_IN = &STORE_START_IN_F_1;
    //store_f1.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_1;

    ////store_f2
    //store_f2.PE_DATA_IN = &PE_LSU_DATA_OUT_23;
    //store_f2.PE_BEAT_IN = &PE_LSU_BEAT_OUT_23;
    //store_f2.INDEX = 74;
    //store_f2.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_2;
    //store_f2.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_2;
    //store_f2.LSU_START_IN = &STORE_START_IN_F_2;
    //store_f2.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_2;

    ////store_f3
    //store_f3.PE_DATA_IN = &PE_LSU_DATA_OUT_31;
    //store_f3.PE_BEAT_IN = &PE_LSU_BEAT_OUT_31;
    //store_f3.INDEX = 75;
    //store_f3.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_3;
    //store_f3.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_3;
    //store_f3.LSU_START_IN = &STORE_START_IN_F_3;
    //store_f3.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_3;

    ////store_f4
    //store_f4.PE_DATA_IN = &PE_LSU_DATA_OUT_39;
    //store_f4.PE_BEAT_IN = &PE_LSU_BEAT_OUT_39;
    //store_f4.INDEX = 76;
    //store_f4.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_4;
    //store_f4.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_4;
    //store_f4.LSU_START_IN = &STORE_START_IN_F_4;
    //store_f4.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_4;

    ////store_f5
    //store_f5.PE_DATA_IN = &PE_LSU_DATA_OUT_47;
    //store_f5.PE_BEAT_IN = &PE_LSU_BEAT_OUT_47;
    //store_f5.INDEX = 77;
    //store_f5.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_5;
    //store_f5.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_5;
    //store_f5.LSU_START_IN = &STORE_START_IN_F_5;
    //store_f5.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_5;

    ////store_f6
    //store_f6.PE_DATA_IN = &PE_LSU_DATA_OUT_55;
    //store_f6.PE_BEAT_IN = &PE_LSU_BEAT_OUT_55;
    //store_f6.INDEX = 78;
    //store_f6.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_6;
    //store_f6.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_6;
    //store_f6.LSU_START_IN = &STORE_START_IN_F_6;
    //store_f6.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_6;

    ////store_f7
    //store_f7.PE_DATA_IN = &PE_LSU_DATA_OUT_63;
    //store_f7.PE_BEAT_IN = &PE_LSU_BEAT_OUT_63;
    //store_f7.INDEX = 79;
    //store_f7.LSU_ENABLE_IN = &STORE_ENABLE_IN_F_7;
    //store_f7.LSU_IDLE_OUT = &STORE_IDLE_OUT_F_7;
    //store_f7.LSU_START_IN = &STORE_START_IN_F_7;
    //store_f7.LSU_CSPM_IDLE_OUT = &STORE_CSPM_IDLE_OUT_F_7;
	return;
};
void WIRE::WIRE_reset() {
	//PE0
	PE_DATA_IN_L_0 = 0;
	PE_DATA_IN_U_0 = 0;
	PE_BEAT_IN_L_0 = IDLE;
	PE_BEAT_IN_U_0 = IDLE;
	PE_LSU_BEAT_OUT_0 = IDLE;
	PE_LSU_DATA_OUT_0 = 0;
	LSU_PE_BEAT_IN_W_0 = IDLE;
	LSU_PE_BEAT_IN_F_0 = IDLE;
	LSU_PE_DATA_IN_W_0 = 0;
	LSU_PE_DATA_IN_F_0 = 0;
	PE_ENABLE_IN_0 = 0;
	PE_IDLE_OUT_0 = 1;
	PE_START_IN_0 = 0;
	PE_CSPM_IDLE_OUT_0 = 1;

	//PE1
	PE_DATA_IN_L_1 = 0;
	PE_DATA_IN_U_1 = 0;
	PE_BEAT_IN_L_1 = IDLE;
	PE_BEAT_IN_U_1 = IDLE;
	PE_LSU_BEAT_OUT_1 = IDLE;
	PE_LSU_DATA_OUT_1 = 0;
	LSU_PE_BEAT_IN_W_1 = IDLE;
	LSU_PE_BEAT_IN_F_1 = IDLE;
	LSU_PE_DATA_IN_W_1 = 0;
	LSU_PE_DATA_IN_F_1 = 0;
	PE_ENABLE_IN_1 = 0;
	PE_IDLE_OUT_1 = 1;
	PE_START_IN_1 = 0;
	PE_CSPM_IDLE_OUT_1 = 1;

	//PE2
	PE_DATA_IN_L_2 = 0;
	PE_DATA_IN_U_2 = 0;
	PE_BEAT_IN_L_2 = IDLE;
	PE_BEAT_IN_U_2 = IDLE;
	PE_LSU_BEAT_OUT_2 = IDLE;
	PE_LSU_DATA_OUT_2 = 0;
	LSU_PE_BEAT_IN_W_2 = IDLE;
	LSU_PE_BEAT_IN_F_2 = IDLE;
	LSU_PE_DATA_IN_W_2 = 0;
	LSU_PE_DATA_IN_F_2 = 0;
	PE_ENABLE_IN_2 = 0;
	PE_IDLE_OUT_2 = 1;
	PE_START_IN_2 = 0;
	PE_CSPM_IDLE_OUT_2 = 1;

	//PE3
	PE_DATA_IN_L_3 = 0;
	PE_DATA_IN_U_3 = 0;
	PE_BEAT_IN_L_3 = IDLE;
	PE_BEAT_IN_U_3 = IDLE;
	PE_LSU_BEAT_OUT_3 = IDLE;
	PE_LSU_DATA_OUT_3 = 0;
	LSU_PE_BEAT_IN_W_3 = IDLE;
	LSU_PE_BEAT_IN_F_3 = IDLE;
	LSU_PE_DATA_IN_W_3 = 0;
	LSU_PE_DATA_IN_F_3 = 0;
	PE_ENABLE_IN_3 = 0;
	PE_IDLE_OUT_3 = 1;
	PE_START_IN_3 = 0;
	PE_CSPM_IDLE_OUT_3 = 1;

	//PE4
	PE_DATA_IN_L_4 = 0;
	PE_DATA_IN_U_4 = 0;
	PE_BEAT_IN_L_4 = IDLE;
	PE_BEAT_IN_U_4 = IDLE;
	PE_LSU_BEAT_OUT_4 = IDLE;
	PE_LSU_DATA_OUT_4 = 0;
	LSU_PE_BEAT_IN_W_4 = IDLE;
	LSU_PE_BEAT_IN_F_4 = IDLE;
	LSU_PE_DATA_IN_W_4 = 0;
	LSU_PE_DATA_IN_F_4 = 0;
	PE_ENABLE_IN_4 = 0;
	PE_IDLE_OUT_4 = 1;
	PE_START_IN_4 = 0;
	PE_CSPM_IDLE_OUT_4 = 1;

	//PE5
	PE_DATA_IN_L_5 = 0;
	PE_DATA_IN_U_5 = 0;
	PE_BEAT_IN_L_5 = IDLE;
	PE_BEAT_IN_U_5 = IDLE;
	PE_LSU_BEAT_OUT_5 = IDLE;
	PE_LSU_DATA_OUT_5 = 0;
	LSU_PE_BEAT_IN_W_5 = IDLE;
	LSU_PE_BEAT_IN_F_5 = IDLE;
	LSU_PE_DATA_IN_W_5 = 0;
	LSU_PE_DATA_IN_F_5 = 0;
	PE_ENABLE_IN_5 = 0;
	PE_IDLE_OUT_5 = 1;
	PE_START_IN_5 = 0;
	PE_CSPM_IDLE_OUT_5 = 1;

	//PE6
	PE_DATA_IN_L_6 = 0;
	PE_DATA_IN_U_6 = 0;
	PE_BEAT_IN_L_6 = IDLE;
	PE_BEAT_IN_U_6 = IDLE;
	PE_LSU_BEAT_OUT_6 = IDLE;
	PE_LSU_DATA_OUT_6 = 0;
	LSU_PE_BEAT_IN_W_6 = IDLE;
	LSU_PE_BEAT_IN_F_6 = IDLE;
	LSU_PE_DATA_IN_W_6 = 0;
	LSU_PE_DATA_IN_F_6 = 0;
	PE_ENABLE_IN_6 = 0;
	PE_IDLE_OUT_6 = 1;
	PE_START_IN_6 = 0;
	PE_CSPM_IDLE_OUT_6 = 1;

	//PE7
	PE_DATA_IN_L_7 = 0;
	PE_DATA_IN_U_7 = 0;
	PE_BEAT_IN_L_7 = IDLE;
	PE_BEAT_IN_U_7 = IDLE;
	PE_LSU_BEAT_OUT_7 = IDLE;
	PE_LSU_DATA_OUT_7 = 0;
	LSU_PE_BEAT_IN_W_7 = IDLE;
	LSU_PE_BEAT_IN_F_7 = IDLE;
	LSU_PE_DATA_IN_W_7 = 0;
	LSU_PE_DATA_IN_F_7 = 0;
	PE_ENABLE_IN_7 = 0;
	PE_IDLE_OUT_7 = 1;
	PE_START_IN_7 = 0;
	PE_CSPM_IDLE_OUT_7 = 1;

	//PE8
	PE_DATA_IN_L_8 = 0;
	PE_DATA_IN_U_8 = 0;
	PE_BEAT_IN_L_8 = IDLE;
	PE_BEAT_IN_U_8 = IDLE;
	PE_LSU_BEAT_OUT_8 = IDLE;
	PE_LSU_DATA_OUT_8 = 0;
	LSU_PE_BEAT_IN_W_8 = IDLE;
	LSU_PE_BEAT_IN_F_8 = IDLE;
	LSU_PE_DATA_IN_W_8 = 0;
	LSU_PE_DATA_IN_F_8 = 0;
	PE_ENABLE_IN_8 = 0;
	PE_IDLE_OUT_8 = 1;
	PE_START_IN_8 = 0;
	PE_CSPM_IDLE_OUT_8 = 1;

	//PE9
	PE_DATA_IN_L_9 = 0;
	PE_DATA_IN_U_9 = 0;
	PE_BEAT_IN_L_9 = IDLE;
	PE_BEAT_IN_U_9 = IDLE;
	PE_LSU_BEAT_OUT_9 = IDLE;
	PE_LSU_DATA_OUT_9 = 0;
	LSU_PE_BEAT_IN_W_9 = IDLE;
	LSU_PE_BEAT_IN_F_9 = IDLE;
	LSU_PE_DATA_IN_W_9 = 0;
	LSU_PE_DATA_IN_F_9 = 0;
	PE_ENABLE_IN_9 = 0;
	PE_IDLE_OUT_9 = 1;
	PE_START_IN_9 = 0;
	PE_CSPM_IDLE_OUT_9 = 1;

	//PE10
	PE_DATA_IN_L_10 = 0;
	PE_DATA_IN_U_10 = 0;
	PE_BEAT_IN_L_10 = IDLE;
	PE_BEAT_IN_U_10 = IDLE;
	PE_LSU_BEAT_OUT_10 = IDLE;
	PE_LSU_DATA_OUT_10 = 0;
	LSU_PE_BEAT_IN_W_10 = IDLE;
	LSU_PE_BEAT_IN_F_10 = IDLE;
	LSU_PE_DATA_IN_W_10 = 0;
	LSU_PE_DATA_IN_F_10 = 0;
	PE_ENABLE_IN_10 = 0;
	PE_IDLE_OUT_10 = 1;
	PE_START_IN_10 = 0;
	PE_CSPM_IDLE_OUT_10 = 1;

	//PE11
	PE_DATA_IN_L_11 = 0;
	PE_DATA_IN_U_11 = 0;
	PE_BEAT_IN_L_11 = IDLE;
	PE_BEAT_IN_U_11 = IDLE;
	PE_LSU_BEAT_OUT_11 = IDLE;
	PE_LSU_DATA_OUT_11 = 0;
	LSU_PE_BEAT_IN_W_11 = IDLE;
	LSU_PE_BEAT_IN_F_11 = IDLE;
	LSU_PE_DATA_IN_W_11 = 0;
	LSU_PE_DATA_IN_F_11 = 0;
	PE_ENABLE_IN_11 = 0;
	PE_IDLE_OUT_11 = 1;
	PE_START_IN_11 = 0;
	PE_CSPM_IDLE_OUT_11 = 1;

	//PE12
	PE_DATA_IN_L_12 = 0;
	PE_DATA_IN_U_12 = 0;
	PE_BEAT_IN_L_12 = IDLE;
	PE_BEAT_IN_U_12 = IDLE;
	PE_LSU_BEAT_OUT_12 = IDLE;
	PE_LSU_DATA_OUT_12 = 0;
	LSU_PE_BEAT_IN_W_12 = IDLE;
	LSU_PE_BEAT_IN_F_12 = IDLE;
	LSU_PE_DATA_IN_W_12 = 0;
	LSU_PE_DATA_IN_F_12 = 0;
	PE_ENABLE_IN_12 = 0;
	PE_IDLE_OUT_12 = 1;
	PE_START_IN_12 = 0;
	PE_CSPM_IDLE_OUT_12 = 1;

	//PE13
	PE_DATA_IN_L_13 = 0;
	PE_DATA_IN_U_13 = 0;
	PE_BEAT_IN_L_13 = IDLE;
	PE_BEAT_IN_U_13 = IDLE;
	PE_LSU_BEAT_OUT_13 = IDLE;
	PE_LSU_DATA_OUT_13 = 0;
	LSU_PE_BEAT_IN_W_13 = IDLE;
	LSU_PE_BEAT_IN_F_13 = IDLE;
	LSU_PE_DATA_IN_W_13 = 0;
	LSU_PE_DATA_IN_F_13 = 0;
	PE_ENABLE_IN_13 = 0;
	PE_IDLE_OUT_13 = 1;
	PE_START_IN_13 = 0;
	PE_CSPM_IDLE_OUT_13 = 1;

	//PE14
	PE_DATA_IN_L_14 = 0;
	PE_DATA_IN_U_14 = 0;
	PE_BEAT_IN_L_14 = IDLE;
	PE_BEAT_IN_U_14 = IDLE;
	PE_LSU_BEAT_OUT_14 = IDLE;
	PE_LSU_DATA_OUT_14 = 0;
	LSU_PE_BEAT_IN_W_14 = IDLE;
	LSU_PE_BEAT_IN_F_14 = IDLE;
	LSU_PE_DATA_IN_W_14 = 0;
	LSU_PE_DATA_IN_F_14 = 0;
	PE_ENABLE_IN_14 = 0;
	PE_IDLE_OUT_14 = 1;
	PE_START_IN_14 = 0;
	PE_CSPM_IDLE_OUT_14 = 1;

	//PE15
	PE_DATA_IN_L_15 = 0;
	PE_DATA_IN_U_15 = 0;
	PE_BEAT_IN_L_15 = IDLE;
	PE_BEAT_IN_U_15 = IDLE;
	PE_LSU_BEAT_OUT_15 = IDLE;
	PE_LSU_DATA_OUT_15 = 0;
	LSU_PE_BEAT_IN_W_15 = IDLE;
	LSU_PE_BEAT_IN_F_15 = IDLE;
	LSU_PE_DATA_IN_W_15 = 0;
	LSU_PE_DATA_IN_F_15 = 0;
	PE_ENABLE_IN_15 = 0;
	PE_IDLE_OUT_15 = 1;
	PE_START_IN_15 = 0;
	PE_CSPM_IDLE_OUT_15 = 1;

	//PE16
	PE_DATA_IN_L_16 = 0;
	PE_DATA_IN_U_16 = 0;
	PE_BEAT_IN_L_16 = IDLE;
	PE_BEAT_IN_U_16 = IDLE;
	PE_LSU_BEAT_OUT_16 = IDLE;
	PE_LSU_DATA_OUT_16 = 0;
	LSU_PE_BEAT_IN_W_16 = IDLE;
	LSU_PE_BEAT_IN_F_16 = IDLE;
	LSU_PE_DATA_IN_W_16 = 0;
	LSU_PE_DATA_IN_F_16 = 0;
	PE_ENABLE_IN_16 = 0;
	PE_IDLE_OUT_16 = 1;
	PE_START_IN_16 = 0;
	PE_CSPM_IDLE_OUT_16 = 1;

	//PE17
	PE_DATA_IN_L_17 = 0;
	PE_DATA_IN_U_17 = 0;
	PE_BEAT_IN_L_17 = IDLE;
	PE_BEAT_IN_U_17 = IDLE;
	PE_LSU_BEAT_OUT_17 = IDLE;
	PE_LSU_DATA_OUT_17 = 0;
	LSU_PE_BEAT_IN_W_17 = IDLE;
	LSU_PE_BEAT_IN_F_17 = IDLE;
	LSU_PE_DATA_IN_W_17 = 0;
	LSU_PE_DATA_IN_F_17 = 0;
	PE_ENABLE_IN_17 = 0;
	PE_IDLE_OUT_17 = 1;
	PE_START_IN_17 = 0;
	PE_CSPM_IDLE_OUT_17 = 1;

	//PE18
	PE_DATA_IN_L_18 = 0;
	PE_DATA_IN_U_18 = 0;
	PE_BEAT_IN_L_18 = IDLE;
	PE_BEAT_IN_U_18 = IDLE;
	PE_LSU_BEAT_OUT_18 = IDLE;
	PE_LSU_DATA_OUT_18 = 0;
	LSU_PE_BEAT_IN_W_18 = IDLE;
	LSU_PE_BEAT_IN_F_18 = IDLE;
	LSU_PE_DATA_IN_W_18 = 0;
	LSU_PE_DATA_IN_F_18 = 0;
	PE_ENABLE_IN_18 = 0;
	PE_IDLE_OUT_18 = 1;
	PE_START_IN_18 = 0;
	PE_CSPM_IDLE_OUT_18 = 1;

	//PE19
	PE_DATA_IN_L_19 = 0;
	PE_DATA_IN_U_19 = 0;
	PE_BEAT_IN_L_19 = IDLE;
	PE_BEAT_IN_U_19 = IDLE;
	PE_LSU_BEAT_OUT_19 = IDLE;
	PE_LSU_DATA_OUT_19 = 0;
	LSU_PE_BEAT_IN_W_19 = IDLE;
	LSU_PE_BEAT_IN_F_19 = IDLE;
	LSU_PE_DATA_IN_W_19 = 0;
	LSU_PE_DATA_IN_F_19 = 0;
	PE_ENABLE_IN_19 = 0;
	PE_IDLE_OUT_19 = 1;
	PE_START_IN_19 = 0;
	PE_CSPM_IDLE_OUT_19 = 1;

	//PE20
	PE_DATA_IN_L_20 = 0;
	PE_DATA_IN_U_20 = 0;
	PE_BEAT_IN_L_20 = IDLE;
	PE_BEAT_IN_U_20 = IDLE;
	PE_LSU_BEAT_OUT_20 = IDLE;
	PE_LSU_DATA_OUT_20 = 0;
	LSU_PE_BEAT_IN_W_20 = IDLE;
	LSU_PE_BEAT_IN_F_20 = IDLE;
	LSU_PE_DATA_IN_W_20 = 0;
	LSU_PE_DATA_IN_F_20 = 0;
	PE_ENABLE_IN_20 = 0;
	PE_IDLE_OUT_20 = 1;
	PE_START_IN_20 = 0;
	PE_CSPM_IDLE_OUT_20 = 1;

	//PE21
	PE_DATA_IN_L_21 = 0;
	PE_DATA_IN_U_21 = 0;
	PE_BEAT_IN_L_21 = IDLE;
	PE_BEAT_IN_U_21 = IDLE;
	PE_LSU_BEAT_OUT_21 = IDLE;
	PE_LSU_DATA_OUT_21 = 0;
	LSU_PE_BEAT_IN_W_21 = IDLE;
	LSU_PE_BEAT_IN_F_21 = IDLE;
	LSU_PE_DATA_IN_W_21 = 0;
	LSU_PE_DATA_IN_F_21 = 0;
	PE_ENABLE_IN_21 = 0;
	PE_IDLE_OUT_21 = 1;
	PE_START_IN_21 = 0;
	PE_CSPM_IDLE_OUT_21 = 1;

	//PE22
	PE_DATA_IN_L_22 = 0;
	PE_DATA_IN_U_22 = 0;
	PE_BEAT_IN_L_22 = IDLE;
	PE_BEAT_IN_U_22 = IDLE;
	PE_LSU_BEAT_OUT_22 = IDLE;
	PE_LSU_DATA_OUT_22 = 0;
	LSU_PE_BEAT_IN_W_22 = IDLE;
	LSU_PE_BEAT_IN_F_22 = IDLE;
	LSU_PE_DATA_IN_W_22 = 0;
	LSU_PE_DATA_IN_F_22 = 0;
	PE_ENABLE_IN_22 = 0;
	PE_IDLE_OUT_22 = 1;
	PE_START_IN_22 = 0;
	PE_CSPM_IDLE_OUT_22 = 1;

	//PE23
	PE_DATA_IN_L_23 = 0;
	PE_DATA_IN_U_23 = 0;
	PE_BEAT_IN_L_23 = IDLE;
	PE_BEAT_IN_U_23 = IDLE;
	PE_LSU_BEAT_OUT_23 = IDLE;
	PE_LSU_DATA_OUT_23 = 0;
	LSU_PE_BEAT_IN_W_23 = IDLE;
	LSU_PE_BEAT_IN_F_23 = IDLE;
	LSU_PE_DATA_IN_W_23 = 0;
	LSU_PE_DATA_IN_F_23 = 0;
	PE_ENABLE_IN_23 = 0;
	PE_IDLE_OUT_23 = 1;
	PE_START_IN_23 = 0;
	PE_CSPM_IDLE_OUT_23 = 1;

	//PE24
	PE_DATA_IN_L_24 = 0;
	PE_DATA_IN_U_24 = 0;
	PE_BEAT_IN_L_24 = IDLE;
	PE_BEAT_IN_U_24 = IDLE;
	PE_LSU_BEAT_OUT_24 = IDLE;
	PE_LSU_DATA_OUT_24 = 0;
	LSU_PE_BEAT_IN_W_24 = IDLE;
	LSU_PE_BEAT_IN_F_24 = IDLE;
	LSU_PE_DATA_IN_W_24 = 0;
	LSU_PE_DATA_IN_F_24 = 0;
	PE_ENABLE_IN_24 = 0;
	PE_IDLE_OUT_24 = 1;
	PE_START_IN_24 = 0;
	PE_CSPM_IDLE_OUT_24 = 1;

	//PE25
	PE_DATA_IN_L_25 = 0;
	PE_DATA_IN_U_25 = 0;
	PE_BEAT_IN_L_25 = IDLE;
	PE_BEAT_IN_U_25 = IDLE;
	PE_LSU_BEAT_OUT_25 = IDLE;
	PE_LSU_DATA_OUT_25 = 0;
	LSU_PE_BEAT_IN_W_25 = IDLE;
	LSU_PE_BEAT_IN_F_25 = IDLE;
	LSU_PE_DATA_IN_W_25 = 0;
	LSU_PE_DATA_IN_F_25 = 0;
	PE_ENABLE_IN_25 = 0;
	PE_IDLE_OUT_25 = 1;
	PE_START_IN_25 = 0;
	PE_CSPM_IDLE_OUT_25 = 1;

	//PE26
	PE_DATA_IN_L_26 = 0;
	PE_DATA_IN_U_26 = 0;
	PE_BEAT_IN_L_26 = IDLE;
	PE_BEAT_IN_U_26 = IDLE;
	PE_LSU_BEAT_OUT_26 = IDLE;
	PE_LSU_DATA_OUT_26 = 0;
	LSU_PE_BEAT_IN_W_26 = IDLE;
	LSU_PE_BEAT_IN_F_26 = IDLE;
	LSU_PE_DATA_IN_W_26 = 0;
	LSU_PE_DATA_IN_F_26 = 0;
	PE_ENABLE_IN_26 = 0;
	PE_IDLE_OUT_26 = 1;
	PE_START_IN_26 = 0;
	PE_CSPM_IDLE_OUT_26 = 1;

	//PE27
	PE_DATA_IN_L_27 = 0;
	PE_DATA_IN_U_27 = 0;
	PE_BEAT_IN_L_27 = IDLE;
	PE_BEAT_IN_U_27 = IDLE;
	PE_LSU_BEAT_OUT_27 = IDLE;
	PE_LSU_DATA_OUT_27 = 0;
	LSU_PE_BEAT_IN_W_27 = IDLE;
	LSU_PE_BEAT_IN_F_27 = IDLE;
	LSU_PE_DATA_IN_W_27 = 0;
	LSU_PE_DATA_IN_F_27 = 0;
	PE_ENABLE_IN_27 = 0;
	PE_IDLE_OUT_27 = 1;
	PE_START_IN_27 = 0;
	PE_CSPM_IDLE_OUT_27 = 1;

	//PE28
	PE_DATA_IN_L_28 = 0;
	PE_DATA_IN_U_28 = 0;
	PE_BEAT_IN_L_28 = IDLE;
	PE_BEAT_IN_U_28 = IDLE;
	PE_LSU_BEAT_OUT_28 = IDLE;
	PE_LSU_DATA_OUT_28 = 0;
	LSU_PE_BEAT_IN_W_28 = IDLE;
	LSU_PE_BEAT_IN_F_28 = IDLE;
	LSU_PE_DATA_IN_W_28 = 0;
	LSU_PE_DATA_IN_F_28 = 0;
	PE_ENABLE_IN_28 = 0;
	PE_IDLE_OUT_28 = 1;
	PE_START_IN_28 = 0;
	PE_CSPM_IDLE_OUT_28 = 1;

	//PE29
	PE_DATA_IN_L_29 = 0;
	PE_DATA_IN_U_29 = 0;
	PE_BEAT_IN_L_29 = IDLE;
	PE_BEAT_IN_U_29 = IDLE;
	PE_LSU_BEAT_OUT_29 = IDLE;
	PE_LSU_DATA_OUT_29 = 0;
	LSU_PE_BEAT_IN_W_29 = IDLE;
	LSU_PE_BEAT_IN_F_29 = IDLE;
	LSU_PE_DATA_IN_W_29 = 0;
	LSU_PE_DATA_IN_F_29 = 0;
	PE_ENABLE_IN_29 = 0;
	PE_IDLE_OUT_29 = 1;
	PE_START_IN_29 = 0;
	PE_CSPM_IDLE_OUT_29 = 1;

	//PE30
	PE_DATA_IN_L_30 = 0;
	PE_DATA_IN_U_30 = 0;
	PE_BEAT_IN_L_30 = IDLE;
	PE_BEAT_IN_U_30 = IDLE;
	PE_LSU_BEAT_OUT_30 = IDLE;
	PE_LSU_DATA_OUT_30 = 0;
	LSU_PE_BEAT_IN_W_30 = IDLE;
	LSU_PE_BEAT_IN_F_30 = IDLE;
	LSU_PE_DATA_IN_W_30 = 0;
	LSU_PE_DATA_IN_F_30 = 0;
	PE_ENABLE_IN_30 = 0;
	PE_IDLE_OUT_30 = 1;
	PE_START_IN_30 = 0;
	PE_CSPM_IDLE_OUT_30 = 1;

	//PE31
	PE_DATA_IN_L_31 = 0;
	PE_DATA_IN_U_31 = 0;
	PE_BEAT_IN_L_31 = IDLE;
	PE_BEAT_IN_U_31 = IDLE;
	PE_LSU_BEAT_OUT_31 = IDLE;
	PE_LSU_DATA_OUT_31 = 0;
	LSU_PE_BEAT_IN_W_31 = IDLE;
	LSU_PE_BEAT_IN_F_31 = IDLE;
	LSU_PE_DATA_IN_W_31 = 0;
	LSU_PE_DATA_IN_F_31 = 0;
	PE_ENABLE_IN_31 = 0;
	PE_IDLE_OUT_31 = 1;
	PE_START_IN_31 = 0;
	PE_CSPM_IDLE_OUT_31 = 1;

	//PE32
	PE_DATA_IN_L_32 = 0;
	PE_DATA_IN_U_32 = 0;
	PE_BEAT_IN_L_32 = IDLE;
	PE_BEAT_IN_U_32 = IDLE;
	PE_LSU_BEAT_OUT_32 = IDLE;
	PE_LSU_DATA_OUT_32 = 0;
	LSU_PE_BEAT_IN_W_32 = IDLE;
	LSU_PE_BEAT_IN_F_32 = IDLE;
	LSU_PE_DATA_IN_W_32 = 0;
	LSU_PE_DATA_IN_F_32 = 0;
	PE_ENABLE_IN_32 = 0;
	PE_IDLE_OUT_32 = 1;
	PE_START_IN_32 = 0;
	PE_CSPM_IDLE_OUT_32 = 1;

	//PE33
	PE_DATA_IN_L_33 = 0;
	PE_DATA_IN_U_33 = 0;
	PE_BEAT_IN_L_33 = IDLE;
	PE_BEAT_IN_U_33 = IDLE;
	PE_LSU_BEAT_OUT_33 = IDLE;
	PE_LSU_DATA_OUT_33 = 0;
	LSU_PE_BEAT_IN_W_33 = IDLE;
	LSU_PE_BEAT_IN_F_33 = IDLE;
	LSU_PE_DATA_IN_W_33 = 0;
	LSU_PE_DATA_IN_F_33 = 0;
	PE_ENABLE_IN_33 = 0;
	PE_IDLE_OUT_33 = 1;
	PE_START_IN_33 = 0;
	PE_CSPM_IDLE_OUT_33 = 1;

	//PE34
	PE_DATA_IN_L_34 = 0;
	PE_DATA_IN_U_34 = 0;
	PE_BEAT_IN_L_34 = IDLE;
	PE_BEAT_IN_U_34 = IDLE;
	PE_LSU_BEAT_OUT_34 = IDLE;
	PE_LSU_DATA_OUT_34 = 0;
	LSU_PE_BEAT_IN_W_34 = IDLE;
	LSU_PE_BEAT_IN_F_34 = IDLE;
	LSU_PE_DATA_IN_W_34 = 0;
	LSU_PE_DATA_IN_F_34 = 0;
	PE_ENABLE_IN_34 = 0;
	PE_IDLE_OUT_34 = 1;
	PE_START_IN_34 = 0;
	PE_CSPM_IDLE_OUT_34 = 1;

	//PE35
	PE_DATA_IN_L_35 = 0;
	PE_DATA_IN_U_35 = 0;
	PE_BEAT_IN_L_35 = IDLE;
	PE_BEAT_IN_U_35 = IDLE;
	PE_LSU_BEAT_OUT_35 = IDLE;
	PE_LSU_DATA_OUT_35 = 0;
	LSU_PE_BEAT_IN_W_35 = IDLE;
	LSU_PE_BEAT_IN_F_35 = IDLE;
	LSU_PE_DATA_IN_W_35 = 0;
	LSU_PE_DATA_IN_F_35 = 0;
	PE_ENABLE_IN_35 = 0;
	PE_IDLE_OUT_35 = 1;
	PE_START_IN_35 = 0;
	PE_CSPM_IDLE_OUT_35 = 1;

	//PE36
	PE_DATA_IN_L_36 = 0;
	PE_DATA_IN_U_36 = 0;
	PE_BEAT_IN_L_36 = IDLE;
	PE_BEAT_IN_U_36 = IDLE;
	PE_LSU_BEAT_OUT_36 = IDLE;
	PE_LSU_DATA_OUT_36 = 0;
	LSU_PE_BEAT_IN_W_36 = IDLE;
	LSU_PE_BEAT_IN_F_36 = IDLE;
	LSU_PE_DATA_IN_W_36 = 0;
	LSU_PE_DATA_IN_F_36 = 0;
	PE_ENABLE_IN_36 = 0;
	PE_IDLE_OUT_36 = 1;
	PE_START_IN_36 = 0;
	PE_CSPM_IDLE_OUT_36 = 1;

	//PE37
	PE_DATA_IN_L_37 = 0;
	PE_DATA_IN_U_37 = 0;
	PE_BEAT_IN_L_37 = IDLE;
	PE_BEAT_IN_U_37 = IDLE;
	PE_LSU_BEAT_OUT_37 = IDLE;
	PE_LSU_DATA_OUT_37 = 0;
	LSU_PE_BEAT_IN_W_37 = IDLE;
	LSU_PE_BEAT_IN_F_37 = IDLE;
	LSU_PE_DATA_IN_W_37 = 0;
	LSU_PE_DATA_IN_F_37 = 0;
	PE_ENABLE_IN_37 = 0;
	PE_IDLE_OUT_37 = 1;
	PE_START_IN_37 = 0;
	PE_CSPM_IDLE_OUT_37 = 1;

	//PE38
	PE_DATA_IN_L_38 = 0;
	PE_DATA_IN_U_38 = 0;
	PE_BEAT_IN_L_38 = IDLE;
	PE_BEAT_IN_U_38 = IDLE;
	PE_LSU_BEAT_OUT_38 = IDLE;
	PE_LSU_DATA_OUT_38 = 0;
	LSU_PE_BEAT_IN_W_38 = IDLE;
	LSU_PE_BEAT_IN_F_38 = IDLE;
	LSU_PE_DATA_IN_W_38 = 0;
	LSU_PE_DATA_IN_F_38 = 0;
	PE_ENABLE_IN_38 = 0;
	PE_IDLE_OUT_38 = 1;
	PE_START_IN_38 = 0;
	PE_CSPM_IDLE_OUT_38 = 1;

	//PE39
	PE_DATA_IN_L_39 = 0;
	PE_DATA_IN_U_39 = 0;
	PE_BEAT_IN_L_39 = IDLE;
	PE_BEAT_IN_U_39 = IDLE;
	PE_LSU_BEAT_OUT_39 = IDLE;
	PE_LSU_DATA_OUT_39 = 0;
	LSU_PE_BEAT_IN_W_39 = IDLE;
	LSU_PE_BEAT_IN_F_39 = IDLE;
	LSU_PE_DATA_IN_W_39 = 0;
	LSU_PE_DATA_IN_F_39 = 0;
	PE_ENABLE_IN_39 = 0;
	PE_IDLE_OUT_39 = 1;
	PE_START_IN_39 = 0;
	PE_CSPM_IDLE_OUT_39 = 1;

	//PE40
	PE_DATA_IN_L_40 = 0;
	PE_DATA_IN_U_40 = 0;
	PE_BEAT_IN_L_40 = IDLE;
	PE_BEAT_IN_U_40 = IDLE;
	PE_LSU_BEAT_OUT_40 = IDLE;
	PE_LSU_DATA_OUT_40 = 0;
	LSU_PE_BEAT_IN_W_40 = IDLE;
	LSU_PE_BEAT_IN_F_40 = IDLE;
	LSU_PE_DATA_IN_W_40 = 0;
	LSU_PE_DATA_IN_F_40 = 0;
	PE_ENABLE_IN_40 = 0;
	PE_IDLE_OUT_40 = 1;
	PE_START_IN_40 = 0;
	PE_CSPM_IDLE_OUT_40 = 1;

	//PE41
	PE_DATA_IN_L_41 = 0;
	PE_DATA_IN_U_41 = 0;
	PE_BEAT_IN_L_41 = IDLE;
	PE_BEAT_IN_U_41 = IDLE;
	PE_LSU_BEAT_OUT_41 = IDLE;
	PE_LSU_DATA_OUT_41 = 0;
	LSU_PE_BEAT_IN_W_41 = IDLE;
	LSU_PE_BEAT_IN_F_41 = IDLE;
	LSU_PE_DATA_IN_W_41 = 0;
	LSU_PE_DATA_IN_F_41 = 0;
	PE_ENABLE_IN_41 = 0;
	PE_IDLE_OUT_41 = 1;
	PE_START_IN_41 = 0;
	PE_CSPM_IDLE_OUT_41 = 1;

	//PE42
	PE_DATA_IN_L_42 = 0;
	PE_DATA_IN_U_42 = 0;
	PE_BEAT_IN_L_42 = IDLE;
	PE_BEAT_IN_U_42 = IDLE;
	PE_LSU_BEAT_OUT_42 = IDLE;
	PE_LSU_DATA_OUT_42 = 0;
	LSU_PE_BEAT_IN_W_42 = IDLE;
	LSU_PE_BEAT_IN_F_42 = IDLE;
	LSU_PE_DATA_IN_W_42 = 0;
	LSU_PE_DATA_IN_F_42 = 0;
	PE_ENABLE_IN_42 = 0;
	PE_IDLE_OUT_42 = 1;
	PE_START_IN_42 = 0;
	PE_CSPM_IDLE_OUT_42 = 1;

	//PE43
	PE_DATA_IN_L_43 = 0;
	PE_DATA_IN_U_43 = 0;
	PE_BEAT_IN_L_43 = IDLE;
	PE_BEAT_IN_U_43 = IDLE;
	PE_LSU_BEAT_OUT_43 = IDLE;
	PE_LSU_DATA_OUT_43 = 0;
	LSU_PE_BEAT_IN_W_43 = IDLE;
	LSU_PE_BEAT_IN_F_43 = IDLE;
	LSU_PE_DATA_IN_W_43 = 0;
	LSU_PE_DATA_IN_F_43 = 0;
	PE_ENABLE_IN_43 = 0;
	PE_IDLE_OUT_43 = 1;
	PE_START_IN_43 = 0;
	PE_CSPM_IDLE_OUT_43 = 1;

	//PE44
	PE_DATA_IN_L_44 = 0;
	PE_DATA_IN_U_44 = 0;
	PE_BEAT_IN_L_44 = IDLE;
	PE_BEAT_IN_U_44 = IDLE;
	PE_LSU_BEAT_OUT_44 = IDLE;
	PE_LSU_DATA_OUT_44 = 0;
	LSU_PE_BEAT_IN_W_44 = IDLE;
	LSU_PE_BEAT_IN_F_44 = IDLE;
	LSU_PE_DATA_IN_W_44 = 0;
	LSU_PE_DATA_IN_F_44 = 0;
	PE_ENABLE_IN_44 = 0;
	PE_IDLE_OUT_44 = 1;
	PE_START_IN_44 = 0;
	PE_CSPM_IDLE_OUT_44 = 1;

	//PE45
	PE_DATA_IN_L_45 = 0;
	PE_DATA_IN_U_45 = 0;
	PE_BEAT_IN_L_45 = IDLE;
	PE_BEAT_IN_U_45 = IDLE;
	PE_LSU_BEAT_OUT_45 = IDLE;
	PE_LSU_DATA_OUT_45 = 0;
	LSU_PE_BEAT_IN_W_45 = IDLE;
	LSU_PE_BEAT_IN_F_45 = IDLE;
	LSU_PE_DATA_IN_W_45 = 0;
	LSU_PE_DATA_IN_F_45 = 0;
	PE_ENABLE_IN_45 = 0;
	PE_IDLE_OUT_45 = 1;
	PE_START_IN_45 = 0;
	PE_CSPM_IDLE_OUT_45 = 1;

	//PE46
	PE_DATA_IN_L_46 = 0;
	PE_DATA_IN_U_46 = 0;
	PE_BEAT_IN_L_46 = IDLE;
	PE_BEAT_IN_U_46 = IDLE;
	PE_LSU_BEAT_OUT_46 = IDLE;
	PE_LSU_DATA_OUT_46 = 0;
	LSU_PE_BEAT_IN_W_46 = IDLE;
	LSU_PE_BEAT_IN_F_46 = IDLE;
	LSU_PE_DATA_IN_W_46 = 0;
	LSU_PE_DATA_IN_F_46 = 0;
	PE_ENABLE_IN_46 = 0;
	PE_IDLE_OUT_46 = 1;
	PE_START_IN_46 = 0;
	PE_CSPM_IDLE_OUT_46 = 1;

	//PE47
	PE_DATA_IN_L_47 = 0;
	PE_DATA_IN_U_47 = 0;
	PE_BEAT_IN_L_47 = IDLE;
	PE_BEAT_IN_U_47 = IDLE;
	PE_LSU_BEAT_OUT_47 = IDLE;
	PE_LSU_DATA_OUT_47 = 0;
	LSU_PE_BEAT_IN_W_47 = IDLE;
	LSU_PE_BEAT_IN_F_47 = IDLE;
	LSU_PE_DATA_IN_W_47 = 0;
	LSU_PE_DATA_IN_F_47 = 0;
	PE_ENABLE_IN_47 = 0;
	PE_IDLE_OUT_47 = 1;
	PE_START_IN_47 = 0;
	PE_CSPM_IDLE_OUT_47 = 1;

	//PE48
	PE_DATA_IN_L_48 = 0;
	PE_DATA_IN_U_48 = 0;
	PE_BEAT_IN_L_48 = IDLE;
	PE_BEAT_IN_U_48 = IDLE;
	PE_LSU_BEAT_OUT_48 = IDLE;
	PE_LSU_DATA_OUT_48 = 0;
	LSU_PE_BEAT_IN_W_48 = IDLE;
	LSU_PE_BEAT_IN_F_48 = IDLE;
	LSU_PE_DATA_IN_W_48 = 0;
	LSU_PE_DATA_IN_F_48 = 0;
	PE_ENABLE_IN_48 = 0;
	PE_IDLE_OUT_48 = 1;
	PE_START_IN_48 = 0;
	PE_CSPM_IDLE_OUT_48 = 1;

	//PE49
	PE_DATA_IN_L_49 = 0;
	PE_DATA_IN_U_49 = 0;
	PE_BEAT_IN_L_49 = IDLE;
	PE_BEAT_IN_U_49 = IDLE;
	PE_LSU_BEAT_OUT_49 = IDLE;
	PE_LSU_DATA_OUT_49 = 0;
	LSU_PE_BEAT_IN_W_49 = IDLE;
	LSU_PE_BEAT_IN_F_49 = IDLE;
	LSU_PE_DATA_IN_W_49 = 0;
	LSU_PE_DATA_IN_F_49 = 0;
	PE_ENABLE_IN_49 = 0;
	PE_IDLE_OUT_49 = 1;
	PE_START_IN_49 = 0;
	PE_CSPM_IDLE_OUT_49 = 1;

	//PE50
	PE_DATA_IN_L_50 = 0;
	PE_DATA_IN_U_50 = 0;
	PE_BEAT_IN_L_50 = IDLE;
	PE_BEAT_IN_U_50 = IDLE;
	PE_LSU_BEAT_OUT_50 = IDLE;
	PE_LSU_DATA_OUT_50 = 0;
	LSU_PE_BEAT_IN_W_50 = IDLE;
	LSU_PE_BEAT_IN_F_50 = IDLE;
	LSU_PE_DATA_IN_W_50 = 0;
	LSU_PE_DATA_IN_F_50 = 0;
	PE_ENABLE_IN_50 = 0;
	PE_IDLE_OUT_50 = 1;
	PE_START_IN_50 = 0;
	PE_CSPM_IDLE_OUT_50 = 1;

	//PE51
	PE_DATA_IN_L_51 = 0;
	PE_DATA_IN_U_51 = 0;
	PE_BEAT_IN_L_51 = IDLE;
	PE_BEAT_IN_U_51 = IDLE;
	PE_LSU_BEAT_OUT_51 = IDLE;
	PE_LSU_DATA_OUT_51 = 0;
	LSU_PE_BEAT_IN_W_51 = IDLE;
	LSU_PE_BEAT_IN_F_51 = IDLE;
	LSU_PE_DATA_IN_W_51 = 0;
	LSU_PE_DATA_IN_F_51 = 0;
	PE_ENABLE_IN_51 = 0;
	PE_IDLE_OUT_51 = 1;
	PE_START_IN_51 = 0;
	PE_CSPM_IDLE_OUT_51 = 1;

	//PE52
	PE_DATA_IN_L_52 = 0;
	PE_DATA_IN_U_52 = 0;
	PE_BEAT_IN_L_52 = IDLE;
	PE_BEAT_IN_U_52 = IDLE;
	PE_LSU_BEAT_OUT_52 = IDLE;
	PE_LSU_DATA_OUT_52 = 0;
	LSU_PE_BEAT_IN_W_52 = IDLE;
	LSU_PE_BEAT_IN_F_52 = IDLE;
	LSU_PE_DATA_IN_W_52 = 0;
	LSU_PE_DATA_IN_F_52 = 0;
	PE_ENABLE_IN_52 = 0;
	PE_IDLE_OUT_52 = 1;
	PE_START_IN_52 = 0;
	PE_CSPM_IDLE_OUT_52 = 1;

	//PE53
	PE_DATA_IN_L_53 = 0;
	PE_DATA_IN_U_53 = 0;
	PE_BEAT_IN_L_53 = IDLE;
	PE_BEAT_IN_U_53 = IDLE;
	PE_LSU_BEAT_OUT_53 = IDLE;
	PE_LSU_DATA_OUT_53 = 0;
	LSU_PE_BEAT_IN_W_53 = IDLE;
	LSU_PE_BEAT_IN_F_53 = IDLE;
	LSU_PE_DATA_IN_W_53 = 0;
	LSU_PE_DATA_IN_F_53 = 0;
	PE_ENABLE_IN_53 = 0;
	PE_IDLE_OUT_53 = 1;
	PE_START_IN_53 = 0;
	PE_CSPM_IDLE_OUT_53 = 1;

	//PE54
	PE_DATA_IN_L_54 = 0;
	PE_DATA_IN_U_54 = 0;
	PE_BEAT_IN_L_54 = IDLE;
	PE_BEAT_IN_U_54 = IDLE;
	PE_LSU_BEAT_OUT_54 = IDLE;
	PE_LSU_DATA_OUT_54 = 0;
	LSU_PE_BEAT_IN_W_54 = IDLE;
	LSU_PE_BEAT_IN_F_54 = IDLE;
	LSU_PE_DATA_IN_W_54 = 0;
	LSU_PE_DATA_IN_F_54 = 0;
	PE_ENABLE_IN_54 = 0;
	PE_IDLE_OUT_54 = 1;
	PE_START_IN_54 = 0;
	PE_CSPM_IDLE_OUT_54 = 1;

	//PE55
	PE_DATA_IN_L_55 = 0;
	PE_DATA_IN_U_55 = 0;
	PE_BEAT_IN_L_55 = IDLE;
	PE_BEAT_IN_U_55 = IDLE;
	PE_LSU_BEAT_OUT_55 = IDLE;
	PE_LSU_DATA_OUT_55 = 0;
	LSU_PE_BEAT_IN_W_55 = IDLE;
	LSU_PE_BEAT_IN_F_55 = IDLE;
	LSU_PE_DATA_IN_W_55 = 0;
	LSU_PE_DATA_IN_F_55 = 0;
	PE_ENABLE_IN_55 = 0;
	PE_IDLE_OUT_55 = 1;
	PE_START_IN_55 = 0;
	PE_CSPM_IDLE_OUT_55 = 1;

	//PE56
	PE_DATA_IN_L_56 = 0;
	PE_DATA_IN_U_56 = 0;
	PE_BEAT_IN_L_56 = IDLE;
	PE_BEAT_IN_U_56 = IDLE;
	PE_LSU_BEAT_OUT_56 = IDLE;
	PE_LSU_DATA_OUT_56 = 0;
	LSU_PE_BEAT_IN_W_56 = IDLE;
	LSU_PE_BEAT_IN_F_56 = IDLE;
	LSU_PE_DATA_IN_W_56 = 0;
	LSU_PE_DATA_IN_F_56 = 0;
	PE_ENABLE_IN_56 = 0;
	PE_IDLE_OUT_56 = 1;
	PE_START_IN_56 = 0;
	PE_CSPM_IDLE_OUT_56 = 1;

	//PE57
	PE_DATA_IN_L_57 = 0;
	PE_DATA_IN_U_57 = 0;
	PE_BEAT_IN_L_57 = IDLE;
	PE_BEAT_IN_U_57 = IDLE;
	PE_LSU_BEAT_OUT_57 = IDLE;
	PE_LSU_DATA_OUT_57 = 0;
	LSU_PE_BEAT_IN_W_57 = IDLE;
	LSU_PE_BEAT_IN_F_57 = IDLE;
	LSU_PE_DATA_IN_W_57 = 0;
	LSU_PE_DATA_IN_F_57 = 0;
	PE_ENABLE_IN_57 = 0;
	PE_IDLE_OUT_57 = 1;
	PE_START_IN_57 = 0;
	PE_CSPM_IDLE_OUT_57 = 1;

	//PE58
	PE_DATA_IN_L_58 = 0;
	PE_DATA_IN_U_58 = 0;
	PE_BEAT_IN_L_58 = IDLE;
	PE_BEAT_IN_U_58 = IDLE;
	PE_LSU_BEAT_OUT_58 = IDLE;
	PE_LSU_DATA_OUT_58 = 0;
	LSU_PE_BEAT_IN_W_58 = IDLE;
	LSU_PE_BEAT_IN_F_58 = IDLE;
	LSU_PE_DATA_IN_W_58 = 0;
	LSU_PE_DATA_IN_F_58 = 0;
	PE_ENABLE_IN_58 = 0;
	PE_IDLE_OUT_58 = 1;
	PE_START_IN_58 = 0;
	PE_CSPM_IDLE_OUT_58 = 1;

	//PE59
	PE_DATA_IN_L_59 = 0;
	PE_DATA_IN_U_59 = 0;
	PE_BEAT_IN_L_59 = IDLE;
	PE_BEAT_IN_U_59 = IDLE;
	PE_LSU_BEAT_OUT_59 = IDLE;
	PE_LSU_DATA_OUT_59 = 0;
	LSU_PE_BEAT_IN_W_59 = IDLE;
	LSU_PE_BEAT_IN_F_59 = IDLE;
	LSU_PE_DATA_IN_W_59 = 0;
	LSU_PE_DATA_IN_F_59 = 0;
	PE_ENABLE_IN_59 = 0;
	PE_IDLE_OUT_59 = 1;
	PE_START_IN_59 = 0;
	PE_CSPM_IDLE_OUT_59 = 1;

	//PE60
	PE_DATA_IN_L_60 = 0;
	PE_DATA_IN_U_60 = 0;
	PE_BEAT_IN_L_60 = IDLE;
	PE_BEAT_IN_U_60 = IDLE;
	PE_LSU_BEAT_OUT_60 = IDLE;
	PE_LSU_DATA_OUT_60 = 0;
	LSU_PE_BEAT_IN_W_60 = IDLE;
	LSU_PE_BEAT_IN_F_60 = IDLE;
	LSU_PE_DATA_IN_W_60 = 0;
	LSU_PE_DATA_IN_F_60 = 0;
	PE_ENABLE_IN_60 = 0;
	PE_IDLE_OUT_60 = 1;
	PE_START_IN_60 = 0;
	PE_CSPM_IDLE_OUT_60 = 1;

	//PE61
	PE_DATA_IN_L_61 = 0;
	PE_DATA_IN_U_61 = 0;
	PE_BEAT_IN_L_61 = IDLE;
	PE_BEAT_IN_U_61 = IDLE;
	PE_LSU_BEAT_OUT_61 = IDLE;
	PE_LSU_DATA_OUT_61 = 0;
	LSU_PE_BEAT_IN_W_61 = IDLE;
	LSU_PE_BEAT_IN_F_61 = IDLE;
	LSU_PE_DATA_IN_W_61 = 0;
	LSU_PE_DATA_IN_F_61 = 0;
	PE_ENABLE_IN_61 = 0;
	PE_IDLE_OUT_61 = 1;
	PE_START_IN_61 = 0;
	PE_CSPM_IDLE_OUT_61 = 1;

	//PE62
	PE_DATA_IN_L_62 = 0;
	PE_DATA_IN_U_62 = 0;
	PE_BEAT_IN_L_62 = IDLE;
	PE_BEAT_IN_U_62 = IDLE;
	PE_LSU_BEAT_OUT_62 = IDLE;
	PE_LSU_DATA_OUT_62 = 0;
	LSU_PE_BEAT_IN_W_62 = IDLE;
	LSU_PE_BEAT_IN_F_62 = IDLE;
	LSU_PE_DATA_IN_W_62 = 0;
	LSU_PE_DATA_IN_F_62 = 0;
	PE_ENABLE_IN_62 = 0;
	PE_IDLE_OUT_62 = 1;
	PE_START_IN_62 = 0;
	PE_CSPM_IDLE_OUT_62 = 1;

	//PE63
	PE_DATA_IN_L_63 = 0;
	PE_DATA_IN_U_63 = 0;
	PE_BEAT_IN_L_63 = IDLE;
	PE_BEAT_IN_U_63 = IDLE;
	PE_LSU_BEAT_OUT_63 = IDLE;
	PE_LSU_DATA_OUT_63 = 0;
	LSU_PE_BEAT_IN_W_63 = IDLE;
	LSU_PE_BEAT_IN_F_63 = IDLE;
	LSU_PE_DATA_IN_W_63 = 0;
	LSU_PE_DATA_IN_F_63 = 0;
	PE_ENABLE_IN_63 = 0;
	PE_IDLE_OUT_63 = 1;
	PE_START_IN_63 = 0;
	PE_CSPM_IDLE_OUT_63 = 1;

	//load_f0
	LOAD_ENABLE_IN_F_0 = 0;
	LOAD_IDLE_OUT_F_0 = 1;
	LOAD_START_IN_F_0 = 0;
	LOAD_CSPM_IDLE_OUT_F_0 = 1;

	//load_f1
	LOAD_ENABLE_IN_F_1 = 0;
	LOAD_IDLE_OUT_F_1 = 1;
	LOAD_START_IN_F_1 = 0;
	LOAD_CSPM_IDLE_OUT_F_1 = 1;

	//load_f2
	LOAD_ENABLE_IN_F_2 = 0;
	LOAD_IDLE_OUT_F_2 = 1;
	LOAD_START_IN_F_2 = 0;
	LOAD_CSPM_IDLE_OUT_F_2 = 1;

	//load_f3
	LOAD_ENABLE_IN_F_3 = 0;
	LOAD_IDLE_OUT_F_3 = 1;
	LOAD_START_IN_F_3 = 0;
	LOAD_CSPM_IDLE_OUT_F_3 = 1;

	//load_f4
	LOAD_ENABLE_IN_F_4 = 0;
	LOAD_IDLE_OUT_F_4 = 1;
	LOAD_START_IN_F_4 = 0;
	LOAD_CSPM_IDLE_OUT_F_4 = 1;

	//load_f5
	LOAD_ENABLE_IN_F_5 = 0;
	LOAD_IDLE_OUT_F_5 = 1;
	LOAD_START_IN_F_5 = 0;
	LOAD_CSPM_IDLE_OUT_F_5 = 1;

	//load_f6
	LOAD_ENABLE_IN_F_6 = 0;
	LOAD_IDLE_OUT_F_6 = 1;
	LOAD_START_IN_F_6 = 0;
	LOAD_CSPM_IDLE_OUT_F_6 = 1;

	//load_f7
	LOAD_ENABLE_IN_F_7 = 0;
	LOAD_IDLE_OUT_F_7 = 1;
	LOAD_START_IN_F_7 = 0;
	LOAD_CSPM_IDLE_OUT_F_7 = 1;

	//load_w0
	LOAD_ENABLE_IN_W_0 = 0;
	LOAD_IDLE_OUT_W_0 = 1;
	LOAD_START_IN_W_0 = 0;
	LOAD_CSPM_IDLE_OUT_W_0 = 1;

	//load_w1
	LOAD_ENABLE_IN_W_1 = 0;
	LOAD_IDLE_OUT_W_1 = 1;
	LOAD_START_IN_W_1 = 0;
	LOAD_CSPM_IDLE_OUT_W_1 = 1;

	//load_w2
	LOAD_ENABLE_IN_W_2 = 0;
	LOAD_IDLE_OUT_W_2 = 1;
	LOAD_START_IN_W_2 = 0;
	LOAD_CSPM_IDLE_OUT_W_2 = 1;

	//load_w3
	LOAD_ENABLE_IN_W_3 = 0;
	LOAD_IDLE_OUT_W_3 = 1;
	LOAD_START_IN_W_3 = 0;
	LOAD_CSPM_IDLE_OUT_W_3 = 1;

	//load_w4
	LOAD_ENABLE_IN_W_4 = 0;
	LOAD_IDLE_OUT_W_4 = 1;
	LOAD_START_IN_W_4 = 0;
	LOAD_CSPM_IDLE_OUT_W_4 = 1;

	//load_w5
	LOAD_ENABLE_IN_W_5 = 0;
	LOAD_IDLE_OUT_W_5 = 1;
	LOAD_START_IN_W_5 = 0;
	LOAD_CSPM_IDLE_OUT_W_5 = 1;

	//load_w6
	LOAD_ENABLE_IN_W_6 = 0;
	LOAD_IDLE_OUT_W_6 = 1;
	LOAD_START_IN_W_6 = 0;
	LOAD_CSPM_IDLE_OUT_W_6 = 1;

	//load_w7
	LOAD_ENABLE_IN_W_7 = 0;
	LOAD_IDLE_OUT_W_7 = 1;
	LOAD_START_IN_W_7 = 0;
	LOAD_CSPM_IDLE_OUT_W_7 = 1;

	//load_w8
	LOAD_ENABLE_IN_W_8 = 0;
	LOAD_IDLE_OUT_W_8 = 1;
	LOAD_START_IN_W_8 = 0;
	LOAD_CSPM_IDLE_OUT_W_8 = 1;

	//load_w9
	LOAD_ENABLE_IN_W_9 = 0;
	LOAD_IDLE_OUT_W_9 = 1;
	LOAD_START_IN_W_9 = 0;
	LOAD_CSPM_IDLE_OUT_W_9 = 1;

	//load_w10
	LOAD_ENABLE_IN_W_10 = 0;
	LOAD_IDLE_OUT_W_10 = 1;
	LOAD_START_IN_W_10 = 0;
	LOAD_CSPM_IDLE_OUT_W_10 = 1;

	//load_w11
	LOAD_ENABLE_IN_W_11 = 0;
	LOAD_IDLE_OUT_W_11 = 1;
	LOAD_START_IN_W_11 = 0;
	LOAD_CSPM_IDLE_OUT_W_11 = 1;

	//load_w12
	LOAD_ENABLE_IN_W_12 = 0;
	LOAD_IDLE_OUT_W_12 = 1;
	LOAD_START_IN_W_12 = 0;
	LOAD_CSPM_IDLE_OUT_W_12 = 1;

	//load_w13
	LOAD_ENABLE_IN_W_13 = 0;
	LOAD_IDLE_OUT_W_13 = 1;
	LOAD_START_IN_W_13 = 0;
	LOAD_CSPM_IDLE_OUT_W_13 = 1;

	//load_w14
	LOAD_ENABLE_IN_W_14 = 0;
	LOAD_IDLE_OUT_W_14 = 1;
	LOAD_START_IN_W_14 = 0;
	LOAD_CSPM_IDLE_OUT_W_14 = 1;

	//load_w15
	LOAD_ENABLE_IN_W_15 = 0;
	LOAD_IDLE_OUT_W_15 = 1;
	LOAD_START_IN_W_15 = 0;
	LOAD_CSPM_IDLE_OUT_W_15 = 1;

	//load_w16
	LOAD_ENABLE_IN_W_16 = 0;
	LOAD_IDLE_OUT_W_16 = 1;
	LOAD_START_IN_W_16 = 0;
	LOAD_CSPM_IDLE_OUT_W_16 = 1;

	//load_w17
	LOAD_ENABLE_IN_W_17 = 0;
	LOAD_IDLE_OUT_W_17 = 1;
	LOAD_START_IN_W_17 = 0;
	LOAD_CSPM_IDLE_OUT_W_17 = 1;

	//load_w18
	LOAD_ENABLE_IN_W_18 = 0;
	LOAD_IDLE_OUT_W_18 = 1;
	LOAD_START_IN_W_18 = 0;
	LOAD_CSPM_IDLE_OUT_W_18 = 1;

	//load_w19
	LOAD_ENABLE_IN_W_19 = 0;
	LOAD_IDLE_OUT_W_19 = 1;
	LOAD_START_IN_W_19 = 0;
	LOAD_CSPM_IDLE_OUT_W_19 = 1;

	//load_w20
	LOAD_ENABLE_IN_W_20 = 0;
	LOAD_IDLE_OUT_W_20 = 1;
	LOAD_START_IN_W_20 = 0;
	LOAD_CSPM_IDLE_OUT_W_20 = 1;

	//load_w21
	LOAD_ENABLE_IN_W_21 = 0;
	LOAD_IDLE_OUT_W_21 = 1;
	LOAD_START_IN_W_21 = 0;
	LOAD_CSPM_IDLE_OUT_W_21 = 1;

	//load_w22
	LOAD_ENABLE_IN_W_22 = 0;
	LOAD_IDLE_OUT_W_22 = 1;
	LOAD_START_IN_W_22 = 0;
	LOAD_CSPM_IDLE_OUT_W_22 = 1;

	//load_w23
	LOAD_ENABLE_IN_W_23 = 0;
	LOAD_IDLE_OUT_W_23 = 1;
	LOAD_START_IN_W_23 = 0;
	LOAD_CSPM_IDLE_OUT_W_23 = 1;

	//load_w24
	LOAD_ENABLE_IN_W_24 = 0;
	LOAD_IDLE_OUT_W_24 = 1;
	LOAD_START_IN_W_24 = 0;
	LOAD_CSPM_IDLE_OUT_W_24 = 1;

	//load_w25
	LOAD_ENABLE_IN_W_25 = 0;
	LOAD_IDLE_OUT_W_25 = 1;
	LOAD_START_IN_W_25 = 0;
	LOAD_CSPM_IDLE_OUT_W_25 = 1;

	//load_w26
	LOAD_ENABLE_IN_W_26 = 0;
	LOAD_IDLE_OUT_W_26 = 1;
	LOAD_START_IN_W_26 = 0;
	LOAD_CSPM_IDLE_OUT_W_26 = 1;

	//load_w27
	LOAD_ENABLE_IN_W_27 = 0;
	LOAD_IDLE_OUT_W_27 = 1;
	LOAD_START_IN_W_27 = 0;
	LOAD_CSPM_IDLE_OUT_W_27 = 1;

	//load_w28
	LOAD_ENABLE_IN_W_28 = 0;
	LOAD_IDLE_OUT_W_28 = 1;
	LOAD_START_IN_W_28 = 0;
	LOAD_CSPM_IDLE_OUT_W_28 = 1;

	//load_w29
	LOAD_ENABLE_IN_W_29 = 0;
	LOAD_IDLE_OUT_W_29 = 1;
	LOAD_START_IN_W_29 = 0;
	LOAD_CSPM_IDLE_OUT_W_29 = 1;

	//load_w30
	LOAD_ENABLE_IN_W_30 = 0;
	LOAD_IDLE_OUT_W_30 = 1;
	LOAD_START_IN_W_30 = 0;
	LOAD_CSPM_IDLE_OUT_W_30 = 1;

	//load_w31
	LOAD_ENABLE_IN_W_31 = 0;
	LOAD_IDLE_OUT_W_31 = 1;
	LOAD_START_IN_W_31 = 0;
	LOAD_CSPM_IDLE_OUT_W_31 = 1;

	//load_w32
	LOAD_ENABLE_IN_W_32 = 0;
	LOAD_IDLE_OUT_W_32 = 1;
	LOAD_START_IN_W_32 = 0;
	LOAD_CSPM_IDLE_OUT_W_32 = 1;

	//load_w33
	LOAD_ENABLE_IN_W_33 = 0;
	LOAD_IDLE_OUT_W_33 = 1;
	LOAD_START_IN_W_33 = 0;
	LOAD_CSPM_IDLE_OUT_W_33 = 1;

	//load_w34
	LOAD_ENABLE_IN_W_34 = 0;
	LOAD_IDLE_OUT_W_34 = 1;
	LOAD_START_IN_W_34 = 0;
	LOAD_CSPM_IDLE_OUT_W_34 = 1;

	//load_w35
	LOAD_ENABLE_IN_W_35 = 0;
	LOAD_IDLE_OUT_W_35 = 1;
	LOAD_START_IN_W_35 = 0;
	LOAD_CSPM_IDLE_OUT_W_35 = 1;

	//load_w36
	LOAD_ENABLE_IN_W_36 = 0;
	LOAD_IDLE_OUT_W_36 = 1;
	LOAD_START_IN_W_36 = 0;
	LOAD_CSPM_IDLE_OUT_W_36 = 1;

	//load_w37
	LOAD_ENABLE_IN_W_37 = 0;
	LOAD_IDLE_OUT_W_37 = 1;
	LOAD_START_IN_W_37 = 0;
	LOAD_CSPM_IDLE_OUT_W_37 = 1;

	//load_w38
	LOAD_ENABLE_IN_W_38 = 0;
	LOAD_IDLE_OUT_W_38 = 1;
	LOAD_START_IN_W_38 = 0;
	LOAD_CSPM_IDLE_OUT_W_38 = 1;

	//load_w39
	LOAD_ENABLE_IN_W_39 = 0;
	LOAD_IDLE_OUT_W_39 = 1;
	LOAD_START_IN_W_39 = 0;
	LOAD_CSPM_IDLE_OUT_W_39 = 1;

	//load_w40
	LOAD_ENABLE_IN_W_40 = 0;
	LOAD_IDLE_OUT_W_40 = 1;
	LOAD_START_IN_W_40 = 0;
	LOAD_CSPM_IDLE_OUT_W_40 = 1;

	//load_w41
	LOAD_ENABLE_IN_W_41 = 0;
	LOAD_IDLE_OUT_W_41 = 1;
	LOAD_START_IN_W_41 = 0;
	LOAD_CSPM_IDLE_OUT_W_41 = 1;

	//load_w42
	LOAD_ENABLE_IN_W_42 = 0;
	LOAD_IDLE_OUT_W_42 = 1;
	LOAD_START_IN_W_42 = 0;
	LOAD_CSPM_IDLE_OUT_W_42 = 1;

	//load_w43
	LOAD_ENABLE_IN_W_43 = 0;
	LOAD_IDLE_OUT_W_43 = 1;
	LOAD_START_IN_W_43 = 0;
	LOAD_CSPM_IDLE_OUT_W_43 = 1;

	//load_w44
	LOAD_ENABLE_IN_W_44 = 0;
	LOAD_IDLE_OUT_W_44 = 1;
	LOAD_START_IN_W_44 = 0;
	LOAD_CSPM_IDLE_OUT_W_44 = 1;

	//load_w45
	LOAD_ENABLE_IN_W_45 = 0;
	LOAD_IDLE_OUT_W_45 = 1;
	LOAD_START_IN_W_45 = 0;
	LOAD_CSPM_IDLE_OUT_W_45 = 1;

	//load_w46
	LOAD_ENABLE_IN_W_46 = 0;
	LOAD_IDLE_OUT_W_46 = 1;
	LOAD_START_IN_W_46 = 0;
	LOAD_CSPM_IDLE_OUT_W_46 = 1;

	//load_w47
	LOAD_ENABLE_IN_W_47 = 0;
	LOAD_IDLE_OUT_W_47 = 1;
	LOAD_START_IN_W_47 = 0;
	LOAD_CSPM_IDLE_OUT_W_47 = 1;

	//load_w48
	LOAD_ENABLE_IN_W_48 = 0;
	LOAD_IDLE_OUT_W_48 = 1;
	LOAD_START_IN_W_48 = 0;
	LOAD_CSPM_IDLE_OUT_W_48 = 1;

	//load_w49
	LOAD_ENABLE_IN_W_49 = 0;
	LOAD_IDLE_OUT_W_49 = 1;
	LOAD_START_IN_W_49 = 0;
	LOAD_CSPM_IDLE_OUT_W_49 = 1;

	//load_w50
	LOAD_ENABLE_IN_W_50 = 0;
	LOAD_IDLE_OUT_W_50 = 1;
	LOAD_START_IN_W_50 = 0;
	LOAD_CSPM_IDLE_OUT_W_50 = 1;

	//load_w51
	LOAD_ENABLE_IN_W_51 = 0;
	LOAD_IDLE_OUT_W_51 = 1;
	LOAD_START_IN_W_51 = 0;
	LOAD_CSPM_IDLE_OUT_W_51 = 1;

	//load_w52
	LOAD_ENABLE_IN_W_52 = 0;
	LOAD_IDLE_OUT_W_52 = 1;
	LOAD_START_IN_W_52 = 0;
	LOAD_CSPM_IDLE_OUT_W_52 = 1;

	//load_w53
	LOAD_ENABLE_IN_W_53 = 0;
	LOAD_IDLE_OUT_W_53 = 1;
	LOAD_START_IN_W_53 = 0;
	LOAD_CSPM_IDLE_OUT_W_53 = 1;

	//load_w54
	LOAD_ENABLE_IN_W_54 = 0;
	LOAD_IDLE_OUT_W_54 = 1;
	LOAD_START_IN_W_54 = 0;
	LOAD_CSPM_IDLE_OUT_W_54 = 1;

	//load_w55
	LOAD_ENABLE_IN_W_55 = 0;
	LOAD_IDLE_OUT_W_55 = 1;
	LOAD_START_IN_W_55 = 0;
	LOAD_CSPM_IDLE_OUT_W_55 = 1;

	//load_w56
	LOAD_ENABLE_IN_W_56 = 0;
	LOAD_IDLE_OUT_W_56 = 1;
	LOAD_START_IN_W_56 = 0;
	LOAD_CSPM_IDLE_OUT_W_56 = 1;

	//load_w57
	LOAD_ENABLE_IN_W_57 = 0;
	LOAD_IDLE_OUT_W_57 = 1;
	LOAD_START_IN_W_57 = 0;
	LOAD_CSPM_IDLE_OUT_W_57 = 1;

	//load_w58
	LOAD_ENABLE_IN_W_58 = 0;
	LOAD_IDLE_OUT_W_58 = 1;
	LOAD_START_IN_W_58 = 0;
	LOAD_CSPM_IDLE_OUT_W_58 = 1;

	//load_w59
	LOAD_ENABLE_IN_W_59 = 0;
	LOAD_IDLE_OUT_W_59 = 1;
	LOAD_START_IN_W_59 = 0;
	LOAD_CSPM_IDLE_OUT_W_59 = 1;

	//load_w60
	LOAD_ENABLE_IN_W_60 = 0;
	LOAD_IDLE_OUT_W_60 = 1;
	LOAD_START_IN_W_60 = 0;
	LOAD_CSPM_IDLE_OUT_W_60 = 1;

	//load_w61
	LOAD_ENABLE_IN_W_61 = 0;
	LOAD_IDLE_OUT_W_61 = 1;
	LOAD_START_IN_W_61 = 0;
	LOAD_CSPM_IDLE_OUT_W_61 = 1;

	//load_w62
	LOAD_ENABLE_IN_W_62 = 0;
	LOAD_IDLE_OUT_W_62 = 1;
	LOAD_START_IN_W_62 = 0;
	LOAD_CSPM_IDLE_OUT_W_62 = 1;

	//load_w63
	LOAD_ENABLE_IN_W_63 = 0;
	LOAD_IDLE_OUT_W_63 = 1;
	LOAD_START_IN_W_63 = 0;
	LOAD_CSPM_IDLE_OUT_W_63 = 1;


	//store_f0
	STORE_ENABLE_IN_F_0 = 0;
	STORE_IDLE_OUT_F_0 = 1;
	STORE_START_IN_F_0 = 0;
	STORE_CSPM_IDLE_OUT_F_0 = 1;

	//store_f1
	STORE_ENABLE_IN_F_1 = 0;
	STORE_IDLE_OUT_F_1 = 1;
	STORE_START_IN_F_1 = 0;
	STORE_CSPM_IDLE_OUT_F_1 = 1;

	//store_f2
	STORE_ENABLE_IN_F_2 = 0;
	STORE_IDLE_OUT_F_2 = 1;
	STORE_START_IN_F_2 = 0;
	STORE_CSPM_IDLE_OUT_F_2 = 1;

	//store_f3
	STORE_ENABLE_IN_F_3 = 0;
	STORE_IDLE_OUT_F_3 = 1;
	STORE_START_IN_F_3 = 0;
	STORE_CSPM_IDLE_OUT_F_3 = 1;

	//store_f4
	STORE_ENABLE_IN_F_4 = 0;
	STORE_IDLE_OUT_F_4 = 1;
	STORE_START_IN_F_4 = 0;
	STORE_CSPM_IDLE_OUT_F_4 = 1;

	//store_f5
	STORE_ENABLE_IN_F_5 = 0;
	STORE_IDLE_OUT_F_5 = 1;
	STORE_START_IN_F_5 = 0;
	STORE_CSPM_IDLE_OUT_F_5 = 1;

	//store_f6
	STORE_ENABLE_IN_F_6 = 0;
	STORE_IDLE_OUT_F_6 = 1;
	STORE_START_IN_F_6 = 0;
	STORE_CSPM_IDLE_OUT_F_6 = 1;

	//store_f7
	STORE_ENABLE_IN_F_7 = 0;
	STORE_IDLE_OUT_F_7 = 1;
	STORE_START_IN_F_7 = 0;
	STORE_CSPM_IDLE_OUT_F_7 = 1;



    return;



}

