

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Mon Nov 21 03:39:36 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        1115add
    * Solution:       solution5 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |      Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |      & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ top              |     -|  0.10|       12|  120.000|         -|       13|     -|        no|     -|   -|  11 (~0%)|  101 (~0%)|    -|
    | o VITIS_LOOP_8_1  |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|         -|          -|    -|
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_address0    | 4        |
| a_q0          | 32       |
| b_address0    | 4        |
| b_q0          | 32       |
| dout_address0 | 4        |
| dout_d0       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int*     |
| b        | in        | int*     |
| dout     | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_address0    | port    | offset   |
| a        | a_ce0         | port    |          |
| a        | a_q0          | port    |          |
| b        | b_address0    | port    | offset   |
| b        | b_ce0         | port    |          |
| b        | b_q0          | port    |          |
| dout     | dout_address0 | port    | offset   |
| dout     | dout_ce0      | port    |          |
| dout     | dout_we0      | port    |          |
| dout     | dout_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------+-----+--------+----------+-----+--------+---------+
| Name                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------+-----+--------+----------+-----+--------+---------+
| + top               | 0   |        |          |     |        |         |
|   add_ln8_fu_101_p2 | -   |        | add_ln8  | add | fabric | 0       |
|   dout_d0           | -   |        | add_ln13 | add | fabric | 0       |
+---------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

