```
module top_module ( 
    input do_sub,
    input [7:0] a,
    input [7:0] b,
    output reg [7:0] out,
    output reg result_is_zero
);

    always @(*) begin
        case (do_sub)
          1'b0: out = a + b; // corrected cases to use 1'b for better clarity
          1'b1: out = a - b;
        endcase

        result_is_zero = (out == 8'b0); // corrected logic to properly set zero flag
    end

endmodule
```