
---------- Begin Simulation Statistics ----------
final_tick                                51527734500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79216                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717224                       # Number of bytes of host memory used
host_op_rate                                   131514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1262.37                       # Real time elapsed on the host
host_tick_rate                               40818165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051528                       # Number of seconds simulated
sim_ticks                                 51527734500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33826132                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73567530                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.030555                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.030555                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47836979                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29604735                       # number of floating regfile writes
system.cpu.idleCycles                          193600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22280                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5914689                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.891130                       # Inst execution rate
system.cpu.iew.exec_refs                     54904315                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16874365                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18778756                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38067051                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                262                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1694                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17519384                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196097021                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38029950                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            130760                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194891316                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  52714                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3155890                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 298651                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3183260                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            594                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14066                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8214                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257443535                       # num instructions consuming a value
system.cpu.iew.wb_count                     191426662                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570786                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146945156                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.857511                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194684137                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321205021                       # number of integer regfile reads
system.cpu.int_regfile_writes               144642052                       # number of integer regfile writes
system.cpu.ipc                               0.970351                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.970351                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4176739      2.14%      2.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111761497     57.31%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6313374      3.24%     62.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101592      0.05%     62.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448827      0.74%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3106      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863128      1.47%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7774      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869795      1.47%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2242      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781116      2.45%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386461      1.22%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              17      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347076      1.72%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26445032     13.56%     85.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10642456      5.46%     90.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11635420      5.97%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6236081      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195022079                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39364632                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76867963                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37132164                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           49840300                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3663196                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018783                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  586546     16.01%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     86      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     55      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    27      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   61      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 410139     11.20%     27.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                787970     21.51%     48.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1630414     44.51%     93.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           247871      6.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155143904                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419721353                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154294498                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         176334783                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196034175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195022079                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               62846                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30077488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20095                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          57457                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5531202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102861870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.895961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.153027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44348130     43.11%     43.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9897294      9.62%     52.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13098233     12.73%     65.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11211848     10.90%     76.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9938691      9.66%     86.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6362079      6.19%     92.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3852042      3.74%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2613060      2.54%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1540493      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102861870                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.892399                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2261804                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1712409                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38067051                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17519384                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70500851                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103055470                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       425286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       851601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1254                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6500365                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4678717                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             19569                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3415631                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3404708                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.680206                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  613828                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          593563                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             583179                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1574                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24538937                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18568                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99617604                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.666567                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.565076                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50249007     50.44%     50.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19866836     19.94%     70.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8643553      8.68%     79.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3078098      3.09%     82.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3162756      3.17%     85.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1818060      1.83%     87.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1170295      1.17%     88.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2163867      2.17%     90.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9465132      9.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99617604                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9465132                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42487300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42487300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43823510                       # number of overall hits
system.cpu.dcache.overall_hits::total        43823510                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       528391                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         528391                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       682576                       # number of overall misses
system.cpu.dcache.overall_misses::total        682576                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34298329941                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34298329941                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34298329941                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34298329941                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43015691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43015691                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44506086                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44506086                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012284                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015337                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015337                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64910.889741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64910.889741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50248.367861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50248.367861                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       492160                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8759                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.189063                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           76                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172385                       # number of writebacks
system.cpu.dcache.writebacks::total            172385                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       162840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       162840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       162840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       162840                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422459                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24226201941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24226201941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28508056441                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28508056441                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66273.110841                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66273.110841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67481.238276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67481.238276                       # average overall mshr miss latency
system.cpu.dcache.replacements                 421945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34131854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34131854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       360553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        360553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21969732500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21969732500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34492407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34492407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60933.434197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60933.434197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       162834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       162834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       197719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197719                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12065717000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12065717000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61024.570223                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61024.570223                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12328597441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12328597441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73455.340513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73455.340513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12160484941                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12160484941                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72456.295230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72456.295230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1336210                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1336210                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       154185                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       154185                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1490395                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1490395                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.103452                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.103452                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56908                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56908                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4281854500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4281854500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75241.697125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75241.697125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.689791                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44245970                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.734849                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.689791                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89434629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89434629                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7703960                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              69215350                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10959830                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14684079                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 298651                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3078149                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1871                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              198585154                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8975                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37975511                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16874461                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5601                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        188622                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12944825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118047027                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6500365                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4601715                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89608858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  600958                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  905                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6720                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12656994                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  9848                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102861870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.031880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.203010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 68270684     66.37%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2006349      1.95%     68.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3575604      3.48%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2547666      2.48%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2028147      1.97%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2074759      2.02%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1372390      1.33%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2408509      2.34%     81.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18577762     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102861870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063076                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.145471                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12652179                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12652179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12652179                       # number of overall hits
system.cpu.icache.overall_hits::total        12652179                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4814                       # number of overall misses
system.cpu.icache.overall_misses::total          4814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    282732500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    282732500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    282732500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    282732500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12656993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12656993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12656993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12656993                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000380                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000380                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58731.304528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58731.304528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58731.304528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58731.304528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          965                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.863636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3341                       # number of writebacks
system.cpu.icache.writebacks::total              3341                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          959                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          959                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3855                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3855                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3855                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3855                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    230147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    230147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    230147000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    230147000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000305                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000305                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000305                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000305                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59700.907912                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59700.907912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59700.907912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59700.907912                       # average overall mshr miss latency
system.cpu.icache.replacements                   3341                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12652179                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12652179                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    282732500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    282732500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12656993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12656993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58731.304528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58731.304528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3855                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3855                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    230147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    230147000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59700.907912                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59700.907912                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.371076                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12656034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3283.017899                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.371076                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25317841                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25317841                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12657964                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1234                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1982572                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7326103                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  115                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 594                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8996179                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9480                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51527734500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 298651                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12425467                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25583686                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3117                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20696575                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43854374                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              196669289                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11195                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22040634                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1532924                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17157745                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           249349104                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   479054758                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                324541466                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48489070                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 24233115                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      45                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66688865                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277076649                       # The number of ROB reads
system.cpu.rob.writes                       384361515                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37655                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38572                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 917                       # number of overall hits
system.l2.overall_hits::.cpu.data               37655                       # number of overall hits
system.l2.overall_hits::total                   38572                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2935                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384803                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387738                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2935                       # number of overall misses
system.l2.overall_misses::.cpu.data            384803                       # number of overall misses
system.l2.overall_misses::total                387738                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    214475500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27455869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27670345000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    214475500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27455869500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27670345000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422458                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426310                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422458                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426310                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.761942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910867                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.761942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910867                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73075.127768                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71350.455948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71363.510927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73075.127768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71350.455948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71363.510927                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387738                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387738                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    184497750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23521958250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23706456000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    184497750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23521958250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23706456000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.761942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.910867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.761942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.910867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909521                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62861.243612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61127.273566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61140.398929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62861.243612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61127.273566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61140.398929                       # average overall mshr miss latency
system.l2.replacements                         380241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172385                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3337                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2122                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165709                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11868754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11868754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71624.075940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71624.075940                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10174353750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10174353750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61398.920698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61398.920698                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    214475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    214475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.761942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.761942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73075.127768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73075.127768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    184497750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    184497750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.761942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.761942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62861.243612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62861.243612                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15587115500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15587115500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       254627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        254627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71143.506897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71143.506897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13347604500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13347604500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60921.816663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60921.816663                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.327627                       # Cycle average of tags in use
system.l2.tags.total_refs                      851552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388433                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.192275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.815151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.613796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8037.898680                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992350                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2919                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7201145                       # Number of tag accesses
system.l2.tags.data_accesses                  7201145                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004043018500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              940848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156022                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387737                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387737                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387737                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  350556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.949100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.479847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.457510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9903     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           24      0.24%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            8      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.671361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.642433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6709     67.49%     67.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      1.45%     68.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2806     28.23%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              224      2.25%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.45%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24815168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51527645500                       # Total gap between requests
system.mem_ctrls.avgGap                      93095.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       187840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24626816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3645415.460677783471                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477933218.663048386574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205844873.696125715971                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2935                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384802                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87635500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10823380500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1264548795000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29858.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28127.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7629023.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       187840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24627328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24815168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       187840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       187840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384802                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387737                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3645415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477943155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481588571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3645415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3645415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205875925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205875925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205875925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3645415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477943155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       687464495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387729                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165730                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3641097250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938645000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10911016000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9390.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28140.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326564                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139036                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.160006                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   252.760423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.863026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22652     25.78%     25.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17353     19.75%     45.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9060     10.31%     55.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9127     10.39%     66.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5289      6.02%     72.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3532      4.02%     76.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4892      5.57%     81.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3785      4.31%     86.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12163     13.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24814656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.578634                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.844874                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       312217920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165936375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390472160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429793920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4067072880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19198305090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3619656480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29183454825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.364019                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9167267000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1720420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40640047500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       315095340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167465760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377912900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435316680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4067072880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18974271150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3808316640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29145451350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.626485                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9657628500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1720420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40149686000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222028                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213270                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165709                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222028                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154500                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154500                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154500                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35423488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35423488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35423488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387738                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357445750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484671250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            258481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3341                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3855                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       254627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1266864                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1277912                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       460352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38069888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38530240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380244                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805287     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1269      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806556                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51527734500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          601526500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5783498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         633687498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
