<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Debugging compiler directives
rc: 139 (means success: 0)
should_fail: 0
tags: 5.6.4
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-5
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>
defines: 
time_elapsed: 0.296s
ram usage: 29504 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_x3_1eyu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-5 <a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-7" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:7</a>: No timescale set for &#34;directives&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-7" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:7</a>: Compile module &#34;work@directives&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-7" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:7</a>: Top level module &#34;work@directives&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp_x3_1eyu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_directives
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_x3_1eyu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_x3_1eyu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@directives)
 |vpiName:work@directives
 |uhdmallPackages:
 \_package: builtin, parent:work@directives
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@directives, file:<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>, line:7, parent:work@directives
   |vpiDefName:work@directives
   |vpiFullName:work@directives
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:8
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:8
         |vpiConstType:6
         |vpiDecompile:&#34;At %s @ %d\n&#34;
         |vpiSize:14
         |STRING:&#34;At %s @ %d\n&#34;
       |vpiArgument:
       \_constant: , line:8
         |vpiConstType:6
         |vpiDecompile:&#34;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>&#34;
         |vpiSize:80
         |STRING:&#34;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>&#34;
       |vpiArgument:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:8
         |vpiSize:32
         |INT:8
 |uhdmtopModules:
 \_module: work@directives (work@directives), file:<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>, line:7
   |vpiDefName:work@directives
   |vpiName:work@directives
Object: \work_directives of type 3000
Object: \work_directives of type 32
Object: \work_directives of type 32
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_directives&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2744af0] str=&#39;\work_directives&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27487a0]
        AST_TCALL &lt;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:8</a>.0-8.0&gt; [0x2748500] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:8</a>.0-8.0&gt; [0x2746950] str=&#39;&#34;At %s @ %d\n&#34;&#39; bits=&#39;0010001001000001011101000010000000100101011100110010000001000000001000000010010101100100010111000110111000100010&#39;(112) range=[111:0] int=1683779106
          AST_CONSTANT &lt;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:8</a>.0-8.0&gt; [0x2738920] str=&#39;&#34;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>&#34;&#39; bits=&#39;0010001000101111011101000110110101110000011001100111001100101111011100110111001001100011001011110110011101101001011101000110100001110101011000100010111101110011011101100010110101110100011001010111001101110100011100110010111101110100011001010111001101110100011100110010111101100011011010000110000101110000011101000110010101110010001011010011010100101111001101010010111000110110001011100011010000101101001011010110001101101111011011010111000001101001011011000110010101110010001011010110010001101001011100100110010101100011011101000110100101110110011001010111001100101101011001000110010101100010011101010110011100101110011100110111011000100010&#39;(640) range=[639:0] int=779318818
          AST_CONSTANT &lt;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:8</a>.0-8.0&gt; [0x2749ce0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
--- END OF AST DUMP ---
&#34;At &#34;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv</a>&#34; @ 8\n&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2744af0] str=&#39;\work_directives&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27487a0] basic_prep
        AST_TCALL &lt;<a href="../../../tests/chapter-5/5.6.4--compiler-directives-debug.sv.html#l-8" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-debug.sv:8</a>.0-8.0&gt; [0x2748500] basic_prep
Segmentation fault

</pre>
</body>