// Seed: 2988356739
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3
);
  assign id_2 = id_0;
  initial begin
    if (1) begin
      id_2 <= id_3;
    end else begin
      id_2 = id_1;
    end
  end
endmodule
