*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 4 and distance = 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000000 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6250076 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 17406594 heartbeat IPC: 0.806028 cumulative IPC: 0.448168 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 39798722 heartbeat IPC: 0.446586 cumulative IPC: 0.447112 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 62150847 heartbeat IPC: 0.447385 cumulative IPC: 0.447221 (Simulation time: 0 hr 1 min 28 sec) 
Finished CPU 0 instructions: 25000004 cycles: 55900772 cumulative IPC: 0.447221 (Simulation time: 0 hr 1 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.447221 instructions: 25000004 cycles: 55900772
cpu0_DTLB TOTAL     ACCESS:    4748821  HIT:    4740695  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3939230  HIT:    3931107  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809591  HIT:     809588  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.451 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.561 cycles
cpu0_L1D TOTAL     ACCESS:    5548620  HIT:    4945923  MISS:     602697
cpu0_L1D LOAD      ACCESS:    3383264  HIT:    2781484  MISS:     601780
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 49.1465 cycles
cpu0_L2C TOTAL     ACCESS:    1000948  HIT:     444583  MISS:     556365
cpu0_L2C LOAD      ACCESS:     601780  HIT:     413371  MISS:     188409
cpu0_L2C RFO       ACCESS:        172  HIT:          5  MISS:        167
cpu0_L2C PREFETCH  ACCESS:     396687  HIT:      29062  MISS:     367625
cpu0_L2C WRITEBACK ACCESS:       1564  HIT:       1564  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        581  MISS:        164
cpu0_L2C PREFETCH  REQUESTED:     396815  ISSUED:     396806  USEFUL:     262189  USELESS:     105412
cpu0_L2C AVERAGE MISS LATENCY: 124.892 cycles
LLC TOTAL     ACCESS:     556979  HIT:       1668  MISS:     555311
LLC LOAD      ACCESS:     188406  HIT:        862  MISS:     187544
LLC RFO       ACCESS:        167  HIT:         13  MISS:        154
LLC PREFETCH  ACCESS:     367628  HIT:        100  MISS:     367528
LLC WRITEBACK ACCESS:        614  HIT:        614  MISS:          0
LLC TRANSLATION ACCESS:        164  HIT:         79  MISS:         85
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 104.09 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     467642  ROW_BUFFER_MISS:      87669
 DBUS AVG_CONGESTED_CYCLE:    3.99507
 WQ ROW_BUFFER_HIT:        291  ROW_BUFFER_MISS:        327  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4682
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
