Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 10 10:10:13 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_v2_timing_summary_routed.rpt -pb top_v2_timing_summary_routed.pb -rpx top_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_v2
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 14 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.177     -142.231                     12                 1149        0.142        0.000                      0                 1149        3.500        0.000                       0                   413  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.177     -142.231                     12                  758        0.142        0.000                      0                  758        3.500        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.356        0.000                      0                  391        1.367        0.000                      0                  391  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack      -12.177ns,  Total Violation     -142.231ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.177ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_a_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.978ns  (logic 9.337ns (46.736%)  route 10.641ns (53.264%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X101Y44        FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y44        FDPE (Prop_fdpe_C_Q)         0.456     6.332 r  motor_ctrl_inst/y_axis_latched_reg[2]/Q
                         net (fo=6, routed)           0.646     6.978    motor_ctrl_inst/y_axis_latched[2]
    SLICE_X100Y44        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.498 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_632/CO[3]
                         net (fo=1, routed)           0.000     7.498    motor_ctrl_inst/duty_cycle_a_reg[2]_i_632_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.813 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_401/O[3]
                         net (fo=9, routed)           0.639     8.452    motor_ctrl_inst/duty_cycle_a3[8]
    SLICE_X101Y47        LUT2 (Prop_lut2_I1_O)        0.307     8.759 r  motor_ctrl_inst/duty_cycle_a[2]_i_643/O
                         net (fo=1, routed)           0.000     8.759    motor_ctrl_inst/duty_cycle_a[2]_i_643_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.291 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_411/CO[3]
                         net (fo=1, routed)           0.000     9.291    motor_ctrl_inst/duty_cycle_a_reg[2]_i_411_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_241/O[0]
                         net (fo=3, routed)           0.908    10.421    motor_ctrl_inst/duty_cycle_a_reg[2]_i_241_n_7
    SLICE_X105Y47        LUT6 (Prop_lut6_I4_O)        0.299    10.720 r  motor_ctrl_inst/duty_cycle_a[2]_i_586/O
                         net (fo=1, routed)           0.000    10.720    motor_ctrl_inst/duty_cycle_a[2]_i_586_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.270 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    11.270    motor_ctrl_inst/duty_cycle_a_reg[2]_i_385_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.492 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_384/O[0]
                         net (fo=36, routed)          0.976    12.468    duty_cycle_a2[15]
    SLICE_X104Y44        LUT3 (Prop_lut3_I1_O)        0.299    12.767 r  duty_cycle_a[0]_i_150/O
                         net (fo=1, routed)           0.701    13.468    motor_ctrl_inst/y_axis_latched_reg[0]_6[3]
    SLICE_X107Y47        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.853 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    13.853    motor_ctrl_inst/duty_cycle_a_reg[0]_i_126_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.967    motor_ctrl_inst/duty_cycle_a_reg[0]_i_96_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.280 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_390/O[3]
                         net (fo=3, routed)           0.594    14.875    motor_ctrl_inst_n_123
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.306    15.181 r  duty_cycle_a[2]_i_187/O
                         net (fo=1, routed)           0.635    15.816    motor_ctrl_inst/y_axis_latched_reg[0]_28[1]
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.323 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.323    motor_ctrl_inst/duty_cycle_a_reg[2]_i_82_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.437 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.437    motor_ctrl_inst/duty_cycle_a_reg[2]_i_85_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.771 r  motor_ctrl_inst/duty_cycle_a_reg[7]_i_100/O[1]
                         net (fo=3, routed)           0.428    17.199    motor_ctrl_inst_n_221
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.303    17.502 r  duty_cycle_a[2]_i_540/O
                         net (fo=1, routed)           0.831    18.333    duty_cycle_a[2]_i_540_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.853 r  duty_cycle_a_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.853    duty_cycle_a_reg[2]_i_343_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.970 r  duty_cycle_a_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.970    duty_cycle_a_reg[2]_i_159_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.209 f  duty_cycle_a_reg[2]_i_71/O[2]
                         net (fo=9, routed)           0.720    19.930    duty_cycle_a_reg[2]_i_71_n_5
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.301    20.231 r  duty_cycle_a[2]_i_154/O
                         net (fo=1, routed)           0.777    21.007    duty_cycle_a[2]_i_154_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.557 r  duty_cycle_a_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.557    duty_cycle_a_reg[2]_i_62_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  duty_cycle_a_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.674    duty_cycle_a_reg[2]_i_15_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.989 r  duty_cycle_a_reg[2]_i_6/O[3]
                         net (fo=11, routed)          0.689    22.678    motor_ctrl_inst/y_axis_latched_reg[15]_58[3]
    SLICE_X103Y56        LUT4 (Prop_lut4_I3_O)        0.307    22.985 r  motor_ctrl_inst/duty_cycle_a[2]_i_38/O
                         net (fo=1, routed)           0.000    22.985    motor_ctrl_inst/duty_cycle_a[2]_i_38_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.386 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_9/CO[3]
                         net (fo=10, routed)          0.838    24.225    motor_ctrl_inst/duty_cycle_a_reg[2]_i_9_n_0
    SLICE_X99Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.349 r  motor_ctrl_inst/duty_cycle_a[7]_i_23/O
                         net (fo=2, routed)           0.841    25.190    motor_ctrl_inst/duty_cycle_a[7]_i_23_n_0
    SLICE_X100Y57        LUT6 (Prop_lut6_I1_O)        0.124    25.314 r  motor_ctrl_inst/duty_cycle_a[7]_i_7/O
                         net (fo=2, routed)           0.416    25.730    motor_ctrl_inst/duty_cycle_a[7]_i_7_n_0
    SLICE_X101Y57        LUT6 (Prop_lut6_I5_O)        0.124    25.854 r  motor_ctrl_inst/duty_cycle_a[7]_i_1/O
                         net (fo=1, routed)           0.000    25.854    motor_ctrl_inst/duty_cycle_a[7]_i_1_n_0
    SLICE_X101Y57        FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.607    13.371    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X101Y57        FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[7]/C
                         clock pessimism              0.309    13.680    
                         clock uncertainty           -0.035    13.645    
    SLICE_X101Y57        FDCE (Setup_fdce_C_D)        0.032    13.677    motor_ctrl_inst/duty_cycle_a_reg[7]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -25.854    
  -------------------------------------------------------------------
                         slack                                -12.177    

Slack (VIOLATED) :        -12.171ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_b_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.972ns  (logic 9.337ns (46.750%)  route 10.635ns (53.250%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X101Y44        FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y44        FDPE (Prop_fdpe_C_Q)         0.456     6.332 r  motor_ctrl_inst/y_axis_latched_reg[2]/Q
                         net (fo=6, routed)           0.646     6.978    motor_ctrl_inst/y_axis_latched[2]
    SLICE_X100Y44        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.498 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_632/CO[3]
                         net (fo=1, routed)           0.000     7.498    motor_ctrl_inst/duty_cycle_a_reg[2]_i_632_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.813 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_401/O[3]
                         net (fo=9, routed)           0.639     8.452    motor_ctrl_inst/duty_cycle_a3[8]
    SLICE_X101Y47        LUT2 (Prop_lut2_I1_O)        0.307     8.759 r  motor_ctrl_inst/duty_cycle_a[2]_i_643/O
                         net (fo=1, routed)           0.000     8.759    motor_ctrl_inst/duty_cycle_a[2]_i_643_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.291 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_411/CO[3]
                         net (fo=1, routed)           0.000     9.291    motor_ctrl_inst/duty_cycle_a_reg[2]_i_411_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_241/O[0]
                         net (fo=3, routed)           0.908    10.421    motor_ctrl_inst/duty_cycle_a_reg[2]_i_241_n_7
    SLICE_X105Y47        LUT6 (Prop_lut6_I4_O)        0.299    10.720 r  motor_ctrl_inst/duty_cycle_a[2]_i_586/O
                         net (fo=1, routed)           0.000    10.720    motor_ctrl_inst/duty_cycle_a[2]_i_586_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.270 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    11.270    motor_ctrl_inst/duty_cycle_a_reg[2]_i_385_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.492 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_384/O[0]
                         net (fo=36, routed)          0.976    12.468    duty_cycle_a2[15]
    SLICE_X104Y44        LUT3 (Prop_lut3_I1_O)        0.299    12.767 r  duty_cycle_a[0]_i_150/O
                         net (fo=1, routed)           0.701    13.468    motor_ctrl_inst/y_axis_latched_reg[0]_6[3]
    SLICE_X107Y47        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.853 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    13.853    motor_ctrl_inst/duty_cycle_a_reg[0]_i_126_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.967    motor_ctrl_inst/duty_cycle_a_reg[0]_i_96_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.280 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_390/O[3]
                         net (fo=3, routed)           0.594    14.875    motor_ctrl_inst_n_123
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.306    15.181 r  duty_cycle_a[2]_i_187/O
                         net (fo=1, routed)           0.635    15.816    motor_ctrl_inst/y_axis_latched_reg[0]_28[1]
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.323 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.323    motor_ctrl_inst/duty_cycle_a_reg[2]_i_82_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.437 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.437    motor_ctrl_inst/duty_cycle_a_reg[2]_i_85_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.771 r  motor_ctrl_inst/duty_cycle_a_reg[7]_i_100/O[1]
                         net (fo=3, routed)           0.428    17.199    motor_ctrl_inst_n_221
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.303    17.502 r  duty_cycle_a[2]_i_540/O
                         net (fo=1, routed)           0.831    18.333    duty_cycle_a[2]_i_540_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.853 r  duty_cycle_a_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.853    duty_cycle_a_reg[2]_i_343_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.970 r  duty_cycle_a_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.970    duty_cycle_a_reg[2]_i_159_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.209 f  duty_cycle_a_reg[2]_i_71/O[2]
                         net (fo=9, routed)           0.720    19.930    duty_cycle_a_reg[2]_i_71_n_5
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.301    20.231 r  duty_cycle_a[2]_i_154/O
                         net (fo=1, routed)           0.777    21.007    duty_cycle_a[2]_i_154_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.557 r  duty_cycle_a_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.557    duty_cycle_a_reg[2]_i_62_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  duty_cycle_a_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.674    duty_cycle_a_reg[2]_i_15_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.989 r  duty_cycle_a_reg[2]_i_6/O[3]
                         net (fo=11, routed)          0.689    22.678    motor_ctrl_inst/y_axis_latched_reg[15]_58[3]
    SLICE_X103Y56        LUT4 (Prop_lut4_I3_O)        0.307    22.985 r  motor_ctrl_inst/duty_cycle_a[2]_i_38/O
                         net (fo=1, routed)           0.000    22.985    motor_ctrl_inst/duty_cycle_a[2]_i_38_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.386 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_9/CO[3]
                         net (fo=10, routed)          0.838    24.225    motor_ctrl_inst/duty_cycle_a_reg[2]_i_9_n_0
    SLICE_X99Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.349 r  motor_ctrl_inst/duty_cycle_a[7]_i_23/O
                         net (fo=2, routed)           0.841    25.190    motor_ctrl_inst/duty_cycle_a[7]_i_23_n_0
    SLICE_X100Y57        LUT6 (Prop_lut6_I1_O)        0.124    25.314 r  motor_ctrl_inst/duty_cycle_a[7]_i_7/O
                         net (fo=2, routed)           0.410    25.724    motor_ctrl_inst/duty_cycle_a[7]_i_7_n_0
    SLICE_X99Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.848 r  motor_ctrl_inst/duty_cycle_b[7]_i_1/O
                         net (fo=1, routed)           0.000    25.848    motor_ctrl_inst/duty_cycle_b[7]_i_1_n_0
    SLICE_X99Y56         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X99Y56         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[7]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X99Y56         FDCE (Setup_fdce_C_D)        0.031    13.677    motor_ctrl_inst/duty_cycle_b_reg[7]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -25.848    
  -------------------------------------------------------------------
                         slack                                -12.171    

Slack (VIOLATED) :        -12.121ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_a_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.973ns  (logic 9.337ns (46.749%)  route 10.636ns (53.251%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X101Y44        FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y44        FDPE (Prop_fdpe_C_Q)         0.456     6.332 r  motor_ctrl_inst/y_axis_latched_reg[2]/Q
                         net (fo=6, routed)           0.646     6.978    motor_ctrl_inst/y_axis_latched[2]
    SLICE_X100Y44        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.498 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_632/CO[3]
                         net (fo=1, routed)           0.000     7.498    motor_ctrl_inst/duty_cycle_a_reg[2]_i_632_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.813 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_401/O[3]
                         net (fo=9, routed)           0.639     8.452    motor_ctrl_inst/duty_cycle_a3[8]
    SLICE_X101Y47        LUT2 (Prop_lut2_I1_O)        0.307     8.759 r  motor_ctrl_inst/duty_cycle_a[2]_i_643/O
                         net (fo=1, routed)           0.000     8.759    motor_ctrl_inst/duty_cycle_a[2]_i_643_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.291 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_411/CO[3]
                         net (fo=1, routed)           0.000     9.291    motor_ctrl_inst/duty_cycle_a_reg[2]_i_411_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_241/O[0]
                         net (fo=3, routed)           0.908    10.421    motor_ctrl_inst/duty_cycle_a_reg[2]_i_241_n_7
    SLICE_X105Y47        LUT6 (Prop_lut6_I4_O)        0.299    10.720 r  motor_ctrl_inst/duty_cycle_a[2]_i_586/O
                         net (fo=1, routed)           0.000    10.720    motor_ctrl_inst/duty_cycle_a[2]_i_586_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.270 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    11.270    motor_ctrl_inst/duty_cycle_a_reg[2]_i_385_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.492 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_384/O[0]
                         net (fo=36, routed)          0.976    12.468    duty_cycle_a2[15]
    SLICE_X104Y44        LUT3 (Prop_lut3_I1_O)        0.299    12.767 r  duty_cycle_a[0]_i_150/O
                         net (fo=1, routed)           0.701    13.468    motor_ctrl_inst/y_axis_latched_reg[0]_6[3]
    SLICE_X107Y47        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.853 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    13.853    motor_ctrl_inst/duty_cycle_a_reg[0]_i_126_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.967    motor_ctrl_inst/duty_cycle_a_reg[0]_i_96_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.280 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_390/O[3]
                         net (fo=3, routed)           0.594    14.875    motor_ctrl_inst_n_123
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.306    15.181 r  duty_cycle_a[2]_i_187/O
                         net (fo=1, routed)           0.635    15.816    motor_ctrl_inst/y_axis_latched_reg[0]_28[1]
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.323 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.323    motor_ctrl_inst/duty_cycle_a_reg[2]_i_82_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.437 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.437    motor_ctrl_inst/duty_cycle_a_reg[2]_i_85_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.771 r  motor_ctrl_inst/duty_cycle_a_reg[7]_i_100/O[1]
                         net (fo=3, routed)           0.428    17.199    motor_ctrl_inst_n_221
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.303    17.502 r  duty_cycle_a[2]_i_540/O
                         net (fo=1, routed)           0.831    18.333    duty_cycle_a[2]_i_540_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.853 r  duty_cycle_a_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.853    duty_cycle_a_reg[2]_i_343_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.970 r  duty_cycle_a_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.970    duty_cycle_a_reg[2]_i_159_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.209 f  duty_cycle_a_reg[2]_i_71/O[2]
                         net (fo=9, routed)           0.720    19.930    duty_cycle_a_reg[2]_i_71_n_5
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.301    20.231 r  duty_cycle_a[2]_i_154/O
                         net (fo=1, routed)           0.777    21.007    duty_cycle_a[2]_i_154_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.557 r  duty_cycle_a_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.557    duty_cycle_a_reg[2]_i_62_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  duty_cycle_a_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.674    duty_cycle_a_reg[2]_i_15_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.989 r  duty_cycle_a_reg[2]_i_6/O[3]
                         net (fo=11, routed)          0.689    22.678    motor_ctrl_inst/y_axis_latched_reg[15]_58[3]
    SLICE_X103Y56        LUT4 (Prop_lut4_I3_O)        0.307    22.985 r  motor_ctrl_inst/duty_cycle_a[2]_i_38/O
                         net (fo=1, routed)           0.000    22.985    motor_ctrl_inst/duty_cycle_a[2]_i_38_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.386 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_9/CO[3]
                         net (fo=10, routed)          0.838    24.225    motor_ctrl_inst/duty_cycle_a_reg[2]_i_9_n_0
    SLICE_X99Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.349 r  motor_ctrl_inst/duty_cycle_a[7]_i_23/O
                         net (fo=2, routed)           0.825    25.174    motor_ctrl_inst/duty_cycle_a[7]_i_23_n_0
    SLICE_X101Y55        LUT6 (Prop_lut6_I5_O)        0.124    25.298 r  motor_ctrl_inst/duty_cycle_a[6]_i_2/O
                         net (fo=1, routed)           0.426    25.724    motor_ctrl_inst/duty_cycle_a[6]_i_2_n_0
    SLICE_X100Y54        LUT6 (Prop_lut6_I3_O)        0.124    25.848 r  motor_ctrl_inst/duty_cycle_a[6]_i_1/O
                         net (fo=1, routed)           0.000    25.848    motor_ctrl_inst/duty_cycle_a[6]_i_1_n_0
    SLICE_X100Y54        FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X100Y54        FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[6]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X100Y54        FDCE (Setup_fdce_C_D)        0.081    13.727    motor_ctrl_inst/duty_cycle_a_reg[6]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                         -25.848    
  -------------------------------------------------------------------
                         slack                                -12.121    

Slack (VIOLATED) :        -12.065ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.867ns  (logic 9.337ns (46.997%)  route 10.530ns (53.003%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X101Y44        FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y44        FDPE (Prop_fdpe_C_Q)         0.456     6.332 r  motor_ctrl_inst/y_axis_latched_reg[2]/Q
                         net (fo=6, routed)           0.646     6.978    motor_ctrl_inst/y_axis_latched[2]
    SLICE_X100Y44        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.498 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_632/CO[3]
                         net (fo=1, routed)           0.000     7.498    motor_ctrl_inst/duty_cycle_a_reg[2]_i_632_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.813 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_401/O[3]
                         net (fo=9, routed)           0.639     8.452    motor_ctrl_inst/duty_cycle_a3[8]
    SLICE_X101Y47        LUT2 (Prop_lut2_I1_O)        0.307     8.759 r  motor_ctrl_inst/duty_cycle_a[2]_i_643/O
                         net (fo=1, routed)           0.000     8.759    motor_ctrl_inst/duty_cycle_a[2]_i_643_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.291 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_411/CO[3]
                         net (fo=1, routed)           0.000     9.291    motor_ctrl_inst/duty_cycle_a_reg[2]_i_411_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_241/O[0]
                         net (fo=3, routed)           0.908    10.421    motor_ctrl_inst/duty_cycle_a_reg[2]_i_241_n_7
    SLICE_X105Y47        LUT6 (Prop_lut6_I4_O)        0.299    10.720 r  motor_ctrl_inst/duty_cycle_a[2]_i_586/O
                         net (fo=1, routed)           0.000    10.720    motor_ctrl_inst/duty_cycle_a[2]_i_586_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.270 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    11.270    motor_ctrl_inst/duty_cycle_a_reg[2]_i_385_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.492 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_384/O[0]
                         net (fo=36, routed)          0.976    12.468    duty_cycle_a2[15]
    SLICE_X104Y44        LUT3 (Prop_lut3_I1_O)        0.299    12.767 r  duty_cycle_a[0]_i_150/O
                         net (fo=1, routed)           0.701    13.468    motor_ctrl_inst/y_axis_latched_reg[0]_6[3]
    SLICE_X107Y47        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.853 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    13.853    motor_ctrl_inst/duty_cycle_a_reg[0]_i_126_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.967    motor_ctrl_inst/duty_cycle_a_reg[0]_i_96_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.280 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_390/O[3]
                         net (fo=3, routed)           0.594    14.875    motor_ctrl_inst_n_123
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.306    15.181 r  duty_cycle_a[2]_i_187/O
                         net (fo=1, routed)           0.635    15.816    motor_ctrl_inst/y_axis_latched_reg[0]_28[1]
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.323 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.323    motor_ctrl_inst/duty_cycle_a_reg[2]_i_82_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.437 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.437    motor_ctrl_inst/duty_cycle_a_reg[2]_i_85_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.771 r  motor_ctrl_inst/duty_cycle_a_reg[7]_i_100/O[1]
                         net (fo=3, routed)           0.428    17.199    motor_ctrl_inst_n_221
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.303    17.502 r  duty_cycle_a[2]_i_540/O
                         net (fo=1, routed)           0.831    18.333    duty_cycle_a[2]_i_540_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.853 r  duty_cycle_a_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.853    duty_cycle_a_reg[2]_i_343_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.970 r  duty_cycle_a_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.970    duty_cycle_a_reg[2]_i_159_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.209 f  duty_cycle_a_reg[2]_i_71/O[2]
                         net (fo=9, routed)           0.720    19.930    duty_cycle_a_reg[2]_i_71_n_5
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.301    20.231 r  duty_cycle_a[2]_i_154/O
                         net (fo=1, routed)           0.777    21.007    duty_cycle_a[2]_i_154_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.557 r  duty_cycle_a_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.557    duty_cycle_a_reg[2]_i_62_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  duty_cycle_a_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.674    duty_cycle_a_reg[2]_i_15_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.989 r  duty_cycle_a_reg[2]_i_6/O[3]
                         net (fo=11, routed)          0.689    22.678    motor_ctrl_inst/y_axis_latched_reg[15]_58[3]
    SLICE_X103Y56        LUT4 (Prop_lut4_I3_O)        0.307    22.985 r  motor_ctrl_inst/duty_cycle_a[2]_i_38/O
                         net (fo=1, routed)           0.000    22.985    motor_ctrl_inst/duty_cycle_a[2]_i_38_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.386 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_9/CO[3]
                         net (fo=10, routed)          0.956    24.342    motor_ctrl_inst/duty_cycle_a_reg[2]_i_9_n_0
    SLICE_X101Y56        LUT5 (Prop_lut5_I0_O)        0.124    24.466 r  motor_ctrl_inst/duty_cycle_a[7]_i_25/O
                         net (fo=4, routed)           0.582    25.048    motor_ctrl_inst/duty_cycle_a[7]_i_25_n_0
    SLICE_X99Y55         LUT3 (Prop_lut3_I2_O)        0.124    25.172 f  motor_ctrl_inst/duty_cycle_a[3]_i_3/O
                         net (fo=2, routed)           0.447    25.619    motor_ctrl_inst/duty_cycle_a[3]_i_3_n_0
    SLICE_X95Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.743 r  motor_ctrl_inst/duty_cycle_a[3]_i_1/O
                         net (fo=1, routed)           0.000    25.743    motor_ctrl_inst/duty_cycle_a[3]_i_1_n_0
    SLICE_X95Y56         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X95Y56         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[3]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X95Y56         FDCE (Setup_fdce_C_D)        0.032    13.678    motor_ctrl_inst/duty_cycle_a_reg[3]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                         -25.743    
  -------------------------------------------------------------------
                         slack                                -12.065    

Slack (VIOLATED) :        -12.061ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.862ns  (logic 9.337ns (47.009%)  route 10.525ns (52.991%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X101Y44        FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y44        FDPE (Prop_fdpe_C_Q)         0.456     6.332 r  motor_ctrl_inst/y_axis_latched_reg[2]/Q
                         net (fo=6, routed)           0.646     6.978    motor_ctrl_inst/y_axis_latched[2]
    SLICE_X100Y44        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.498 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_632/CO[3]
                         net (fo=1, routed)           0.000     7.498    motor_ctrl_inst/duty_cycle_a_reg[2]_i_632_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.813 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_401/O[3]
                         net (fo=9, routed)           0.639     8.452    motor_ctrl_inst/duty_cycle_a3[8]
    SLICE_X101Y47        LUT2 (Prop_lut2_I1_O)        0.307     8.759 r  motor_ctrl_inst/duty_cycle_a[2]_i_643/O
                         net (fo=1, routed)           0.000     8.759    motor_ctrl_inst/duty_cycle_a[2]_i_643_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.291 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_411/CO[3]
                         net (fo=1, routed)           0.000     9.291    motor_ctrl_inst/duty_cycle_a_reg[2]_i_411_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_241/O[0]
                         net (fo=3, routed)           0.908    10.421    motor_ctrl_inst/duty_cycle_a_reg[2]_i_241_n_7
    SLICE_X105Y47        LUT6 (Prop_lut6_I4_O)        0.299    10.720 r  motor_ctrl_inst/duty_cycle_a[2]_i_586/O
                         net (fo=1, routed)           0.000    10.720    motor_ctrl_inst/duty_cycle_a[2]_i_586_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.270 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    11.270    motor_ctrl_inst/duty_cycle_a_reg[2]_i_385_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.492 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_384/O[0]
                         net (fo=36, routed)          0.976    12.468    duty_cycle_a2[15]
    SLICE_X104Y44        LUT3 (Prop_lut3_I1_O)        0.299    12.767 r  duty_cycle_a[0]_i_150/O
                         net (fo=1, routed)           0.701    13.468    motor_ctrl_inst/y_axis_latched_reg[0]_6[3]
    SLICE_X107Y47        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.853 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    13.853    motor_ctrl_inst/duty_cycle_a_reg[0]_i_126_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.967    motor_ctrl_inst/duty_cycle_a_reg[0]_i_96_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.280 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_390/O[3]
                         net (fo=3, routed)           0.594    14.875    motor_ctrl_inst_n_123
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.306    15.181 r  duty_cycle_a[2]_i_187/O
                         net (fo=1, routed)           0.635    15.816    motor_ctrl_inst/y_axis_latched_reg[0]_28[1]
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.323 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.323    motor_ctrl_inst/duty_cycle_a_reg[2]_i_82_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.437 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.437    motor_ctrl_inst/duty_cycle_a_reg[2]_i_85_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.771 r  motor_ctrl_inst/duty_cycle_a_reg[7]_i_100/O[1]
                         net (fo=3, routed)           0.428    17.199    motor_ctrl_inst_n_221
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.303    17.502 r  duty_cycle_a[2]_i_540/O
                         net (fo=1, routed)           0.831    18.333    duty_cycle_a[2]_i_540_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.853 r  duty_cycle_a_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.853    duty_cycle_a_reg[2]_i_343_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.970 r  duty_cycle_a_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.970    duty_cycle_a_reg[2]_i_159_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.209 f  duty_cycle_a_reg[2]_i_71/O[2]
                         net (fo=9, routed)           0.720    19.930    duty_cycle_a_reg[2]_i_71_n_5
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.301    20.231 r  duty_cycle_a[2]_i_154/O
                         net (fo=1, routed)           0.777    21.007    duty_cycle_a[2]_i_154_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.557 r  duty_cycle_a_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.557    duty_cycle_a_reg[2]_i_62_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  duty_cycle_a_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.674    duty_cycle_a_reg[2]_i_15_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.989 r  duty_cycle_a_reg[2]_i_6/O[3]
                         net (fo=11, routed)          0.689    22.678    motor_ctrl_inst/y_axis_latched_reg[15]_58[3]
    SLICE_X103Y56        LUT4 (Prop_lut4_I3_O)        0.307    22.985 r  motor_ctrl_inst/duty_cycle_a[2]_i_38/O
                         net (fo=1, routed)           0.000    22.985    motor_ctrl_inst/duty_cycle_a[2]_i_38_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.386 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_9/CO[3]
                         net (fo=10, routed)          0.956    24.342    motor_ctrl_inst/duty_cycle_a_reg[2]_i_9_n_0
    SLICE_X101Y56        LUT5 (Prop_lut5_I0_O)        0.124    24.466 r  motor_ctrl_inst/duty_cycle_a[7]_i_25/O
                         net (fo=4, routed)           0.582    25.048    motor_ctrl_inst/duty_cycle_a[7]_i_25_n_0
    SLICE_X99Y55         LUT3 (Prop_lut3_I2_O)        0.124    25.172 f  motor_ctrl_inst/duty_cycle_a[3]_i_3/O
                         net (fo=2, routed)           0.442    25.614    motor_ctrl_inst/duty_cycle_a[3]_i_3_n_0
    SLICE_X95Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.738 r  motor_ctrl_inst/duty_cycle_b[3]_i_1/O
                         net (fo=1, routed)           0.000    25.738    motor_ctrl_inst/duty_cycle_b[3]_i_1_n_0
    SLICE_X95Y56         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X95Y56         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[3]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X95Y56         FDCE (Setup_fdce_C_D)        0.031    13.677    motor_ctrl_inst/duty_cycle_b_reg[3]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -25.738    
  -------------------------------------------------------------------
                         slack                                -12.061    

Slack (VIOLATED) :        -11.803ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.604ns  (logic 9.337ns (47.627%)  route 10.267ns (52.373%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X101Y44        FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y44        FDPE (Prop_fdpe_C_Q)         0.456     6.332 r  motor_ctrl_inst/y_axis_latched_reg[2]/Q
                         net (fo=6, routed)           0.646     6.978    motor_ctrl_inst/y_axis_latched[2]
    SLICE_X100Y44        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.498 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_632/CO[3]
                         net (fo=1, routed)           0.000     7.498    motor_ctrl_inst/duty_cycle_a_reg[2]_i_632_n_0
    SLICE_X100Y45        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.813 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_401/O[3]
                         net (fo=9, routed)           0.639     8.452    motor_ctrl_inst/duty_cycle_a3[8]
    SLICE_X101Y47        LUT2 (Prop_lut2_I1_O)        0.307     8.759 r  motor_ctrl_inst/duty_cycle_a[2]_i_643/O
                         net (fo=1, routed)           0.000     8.759    motor_ctrl_inst/duty_cycle_a[2]_i_643_n_0
    SLICE_X101Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.291 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_411/CO[3]
                         net (fo=1, routed)           0.000     9.291    motor_ctrl_inst/duty_cycle_a_reg[2]_i_411_n_0
    SLICE_X101Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.513 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_241/O[0]
                         net (fo=3, routed)           0.908    10.421    motor_ctrl_inst/duty_cycle_a_reg[2]_i_241_n_7
    SLICE_X105Y47        LUT6 (Prop_lut6_I4_O)        0.299    10.720 r  motor_ctrl_inst/duty_cycle_a[2]_i_586/O
                         net (fo=1, routed)           0.000    10.720    motor_ctrl_inst/duty_cycle_a[2]_i_586_n_0
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.270 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_385/CO[3]
                         net (fo=1, routed)           0.000    11.270    motor_ctrl_inst/duty_cycle_a_reg[2]_i_385_n_0
    SLICE_X105Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.492 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_384/O[0]
                         net (fo=36, routed)          0.976    12.468    duty_cycle_a2[15]
    SLICE_X104Y44        LUT3 (Prop_lut3_I1_O)        0.299    12.767 r  duty_cycle_a[0]_i_150/O
                         net (fo=1, routed)           0.701    13.468    motor_ctrl_inst/y_axis_latched_reg[0]_6[3]
    SLICE_X107Y47        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.853 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    13.853    motor_ctrl_inst/duty_cycle_a_reg[0]_i_126_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  motor_ctrl_inst/duty_cycle_a_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.967    motor_ctrl_inst/duty_cycle_a_reg[0]_i_96_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.280 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_390/O[3]
                         net (fo=3, routed)           0.594    14.875    motor_ctrl_inst_n_123
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.306    15.181 r  duty_cycle_a[2]_i_187/O
                         net (fo=1, routed)           0.635    15.816    motor_ctrl_inst/y_axis_latched_reg[0]_28[1]
    SLICE_X106Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.323 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.323    motor_ctrl_inst/duty_cycle_a_reg[2]_i_82_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.437 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.437    motor_ctrl_inst/duty_cycle_a_reg[2]_i_85_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.771 r  motor_ctrl_inst/duty_cycle_a_reg[7]_i_100/O[1]
                         net (fo=3, routed)           0.428    17.199    motor_ctrl_inst_n_221
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.303    17.502 r  duty_cycle_a[2]_i_540/O
                         net (fo=1, routed)           0.831    18.333    duty_cycle_a[2]_i_540_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.853 r  duty_cycle_a_reg[2]_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.853    duty_cycle_a_reg[2]_i_343_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.970 r  duty_cycle_a_reg[2]_i_159/CO[3]
                         net (fo=1, routed)           0.000    18.970    duty_cycle_a_reg[2]_i_159_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.209 f  duty_cycle_a_reg[2]_i_71/O[2]
                         net (fo=9, routed)           0.720    19.930    duty_cycle_a_reg[2]_i_71_n_5
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.301    20.231 r  duty_cycle_a[2]_i_154/O
                         net (fo=1, routed)           0.777    21.007    duty_cycle_a[2]_i_154_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.557 r  duty_cycle_a_reg[2]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.557    duty_cycle_a_reg[2]_i_62_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.674 r  duty_cycle_a_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.674    duty_cycle_a_reg[2]_i_15_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.989 r  duty_cycle_a_reg[2]_i_6/O[3]
                         net (fo=11, routed)          0.689    22.678    motor_ctrl_inst/y_axis_latched_reg[15]_58[3]
    SLICE_X103Y56        LUT4 (Prop_lut4_I3_O)        0.307    22.985 r  motor_ctrl_inst/duty_cycle_a[2]_i_38/O
                         net (fo=1, routed)           0.000    22.985    motor_ctrl_inst/duty_cycle_a[2]_i_38_n_0
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.386 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_9/CO[3]
                         net (fo=10, routed)          0.956    24.342    motor_ctrl_inst/duty_cycle_a_reg[2]_i_9_n_0
    SLICE_X101Y56        LUT5 (Prop_lut5_I0_O)        0.124    24.466 r  motor_ctrl_inst/duty_cycle_a[7]_i_25/O
                         net (fo=4, routed)           0.615    25.081    motor_ctrl_inst/duty_cycle_a[7]_i_25_n_0
    SLICE_X99Y55         LUT6 (Prop_lut6_I4_O)        0.124    25.205 f  motor_ctrl_inst/duty_cycle_a[5]_i_2/O
                         net (fo=1, routed)           0.151    25.356    motor_ctrl_inst/duty_cycle_a[5]_i_2_n_0
    SLICE_X99Y55         LUT4 (Prop_lut4_I1_O)        0.124    25.480 r  motor_ctrl_inst/duty_cycle_a[5]_i_1/O
                         net (fo=1, routed)           0.000    25.480    motor_ctrl_inst/duty_cycle_a[5]_i_1_n_0
    SLICE_X99Y55         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X99Y55         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[5]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X99Y55         FDCE (Setup_fdce_C_D)        0.031    13.677    motor_ctrl_inst/duty_cycle_a_reg[5]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -25.480    
  -------------------------------------------------------------------
                         slack                                -11.803    

Slack (VIOLATED) :        -11.785ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_a_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.586ns  (logic 9.805ns (50.060%)  route 9.781ns (49.940%))
  Logic Levels:           29  (CARRY4=18 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X97Y44         FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDPE (Prop_fdpe_C_Q)         0.456     6.332 f  motor_ctrl_inst/y_axis_latched_reg[1]/Q
                         net (fo=6, routed)           0.474     6.806    motor_ctrl_inst/y_axis_latched[1]
    SLICE_X96Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.930 r  motor_ctrl_inst/duty_cycle_a[2]_i_507/O
                         net (fo=1, routed)           0.000     6.930    motor_ctrl_inst/duty_cycle_a[2]_i_507_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.573 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_306/O[3]
                         net (fo=9, routed)           0.831     8.404    motor_ctrl_inst_n_242
    SLICE_X99Y45         LUT2 (Prop_lut2_I0_O)        0.307     8.711 r  duty_cycle_a[2]_i_838/O
                         net (fo=1, routed)           0.000     8.711    duty_cycle_a[2]_i_838_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.261 r  duty_cycle_a_reg[2]_i_695/CO[3]
                         net (fo=1, routed)           0.000     9.261    duty_cycle_a_reg[2]_i_695_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.483 r  duty_cycle_a_reg[2]_i_478/O[0]
                         net (fo=3, routed)           0.744    10.227    duty_cycle_a_reg[2]_i_478_n_7
    SLICE_X99Y43         LUT3 (Prop_lut3_I0_O)        0.299    10.526 r  duty_cycle_a[7]_i_175/O
                         net (fo=1, routed)           0.636    11.162    duty_cycle_a[7]_i_175_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.669 r  duty_cycle_a_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.669    duty_cycle_a_reg[7]_i_107_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.783 r  duty_cycle_a_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.783    duty_cycle_a_reg[7]_i_108_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.117 f  duty_cycle_a_reg[2]_i_272/O[1]
                         net (fo=39, routed)          0.670    12.786    duty_cycle_a_reg[2]_i_272_n_6
    SLICE_X99Y49         LUT3 (Prop_lut3_I0_O)        0.303    13.089 r  duty_cycle_a[7]_i_159/O
                         net (fo=3, routed)           0.844    13.934    duty_cycle_a[7]_i_159_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.454 r  duty_cycle_a_reg[2]_i_528/CO[3]
                         net (fo=1, routed)           0.000    14.454    duty_cycle_a_reg[2]_i_528_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  duty_cycle_a_reg[3]_i_44/O[0]
                         net (fo=3, routed)           0.845    15.518    duty_cycle_a_reg[3]_i_44_n_7
    SLICE_X96Y49         LUT3 (Prop_lut3_I2_O)        0.295    15.813 r  duty_cycle_a[2]_i_313/O
                         net (fo=1, routed)           0.679    16.492    duty_cycle_a[2]_i_313_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.012 r  duty_cycle_a_reg[2]_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.012    duty_cycle_a_reg[2]_i_147_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.327 r  duty_cycle_a_reg[3]_i_15/O[3]
                         net (fo=3, routed)           0.658    17.985    duty_cycle_a_reg[3]_i_15_n_4
    SLICE_X93Y51         LUT3 (Prop_lut3_I0_O)        0.307    18.292 r  duty_cycle_a[3]_i_9/O
                         net (fo=1, routed)           0.627    18.918    duty_cycle_a[3]_i_9_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.444 r  duty_cycle_a_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001    19.445    duty_cycle_a_reg[3]_i_4_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  duty_cycle_a_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.559    duty_cycle_a_reg[7]_i_17_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.872 r  duty_cycle_a_reg[2]_i_654/O[3]
                         net (fo=3, routed)           0.752    20.624    duty_cycle_a_reg[2]_i_654_n_4
    SLICE_X90Y54         LUT2 (Prop_lut2_I0_O)        0.306    20.930 r  duty_cycle_a[2]_i_657/O
                         net (fo=1, routed)           0.000    20.930    duty_cycle_a[2]_i_657_n_0
    SLICE_X90Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  duty_cycle_a_reg[2]_i_425/CO[3]
                         net (fo=1, routed)           0.000    21.463    duty_cycle_a_reg[2]_i_425_n_0
    SLICE_X90Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.580 r  duty_cycle_a_reg[2]_i_253/CO[3]
                         net (fo=1, routed)           0.000    21.580    duty_cycle_a_reg[2]_i_253_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.819 r  duty_cycle_a_reg[2]_i_108/O[2]
                         net (fo=3, routed)           0.813    22.632    duty_cycle_a_reg[2]_i_108_n_5
    SLICE_X93Y58         LUT4 (Prop_lut4_I1_O)        0.301    22.933 r  duty_cycle_a[2]_i_137/O
                         net (fo=1, routed)           0.000    22.933    duty_cycle_a[2]_i_137_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.465 r  duty_cycle_a_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.465    duty_cycle_a_reg[2]_i_46_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.693 r  duty_cycle_a_reg[2]_i_12/CO[2]
                         net (fo=6, routed)           0.623    24.317    motor_ctrl_inst/y_axis_latched_reg[15]_57[0]
    SLICE_X95Y57         LUT3 (Prop_lut3_I0_O)        0.313    24.630 r  motor_ctrl_inst/duty_cycle_a[7]_i_18/O
                         net (fo=3, routed)           0.321    24.951    motor_ctrl_inst/duty_cycle_a[7]_i_18_n_0
    SLICE_X95Y55         LUT6 (Prop_lut6_I3_O)        0.124    25.075 f  motor_ctrl_inst/duty_cycle_a[4]_i_2/O
                         net (fo=1, routed)           0.263    25.338    motor_ctrl_inst/duty_cycle_a[4]_i_2_n_0
    SLICE_X95Y55         LUT6 (Prop_lut6_I1_O)        0.124    25.462 r  motor_ctrl_inst/duty_cycle_a[4]_i_1/O
                         net (fo=1, routed)           0.000    25.462    motor_ctrl_inst/duty_cycle_a[4]_i_1_n_0
    SLICE_X95Y55         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X95Y55         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[4]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X95Y55         FDCE (Setup_fdce_C_D)        0.031    13.677    motor_ctrl_inst/duty_cycle_a_reg[4]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -25.462    
  -------------------------------------------------------------------
                         slack                                -11.785    

Slack (VIOLATED) :        -11.702ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_b_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.553ns  (logic 9.681ns (49.512%)  route 9.872ns (50.488%))
  Logic Levels:           28  (CARRY4=18 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X97Y44         FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDPE (Prop_fdpe_C_Q)         0.456     6.332 f  motor_ctrl_inst/y_axis_latched_reg[1]/Q
                         net (fo=6, routed)           0.474     6.806    motor_ctrl_inst/y_axis_latched[1]
    SLICE_X96Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.930 r  motor_ctrl_inst/duty_cycle_a[2]_i_507/O
                         net (fo=1, routed)           0.000     6.930    motor_ctrl_inst/duty_cycle_a[2]_i_507_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.573 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_306/O[3]
                         net (fo=9, routed)           0.831     8.404    motor_ctrl_inst_n_242
    SLICE_X99Y45         LUT2 (Prop_lut2_I0_O)        0.307     8.711 r  duty_cycle_a[2]_i_838/O
                         net (fo=1, routed)           0.000     8.711    duty_cycle_a[2]_i_838_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.261 r  duty_cycle_a_reg[2]_i_695/CO[3]
                         net (fo=1, routed)           0.000     9.261    duty_cycle_a_reg[2]_i_695_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.483 r  duty_cycle_a_reg[2]_i_478/O[0]
                         net (fo=3, routed)           0.744    10.227    duty_cycle_a_reg[2]_i_478_n_7
    SLICE_X99Y43         LUT3 (Prop_lut3_I0_O)        0.299    10.526 r  duty_cycle_a[7]_i_175/O
                         net (fo=1, routed)           0.636    11.162    duty_cycle_a[7]_i_175_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.669 r  duty_cycle_a_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.669    duty_cycle_a_reg[7]_i_107_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.783 r  duty_cycle_a_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.783    duty_cycle_a_reg[7]_i_108_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.117 f  duty_cycle_a_reg[2]_i_272/O[1]
                         net (fo=39, routed)          0.670    12.786    duty_cycle_a_reg[2]_i_272_n_6
    SLICE_X99Y49         LUT3 (Prop_lut3_I0_O)        0.303    13.089 r  duty_cycle_a[7]_i_159/O
                         net (fo=3, routed)           0.844    13.934    duty_cycle_a[7]_i_159_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.454 r  duty_cycle_a_reg[2]_i_528/CO[3]
                         net (fo=1, routed)           0.000    14.454    duty_cycle_a_reg[2]_i_528_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  duty_cycle_a_reg[3]_i_44/O[0]
                         net (fo=3, routed)           0.845    15.518    duty_cycle_a_reg[3]_i_44_n_7
    SLICE_X96Y49         LUT3 (Prop_lut3_I2_O)        0.295    15.813 r  duty_cycle_a[2]_i_313/O
                         net (fo=1, routed)           0.679    16.492    duty_cycle_a[2]_i_313_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.012 r  duty_cycle_a_reg[2]_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.012    duty_cycle_a_reg[2]_i_147_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.327 r  duty_cycle_a_reg[3]_i_15/O[3]
                         net (fo=3, routed)           0.658    17.985    duty_cycle_a_reg[3]_i_15_n_4
    SLICE_X93Y51         LUT3 (Prop_lut3_I0_O)        0.307    18.292 r  duty_cycle_a[3]_i_9/O
                         net (fo=1, routed)           0.627    18.918    duty_cycle_a[3]_i_9_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.444 r  duty_cycle_a_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001    19.445    duty_cycle_a_reg[3]_i_4_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  duty_cycle_a_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.559    duty_cycle_a_reg[7]_i_17_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.872 r  duty_cycle_a_reg[2]_i_654/O[3]
                         net (fo=3, routed)           0.752    20.624    duty_cycle_a_reg[2]_i_654_n_4
    SLICE_X90Y54         LUT2 (Prop_lut2_I0_O)        0.306    20.930 r  duty_cycle_a[2]_i_657/O
                         net (fo=1, routed)           0.000    20.930    duty_cycle_a[2]_i_657_n_0
    SLICE_X90Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  duty_cycle_a_reg[2]_i_425/CO[3]
                         net (fo=1, routed)           0.000    21.463    duty_cycle_a_reg[2]_i_425_n_0
    SLICE_X90Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.580 r  duty_cycle_a_reg[2]_i_253/CO[3]
                         net (fo=1, routed)           0.000    21.580    duty_cycle_a_reg[2]_i_253_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.819 r  duty_cycle_a_reg[2]_i_108/O[2]
                         net (fo=3, routed)           0.813    22.632    duty_cycle_a_reg[2]_i_108_n_5
    SLICE_X93Y58         LUT4 (Prop_lut4_I1_O)        0.301    22.933 r  duty_cycle_a[2]_i_137/O
                         net (fo=1, routed)           0.000    22.933    duty_cycle_a[2]_i_137_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.465 r  duty_cycle_a_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.465    duty_cycle_a_reg[2]_i_46_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.693 r  duty_cycle_a_reg[2]_i_12/CO[2]
                         net (fo=6, routed)           0.719    24.412    motor_ctrl_inst/y_axis_latched_reg[15]_57[0]
    SLICE_X96Y53         LUT6 (Prop_lut6_I4_O)        0.313    24.725 r  motor_ctrl_inst/duty_cycle_a[2]_i_3/O
                         net (fo=2, routed)           0.579    25.305    motor_ctrl_inst/duty_cycle_a[2]_i_3_n_0
    SLICE_X96Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.429 r  motor_ctrl_inst/duty_cycle_b[2]_i_1/O
                         net (fo=1, routed)           0.000    25.429    motor_ctrl_inst/duty_cycle_b[2]_i_1_n_0
    SLICE_X96Y53         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X96Y53         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[2]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X96Y53         FDCE (Setup_fdce_C_D)        0.081    13.727    motor_ctrl_inst/duty_cycle_b_reg[2]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                         -25.429    
  -------------------------------------------------------------------
                         slack                                -11.702    

Slack (VIOLATED) :        -11.659ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.458ns  (logic 9.681ns (49.752%)  route 9.777ns (50.248%))
  Logic Levels:           28  (CARRY4=18 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X97Y44         FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDPE (Prop_fdpe_C_Q)         0.456     6.332 f  motor_ctrl_inst/y_axis_latched_reg[1]/Q
                         net (fo=6, routed)           0.474     6.806    motor_ctrl_inst/y_axis_latched[1]
    SLICE_X96Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.930 r  motor_ctrl_inst/duty_cycle_a[2]_i_507/O
                         net (fo=1, routed)           0.000     6.930    motor_ctrl_inst/duty_cycle_a[2]_i_507_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.573 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_306/O[3]
                         net (fo=9, routed)           0.831     8.404    motor_ctrl_inst_n_242
    SLICE_X99Y45         LUT2 (Prop_lut2_I0_O)        0.307     8.711 r  duty_cycle_a[2]_i_838/O
                         net (fo=1, routed)           0.000     8.711    duty_cycle_a[2]_i_838_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.261 r  duty_cycle_a_reg[2]_i_695/CO[3]
                         net (fo=1, routed)           0.000     9.261    duty_cycle_a_reg[2]_i_695_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.483 r  duty_cycle_a_reg[2]_i_478/O[0]
                         net (fo=3, routed)           0.744    10.227    duty_cycle_a_reg[2]_i_478_n_7
    SLICE_X99Y43         LUT3 (Prop_lut3_I0_O)        0.299    10.526 r  duty_cycle_a[7]_i_175/O
                         net (fo=1, routed)           0.636    11.162    duty_cycle_a[7]_i_175_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.669 r  duty_cycle_a_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.669    duty_cycle_a_reg[7]_i_107_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.783 r  duty_cycle_a_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.783    duty_cycle_a_reg[7]_i_108_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.117 f  duty_cycle_a_reg[2]_i_272/O[1]
                         net (fo=39, routed)          0.670    12.786    duty_cycle_a_reg[2]_i_272_n_6
    SLICE_X99Y49         LUT3 (Prop_lut3_I0_O)        0.303    13.089 r  duty_cycle_a[7]_i_159/O
                         net (fo=3, routed)           0.844    13.934    duty_cycle_a[7]_i_159_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.454 r  duty_cycle_a_reg[2]_i_528/CO[3]
                         net (fo=1, routed)           0.000    14.454    duty_cycle_a_reg[2]_i_528_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  duty_cycle_a_reg[3]_i_44/O[0]
                         net (fo=3, routed)           0.845    15.518    duty_cycle_a_reg[3]_i_44_n_7
    SLICE_X96Y49         LUT3 (Prop_lut3_I2_O)        0.295    15.813 r  duty_cycle_a[2]_i_313/O
                         net (fo=1, routed)           0.679    16.492    duty_cycle_a[2]_i_313_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.012 r  duty_cycle_a_reg[2]_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.012    duty_cycle_a_reg[2]_i_147_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.327 r  duty_cycle_a_reg[3]_i_15/O[3]
                         net (fo=3, routed)           0.658    17.985    duty_cycle_a_reg[3]_i_15_n_4
    SLICE_X93Y51         LUT3 (Prop_lut3_I0_O)        0.307    18.292 r  duty_cycle_a[3]_i_9/O
                         net (fo=1, routed)           0.627    18.918    duty_cycle_a[3]_i_9_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.444 r  duty_cycle_a_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001    19.445    duty_cycle_a_reg[3]_i_4_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  duty_cycle_a_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.559    duty_cycle_a_reg[7]_i_17_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.872 r  duty_cycle_a_reg[2]_i_654/O[3]
                         net (fo=3, routed)           0.752    20.624    duty_cycle_a_reg[2]_i_654_n_4
    SLICE_X90Y54         LUT2 (Prop_lut2_I0_O)        0.306    20.930 r  duty_cycle_a[2]_i_657/O
                         net (fo=1, routed)           0.000    20.930    duty_cycle_a[2]_i_657_n_0
    SLICE_X90Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  duty_cycle_a_reg[2]_i_425/CO[3]
                         net (fo=1, routed)           0.000    21.463    duty_cycle_a_reg[2]_i_425_n_0
    SLICE_X90Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.580 r  duty_cycle_a_reg[2]_i_253/CO[3]
                         net (fo=1, routed)           0.000    21.580    duty_cycle_a_reg[2]_i_253_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.819 r  duty_cycle_a_reg[2]_i_108/O[2]
                         net (fo=3, routed)           0.813    22.632    duty_cycle_a_reg[2]_i_108_n_5
    SLICE_X93Y58         LUT4 (Prop_lut4_I1_O)        0.301    22.933 r  duty_cycle_a[2]_i_137/O
                         net (fo=1, routed)           0.000    22.933    duty_cycle_a[2]_i_137_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.465 r  duty_cycle_a_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.465    duty_cycle_a_reg[2]_i_46_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.693 r  duty_cycle_a_reg[2]_i_12/CO[2]
                         net (fo=6, routed)           0.709    24.402    motor_ctrl_inst/y_axis_latched_reg[15]_57[0]
    SLICE_X96Y53         LUT6 (Prop_lut6_I4_O)        0.313    24.715 r  motor_ctrl_inst/duty_cycle_a[1]_i_3/O
                         net (fo=2, routed)           0.495    25.210    motor_ctrl_inst/duty_cycle_a[1]_i_3_n_0
    SLICE_X97Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.334 r  motor_ctrl_inst/duty_cycle_a[1]_i_1/O
                         net (fo=1, routed)           0.000    25.334    motor_ctrl_inst/duty_cycle_a[1]_i_1_n_0
    SLICE_X97Y53         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X97Y53         FDCE                                         r  motor_ctrl_inst/duty_cycle_a_reg[1]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X97Y53         FDCE (Setup_fdce_C_D)        0.029    13.675    motor_ctrl_inst/duty_cycle_a_reg[1]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                         -25.334    
  -------------------------------------------------------------------
                         slack                                -11.659    

Slack (VIOLATED) :        -11.654ns  (required time - arrival time)
  Source:                 motor_ctrl_inst/y_axis_latched_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/duty_cycle_b_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.455ns  (logic 9.681ns (49.760%)  route 9.774ns (50.240%))
  Logic Levels:           28  (CARRY4=18 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.802     5.876    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X97Y44         FDPE                                         r  motor_ctrl_inst/y_axis_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDPE (Prop_fdpe_C_Q)         0.456     6.332 f  motor_ctrl_inst/y_axis_latched_reg[1]/Q
                         net (fo=6, routed)           0.474     6.806    motor_ctrl_inst/y_axis_latched[1]
    SLICE_X96Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.930 r  motor_ctrl_inst/duty_cycle_a[2]_i_507/O
                         net (fo=1, routed)           0.000     6.930    motor_ctrl_inst/duty_cycle_a[2]_i_507_n_0
    SLICE_X96Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.573 r  motor_ctrl_inst/duty_cycle_a_reg[2]_i_306/O[3]
                         net (fo=9, routed)           0.831     8.404    motor_ctrl_inst_n_242
    SLICE_X99Y45         LUT2 (Prop_lut2_I0_O)        0.307     8.711 r  duty_cycle_a[2]_i_838/O
                         net (fo=1, routed)           0.000     8.711    duty_cycle_a[2]_i_838_n_0
    SLICE_X99Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.261 r  duty_cycle_a_reg[2]_i_695/CO[3]
                         net (fo=1, routed)           0.000     9.261    duty_cycle_a_reg[2]_i_695_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.483 r  duty_cycle_a_reg[2]_i_478/O[0]
                         net (fo=3, routed)           0.744    10.227    duty_cycle_a_reg[2]_i_478_n_7
    SLICE_X99Y43         LUT3 (Prop_lut3_I0_O)        0.299    10.526 r  duty_cycle_a[7]_i_175/O
                         net (fo=1, routed)           0.636    11.162    duty_cycle_a[7]_i_175_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.669 r  duty_cycle_a_reg[7]_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.669    duty_cycle_a_reg[7]_i_107_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.783 r  duty_cycle_a_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.783    duty_cycle_a_reg[7]_i_108_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.117 f  duty_cycle_a_reg[2]_i_272/O[1]
                         net (fo=39, routed)          0.670    12.786    duty_cycle_a_reg[2]_i_272_n_6
    SLICE_X99Y49         LUT3 (Prop_lut3_I0_O)        0.303    13.089 r  duty_cycle_a[7]_i_159/O
                         net (fo=3, routed)           0.844    13.934    duty_cycle_a[7]_i_159_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.454 r  duty_cycle_a_reg[2]_i_528/CO[3]
                         net (fo=1, routed)           0.000    14.454    duty_cycle_a_reg[2]_i_528_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  duty_cycle_a_reg[3]_i_44/O[0]
                         net (fo=3, routed)           0.845    15.518    duty_cycle_a_reg[3]_i_44_n_7
    SLICE_X96Y49         LUT3 (Prop_lut3_I2_O)        0.295    15.813 r  duty_cycle_a[2]_i_313/O
                         net (fo=1, routed)           0.679    16.492    duty_cycle_a[2]_i_313_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.012 r  duty_cycle_a_reg[2]_i_147/CO[3]
                         net (fo=1, routed)           0.000    17.012    duty_cycle_a_reg[2]_i_147_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.327 r  duty_cycle_a_reg[3]_i_15/O[3]
                         net (fo=3, routed)           0.658    17.985    duty_cycle_a_reg[3]_i_15_n_4
    SLICE_X93Y51         LUT3 (Prop_lut3_I0_O)        0.307    18.292 r  duty_cycle_a[3]_i_9/O
                         net (fo=1, routed)           0.627    18.918    duty_cycle_a[3]_i_9_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.444 r  duty_cycle_a_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.001    19.445    duty_cycle_a_reg[3]_i_4_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  duty_cycle_a_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.559    duty_cycle_a_reg[7]_i_17_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.872 r  duty_cycle_a_reg[2]_i_654/O[3]
                         net (fo=3, routed)           0.752    20.624    duty_cycle_a_reg[2]_i_654_n_4
    SLICE_X90Y54         LUT2 (Prop_lut2_I0_O)        0.306    20.930 r  duty_cycle_a[2]_i_657/O
                         net (fo=1, routed)           0.000    20.930    duty_cycle_a[2]_i_657_n_0
    SLICE_X90Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  duty_cycle_a_reg[2]_i_425/CO[3]
                         net (fo=1, routed)           0.000    21.463    duty_cycle_a_reg[2]_i_425_n_0
    SLICE_X90Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.580 r  duty_cycle_a_reg[2]_i_253/CO[3]
                         net (fo=1, routed)           0.000    21.580    duty_cycle_a_reg[2]_i_253_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.819 r  duty_cycle_a_reg[2]_i_108/O[2]
                         net (fo=3, routed)           0.813    22.632    duty_cycle_a_reg[2]_i_108_n_5
    SLICE_X93Y58         LUT4 (Prop_lut4_I1_O)        0.301    22.933 r  duty_cycle_a[2]_i_137/O
                         net (fo=1, routed)           0.000    22.933    duty_cycle_a[2]_i_137_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.465 r  duty_cycle_a_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.465    duty_cycle_a_reg[2]_i_46_n_0
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.693 r  duty_cycle_a_reg[2]_i_12/CO[2]
                         net (fo=6, routed)           0.709    24.402    motor_ctrl_inst/y_axis_latched_reg[15]_57[0]
    SLICE_X96Y53         LUT6 (Prop_lut6_I4_O)        0.313    24.715 r  motor_ctrl_inst/duty_cycle_a[1]_i_3/O
                         net (fo=2, routed)           0.492    25.207    motor_ctrl_inst/duty_cycle_a[1]_i_3_n_0
    SLICE_X97Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.331 r  motor_ctrl_inst/duty_cycle_b[1]_i_1/O
                         net (fo=1, routed)           0.000    25.331    motor_ctrl_inst/duty_cycle_b[1]_i_1_n_0
    SLICE_X97Y53         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.608    13.372    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X97Y53         FDCE                                         r  motor_ctrl_inst/duty_cycle_b_reg[1]/C
                         clock pessimism              0.309    13.681    
                         clock uncertainty           -0.035    13.646    
    SLICE_X97Y53         FDCE (Setup_fdce_C_D)        0.031    13.677    motor_ctrl_inst/duty_cycle_b_reg[1]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -25.331    
  -------------------------------------------------------------------
                         slack                                -11.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 led0_latched_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.634     1.720    clk_IBUF_BUFG
    SLICE_X106Y59        FDCE                                         r  led0_latched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  led0_latched_reg/Q
                         net (fo=2, routed)           0.076     1.938    led0_latched_reg_n_0
    SLICE_X106Y59        FDCE                                         r  led_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X106Y59        FDCE                                         r  led_state_reg[0]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X106Y59        FDCE (Hold_fdce_C_D)         0.075     1.795    led_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nrf_controller/spi_data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/tx_shift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.640     1.726    nrf_controller/CLK
    SLICE_X108Y40        FDCE                                         r  nrf_controller/spi_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDCE (Prop_fdce_C_Q)         0.164     1.890 r  nrf_controller/spi_data_in_reg[0]/Q
                         net (fo=1, routed)           0.049     1.939    nrf_controller/spi_master_inst/spi_data_in_reg[7][0]
    SLICE_X109Y40        LUT2 (Prop_lut2_I0_O)        0.045     1.984 r  nrf_controller/spi_master_inst/tx_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    nrf_controller/spi_master_inst/tx_shift[0]
    SLICE_X109Y40        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.911     2.253    nrf_controller/spi_master_inst/CLK
    SLICE_X109Y40        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[0]/C
                         clock pessimism             -0.514     1.739    
    SLICE_X109Y40        FDCE (Hold_fdce_C_D)         0.092     1.831    nrf_controller/spi_master_inst/tx_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 assembler_inst/x_axis_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/x_axis_latched_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.611     1.697    assembler_inst/clk_IBUF_BUFG
    SLICE_X97Y38         FDCE                                         r  assembler_inst/x_axis_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y38         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  assembler_inst/x_axis_out_reg[14]/Q
                         net (fo=1, routed)           0.112     1.950    motor_ctrl_inst/x_axis_out_reg[15][14]
    SLICE_X97Y39         FDCE                                         r  motor_ctrl_inst/x_axis_latched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.881     2.223    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X97Y39         FDCE                                         r  motor_ctrl_inst/x_axis_latched_reg[14]/C
                         clock pessimism             -0.510     1.713    
    SLICE_X97Y39         FDCE (Hold_fdce_C_D)         0.070     1.783    motor_ctrl_inst/x_axis_latched_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 assembler_inst/x_axis_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/x_axis_latched_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.612     1.698    assembler_inst/clk_IBUF_BUFG
    SLICE_X97Y40         FDCE                                         r  assembler_inst/x_axis_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y40         FDCE (Prop_fdce_C_Q)         0.141     1.839 r  assembler_inst/x_axis_out_reg[1]/Q
                         net (fo=1, routed)           0.117     1.956    motor_ctrl_inst/x_axis_out_reg[15][1]
    SLICE_X98Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.882     2.224    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X98Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[1]/C
                         clock pessimism             -0.489     1.735    
    SLICE_X98Y40         FDPE (Hold_fdpe_C_D)         0.052     1.787    motor_ctrl_inst/x_axis_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 assembler_inst/x_axis_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/x_axis_latched_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.612     1.698    assembler_inst/clk_IBUF_BUFG
    SLICE_X100Y39        FDCE                                         r  assembler_inst/x_axis_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y39        FDCE (Prop_fdce_C_Q)         0.164     1.862 r  assembler_inst/x_axis_out_reg[8]/Q
                         net (fo=1, routed)           0.101     1.963    motor_ctrl_inst/x_axis_out_reg[15][8]
    SLICE_X99Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.882     2.224    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X99Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[8]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X99Y40         FDPE (Hold_fdpe_C_D)         0.075     1.790    motor_ctrl_inst/x_axis_latched_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nrf_controller/rx_payload_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            assembler_inst/x_axis_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.613     1.699    nrf_controller/CLK
    SLICE_X99Y41         FDCE                                         r  nrf_controller/rx_payload_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDCE (Prop_fdce_C_Q)         0.141     1.840 r  nrf_controller/rx_payload_reg[2]/Q
                         net (fo=2, routed)           0.113     1.953    assembler_inst/rx_payload_reg[31][2]
    SLICE_X100Y40        FDCE                                         r  assembler_inst/x_axis_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.882     2.224    assembler_inst/clk_IBUF_BUFG
    SLICE_X100Y40        FDCE                                         r  assembler_inst/x_axis_out_reg[2]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X100Y40        FDCE (Hold_fdce_C_D)         0.063     1.778    assembler_inst/x_axis_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 assembler_inst/x_axis_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/x_axis_latched_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.613     1.699    assembler_inst/clk_IBUF_BUFG
    SLICE_X100Y40        FDCE                                         r  assembler_inst/x_axis_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y40        FDCE (Prop_fdce_C_Q)         0.164     1.863 r  assembler_inst/x_axis_out_reg[3]/Q
                         net (fo=1, routed)           0.100     1.963    motor_ctrl_inst/x_axis_out_reg[15][3]
    SLICE_X99Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.882     2.224    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X99Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[3]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X99Y40         FDPE (Hold_fdpe_C_D)         0.070     1.785    motor_ctrl_inst/x_axis_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 assembler_inst/x_axis_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/x_axis_latched_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.613     1.699    assembler_inst/clk_IBUF_BUFG
    SLICE_X100Y40        FDCE                                         r  assembler_inst/x_axis_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y40        FDCE (Prop_fdce_C_Q)         0.164     1.863 r  assembler_inst/x_axis_out_reg[2]/Q
                         net (fo=1, routed)           0.100     1.963    motor_ctrl_inst/x_axis_out_reg[15][2]
    SLICE_X99Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.882     2.224    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X99Y40         FDPE                                         r  motor_ctrl_inst/x_axis_latched_reg[2]/C
                         clock pessimism             -0.509     1.715    
    SLICE_X99Y40         FDPE (Hold_fdpe_C_D)         0.066     1.781    motor_ctrl_inst/x_axis_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 assembler_inst/x_axis_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_ctrl_inst/x_axis_latched_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.612     1.698    assembler_inst/clk_IBUF_BUFG
    SLICE_X100Y39        FDCE                                         r  assembler_inst/x_axis_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y39        FDCE (Prop_fdce_C_Q)         0.164     1.862 r  assembler_inst/x_axis_out_reg[13]/Q
                         net (fo=1, routed)           0.101     1.963    motor_ctrl_inst/x_axis_out_reg[15][13]
    SLICE_X98Y39         FDCE                                         r  motor_ctrl_inst/x_axis_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.881     2.223    motor_ctrl_inst/clk_IBUF_BUFG
    SLICE_X98Y39         FDCE                                         r  motor_ctrl_inst/x_axis_latched_reg[13]/C
                         clock pessimism             -0.509     1.714    
    SLICE_X98Y39         FDCE (Hold_fdce_C_D)         0.063     1.777    motor_ctrl_inst/x_axis_latched_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nrf_controller/spi_data_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/tx_shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.640     1.726    nrf_controller/CLK
    SLICE_X108Y40        FDCE                                         r  nrf_controller/spi_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDCE (Prop_fdce_C_Q)         0.164     1.890 r  nrf_controller/spi_data_in_reg[2]/Q
                         net (fo=1, routed)           0.082     1.972    nrf_controller/spi_master_inst/spi_data_in_reg[7][2]
    SLICE_X109Y40        LUT3 (Prop_lut3_I2_O)        0.045     2.017 r  nrf_controller/spi_master_inst/tx_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     2.017    nrf_controller/spi_master_inst/tx_shift[2]
    SLICE_X109Y40        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.911     2.253    nrf_controller/spi_master_inst/CLK
    SLICE_X109Y40        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[2]/C
                         clock pessimism             -0.514     1.739    
    SLICE_X109Y40        FDCE (Hold_fdce_C_D)         0.091     1.830    nrf_controller/spi_master_inst/tx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X96Y44    assembler_inst/packet_ready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y40   assembler_inst/x_axis_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y39   assembler_inst/x_axis_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y40   assembler_inst/x_axis_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y39   assembler_inst/x_axis_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y39   assembler_inst/x_axis_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X97Y38    assembler_inst/x_axis_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X98Y38    assembler_inst/x_axis_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X97Y40    assembler_inst/x_axis_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y32   nrf_controller/delay_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y32   nrf_controller/delay_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   nrf_controller/delay_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y31   nrf_controller/delay_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y31   nrf_controller/delay_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y31   nrf_controller/delay_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y31   nrf_controller/delay_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y32   nrf_controller/delay_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X96Y44    assembler_inst/packet_ready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X97Y43    motor_ctrl_inst/y_axis_latched_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X96Y44    assembler_inst/packet_ready_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y39   assembler_inst/x_axis_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y39   assembler_inst/x_axis_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y39   assembler_inst/x_axis_out_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X97Y38    assembler_inst/x_axis_out_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X98Y38    assembler_inst/x_axis_out_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X96Y39    assembler_inst/x_axis_out_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y39   assembler_inst/x_axis_out_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y39   assembler_inst/x_axis_out_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X98Y39    motor_ctrl_inst/x_axis_latched_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.790    12.898    nrf_controller/spi_master_inst/clk_div_counter_reg[6]_0
    SLICE_X101Y37        FDCE                                         f  nrf_controller/spi_master_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.621    13.386    nrf_controller/spi_master_inst/CLK
    SLICE_X101Y37        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[1]/C
                         clock pessimism              0.309    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X101Y37        FDCE (Recov_fdce_C_CLR)     -0.405    13.255    nrf_controller/spi_master_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.790    12.898    nrf_controller/spi_master_inst/clk_div_counter_reg[6]_0
    SLICE_X101Y37        FDCE                                         f  nrf_controller/spi_master_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.621    13.386    nrf_controller/spi_master_inst/CLK
    SLICE_X101Y37        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[2]/C
                         clock pessimism              0.309    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X101Y37        FDCE (Recov_fdce_C_CLR)     -0.405    13.255    nrf_controller/spi_master_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.790    12.898    nrf_controller/spi_master_inst/clk_div_counter_reg[6]_0
    SLICE_X101Y37        FDCE                                         f  nrf_controller/spi_master_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.621    13.386    nrf_controller/spi_master_inst/CLK
    SLICE_X101Y37        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[3]/C
                         clock pessimism              0.309    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X101Y37        FDCE (Recov_fdce_C_CLR)     -0.405    13.255    nrf_controller/spi_master_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.790    12.898    nrf_controller/spi_master_inst/clk_div_counter_reg[6]_0
    SLICE_X101Y37        FDCE                                         f  nrf_controller/spi_master_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.621    13.386    nrf_controller/spi_master_inst/CLK
    SLICE_X101Y37        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[4]/C
                         clock pessimism              0.309    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X101Y37        FDCE (Recov_fdce_C_CLR)     -0.405    13.255    nrf_controller/spi_master_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.790    12.898    nrf_controller/spi_master_inst/clk_div_counter_reg[6]_0
    SLICE_X101Y37        FDCE                                         f  nrf_controller/spi_master_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.621    13.386    nrf_controller/spi_master_inst/CLK
    SLICE_X101Y37        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[5]/C
                         clock pessimism              0.309    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X101Y37        FDCE (Recov_fdce_C_CLR)     -0.405    13.255    nrf_controller/spi_master_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.790    12.898    nrf_controller/spi_master_inst/clk_div_counter_reg[6]_0
    SLICE_X101Y37        FDCE                                         f  nrf_controller/spi_master_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.621    13.386    nrf_controller/spi_master_inst/CLK
    SLICE_X101Y37        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[6]/C
                         clock pessimism              0.309    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X101Y37        FDCE (Recov_fdce_C_CLR)     -0.405    13.255    nrf_controller/spi_master_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            startup_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.580ns (8.557%)  route 6.198ns (91.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.797    12.906    nrf_controller_n_0
    SLICE_X106Y29        FDCE                                         f  startup_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.689    13.454    clk_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  startup_counter_reg[0]/C
                         clock pessimism              0.309    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X106Y29        FDCE (Recov_fdce_C_CLR)     -0.405    13.323    startup_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            startup_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.580ns (8.557%)  route 6.198ns (91.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.797    12.906    nrf_controller_n_0
    SLICE_X106Y29        FDCE                                         f  startup_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.689    13.454    clk_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  startup_counter_reg[1]/C
                         clock pessimism              0.309    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X106Y29        FDCE (Recov_fdce_C_CLR)     -0.405    13.323    startup_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            startup_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.580ns (8.557%)  route 6.198ns (91.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.797    12.906    nrf_controller_n_0
    SLICE_X106Y29        FDCE                                         f  startup_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.689    13.454    clk_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  startup_counter_reg[2]/C
                         clock pessimism              0.309    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X106Y29        FDCE (Recov_fdce_C_CLR)     -0.405    13.323    startup_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            startup_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.580ns (8.557%)  route 6.198ns (91.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  reset_sync_reg/Q
                         net (fo=5, routed)           2.401     8.985    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         3.797    12.906    nrf_controller_n_0
    SLICE_X106Y29        FDCE                                         f  startup_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.689    13.454    clk_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  startup_counter_reg[3]/C
                         clock pessimism              0.309    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X106Y29        FDCE (Recov_fdce_C_CLR)     -0.405    13.323    startup_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  0.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.186ns (12.546%)  route 1.297ns (87.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.082     3.026    motor_ctrl_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     3.071 f  motor_ctrl_inst/last_data_timer[4]_i_2/O
                         net (fo=39, routed)          0.215     3.285    motor_ctrl_inst_n_0
    SLICE_X108Y59        FDCE                                         f  led_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X108Y59        FDCE                                         r  led_state_reg[2]/C
                         clock pessimism             -0.261     1.985    
    SLICE_X108Y59        FDCE (Remov_fdce_C_CLR)     -0.067     1.918    led_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.661%)  route 1.283ns (87.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.082     3.026    motor_ctrl_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     3.071 f  motor_ctrl_inst/last_data_timer[27]_i_3/O
                         net (fo=101, routed)         0.201     3.272    motor_ctrl_inst_n_349
    SLICE_X107Y59        FDCE                                         f  led0_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  led0_counter_reg[10]/C
                         clock pessimism             -0.261     1.985    
    SLICE_X107Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.893    led0_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.661%)  route 1.283ns (87.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.082     3.026    motor_ctrl_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     3.071 f  motor_ctrl_inst/last_data_timer[27]_i_3/O
                         net (fo=101, routed)         0.201     3.272    motor_ctrl_inst_n_349
    SLICE_X107Y59        FDCE                                         f  led0_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  led0_counter_reg[11]/C
                         clock pessimism             -0.261     1.985    
    SLICE_X107Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.893    led0_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.661%)  route 1.283ns (87.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.082     3.026    motor_ctrl_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     3.071 f  motor_ctrl_inst/last_data_timer[27]_i_3/O
                         net (fo=101, routed)         0.201     3.272    motor_ctrl_inst_n_349
    SLICE_X107Y59        FDCE                                         f  led0_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  led0_counter_reg[8]/C
                         clock pessimism             -0.261     1.985    
    SLICE_X107Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.893    led0_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.661%)  route 1.283ns (87.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           1.082     3.026    motor_ctrl_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     3.071 f  motor_ctrl_inst/last_data_timer[27]_i_3/O
                         net (fo=101, routed)         0.201     3.272    motor_ctrl_inst_n_349
    SLICE_X107Y59        FDCE                                         f  led0_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  led0_counter_reg[9]/C
                         clock pessimism             -0.261     1.985    
    SLICE_X107Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.893    led0_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.660%)  route 1.283ns (87.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           0.955     2.899    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     2.944 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         0.328     3.272    nrf_controller_n_0
    SLICE_X113Y67        FDCE                                         f  led_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.900     2.242    clk_IBUF_BUFG
    SLICE_X113Y67        FDCE                                         r  led_state_reg[3]/C
                         clock pessimism             -0.261     1.981    
    SLICE_X113Y67        FDCE (Remov_fdce_C_CLR)     -0.092     1.889    led_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.186ns (12.513%)  route 1.300ns (87.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           0.955     2.899    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     2.944 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         0.345     3.289    nrf_controller/clk_div_counter_reg[6]
    SLICE_X113Y55        FDCE                                         f  nrf_controller/watchdog_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.908     2.250    nrf_controller/CLK
    SLICE_X113Y55        FDCE                                         r  nrf_controller/watchdog_counter_reg[18]/C
                         clock pessimism             -0.261     1.989    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    nrf_controller/watchdog_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.186ns (12.513%)  route 1.300ns (87.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           0.955     2.899    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     2.944 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         0.345     3.289    nrf_controller/clk_div_counter_reg[6]
    SLICE_X113Y55        FDCE                                         f  nrf_controller/watchdog_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.908     2.250    nrf_controller/CLK
    SLICE_X113Y55        FDCE                                         r  nrf_controller/watchdog_counter_reg[20]/C
                         clock pessimism             -0.261     1.989    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    nrf_controller/watchdog_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.186ns (12.513%)  route 1.300ns (87.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           0.955     2.899    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     2.944 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         0.345     3.289    nrf_controller/clk_div_counter_reg[6]
    SLICE_X113Y55        FDCE                                         f  nrf_controller/watchdog_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.908     2.250    nrf_controller/CLK
    SLICE_X113Y55        FDCE                                         r  nrf_controller/watchdog_counter_reg[23]/C
                         clock pessimism             -0.261     1.989    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    nrf_controller/watchdog_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/watchdog_counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.186ns (12.513%)  route 1.300ns (87.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y138       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=5, routed)           0.955     2.899    nrf_controller/spi_master_inst/reset_sync
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     2.944 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=151, routed)         0.345     3.289    nrf_controller/clk_div_counter_reg[6]
    SLICE_X113Y55        FDCE                                         f  nrf_controller/watchdog_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.908     2.250    nrf_controller/CLK
    SLICE_X113Y55        FDCE                                         r  nrf_controller/watchdog_counter_reg[24]/C
                         clock pessimism             -0.261     1.989    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    nrf_controller/watchdog_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  1.392    





