
MDP_grp13.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d794  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c00  0800d928  0800d928  0001d928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e528  0800e528  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800e528  0800e528  0001e528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e530  0800e530  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e530  0800e530  0001e530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e534  0800e534  0001e534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800e538  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          000050e8  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005160  20005160  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002216e  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000430c  00000000  00000000  00042216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a50  00000000  00000000  00046528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018b8  00000000  00000000  00047f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005adf  00000000  00000000  00049830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d5ab  00000000  00000000  0004f30f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9536  00000000  00000000  0006c8ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00155df0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000078c4  00000000  00000000  00155e44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d90c 	.word	0x0800d90c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800d90c 	.word	0x0800d90c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c4c:	f000 b96e 	b.w	8000f2c <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	468c      	mov	ip, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f040 8083 	bne.w	8000d7e <__udivmoddi4+0x116>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d947      	bls.n	8000d0e <__udivmoddi4+0xa6>
 8000c7e:	fab2 f282 	clz	r2, r2
 8000c82:	b142      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c84:	f1c2 0020 	rsb	r0, r2, #32
 8000c88:	fa24 f000 	lsr.w	r0, r4, r0
 8000c8c:	4091      	lsls	r1, r2
 8000c8e:	4097      	lsls	r7, r2
 8000c90:	ea40 0c01 	orr.w	ip, r0, r1
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbbc f6f8 	udiv	r6, ip, r8
 8000ca0:	fa1f fe87 	uxth.w	lr, r7
 8000ca4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ca8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cac:	fb06 f10e 	mul.w	r1, r6, lr
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cba:	f080 8119 	bcs.w	8000ef0 <__udivmoddi4+0x288>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8116 	bls.w	8000ef0 <__udivmoddi4+0x288>
 8000cc4:	3e02      	subs	r6, #2
 8000cc6:	443b      	add	r3, r7
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cdc:	45a6      	cmp	lr, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	193c      	adds	r4, r7, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ce6:	f080 8105 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	f240 8102 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	443c      	add	r4, r7
 8000cf4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cf8:	eba4 040e 	sub.w	r4, r4, lr
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	b11d      	cbz	r5, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c5 4300 	strd	r4, r3, [r5]
 8000d08:	4631      	mov	r1, r6
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xaa>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f282 	clz	r2, r2
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	d150      	bne.n	8000dbc <__udivmoddi4+0x154>
 8000d1a:	1bcb      	subs	r3, r1, r7
 8000d1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d20:	fa1f f887 	uxth.w	r8, r7
 8000d24:	2601      	movs	r6, #1
 8000d26:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d2a:	0c21      	lsrs	r1, r4, #16
 8000d2c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d34:	fb08 f30c 	mul.w	r3, r8, ip
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000d3c:	1879      	adds	r1, r7, r1
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0xe2>
 8000d44:	428b      	cmp	r3, r1
 8000d46:	f200 80e9 	bhi.w	8000f1c <__udivmoddi4+0x2b4>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1ac9      	subs	r1, r1, r3
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d58:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x10c>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x10a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80d9 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e7bf      	b.n	8000cfe <__udivmoddi4+0x96>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x12e>
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	f000 80b1 	beq.w	8000eea <__udivmoddi4+0x282>
 8000d88:	2600      	movs	r6, #0
 8000d8a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f683 	clz	r6, r3
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d14a      	bne.n	8000e34 <__udivmoddi4+0x1cc>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0x140>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80b8 	bhi.w	8000f18 <__udivmoddi4+0x2b0>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	468c      	mov	ip, r1
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d0a8      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000db6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dba:	e7a5      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000dbc:	f1c2 0320 	rsb	r3, r2, #32
 8000dc0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dc4:	4097      	lsls	r7, r2
 8000dc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dce:	40d9      	lsrs	r1, r3
 8000dd0:	4330      	orrs	r0, r6
 8000dd2:	0c03      	lsrs	r3, r0, #16
 8000dd4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dd8:	fa1f f887 	uxth.w	r8, r7
 8000ddc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb06 f108 	mul.w	r1, r6, r8
 8000de8:	4299      	cmp	r1, r3
 8000dea:	fa04 f402 	lsl.w	r4, r4, r2
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x19c>
 8000df0:	18fb      	adds	r3, r7, r3
 8000df2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000df6:	f080 808d 	bcs.w	8000f14 <__udivmoddi4+0x2ac>
 8000dfa:	4299      	cmp	r1, r3
 8000dfc:	f240 808a 	bls.w	8000f14 <__udivmoddi4+0x2ac>
 8000e00:	3e02      	subs	r6, #2
 8000e02:	443b      	add	r3, r7
 8000e04:	1a5b      	subs	r3, r3, r1
 8000e06:	b281      	uxth	r1, r0
 8000e08:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e0c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e10:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e14:	fb00 f308 	mul.w	r3, r0, r8
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x1c4>
 8000e1c:	1879      	adds	r1, r7, r1
 8000e1e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e22:	d273      	bcs.n	8000f0c <__udivmoddi4+0x2a4>
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d971      	bls.n	8000f0c <__udivmoddi4+0x2a4>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	4439      	add	r1, r7
 8000e2c:	1acb      	subs	r3, r1, r3
 8000e2e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e32:	e778      	b.n	8000d26 <__udivmoddi4+0xbe>
 8000e34:	f1c6 0c20 	rsb	ip, r6, #32
 8000e38:	fa03 f406 	lsl.w	r4, r3, r6
 8000e3c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e40:	431c      	orrs	r4, r3
 8000e42:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e46:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e4e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e52:	431f      	orrs	r7, r3
 8000e54:	0c3b      	lsrs	r3, r7, #16
 8000e56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e5a:	fa1f f884 	uxth.w	r8, r4
 8000e5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e62:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e66:	fb09 fa08 	mul.w	sl, r9, r8
 8000e6a:	458a      	cmp	sl, r1
 8000e6c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e70:	fa00 f306 	lsl.w	r3, r0, r6
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x220>
 8000e76:	1861      	adds	r1, r4, r1
 8000e78:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e7c:	d248      	bcs.n	8000f10 <__udivmoddi4+0x2a8>
 8000e7e:	458a      	cmp	sl, r1
 8000e80:	d946      	bls.n	8000f10 <__udivmoddi4+0x2a8>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4421      	add	r1, r4
 8000e88:	eba1 010a 	sub.w	r1, r1, sl
 8000e8c:	b2bf      	uxth	r7, r7
 8000e8e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e92:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e96:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e9a:	fb00 f808 	mul.w	r8, r0, r8
 8000e9e:	45b8      	cmp	r8, r7
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x24a>
 8000ea2:	19e7      	adds	r7, r4, r7
 8000ea4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ea8:	d22e      	bcs.n	8000f08 <__udivmoddi4+0x2a0>
 8000eaa:	45b8      	cmp	r8, r7
 8000eac:	d92c      	bls.n	8000f08 <__udivmoddi4+0x2a0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4427      	add	r7, r4
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	eba7 0708 	sub.w	r7, r7, r8
 8000eba:	fba0 8902 	umull	r8, r9, r0, r2
 8000ebe:	454f      	cmp	r7, r9
 8000ec0:	46c6      	mov	lr, r8
 8000ec2:	4649      	mov	r1, r9
 8000ec4:	d31a      	bcc.n	8000efc <__udivmoddi4+0x294>
 8000ec6:	d017      	beq.n	8000ef8 <__udivmoddi4+0x290>
 8000ec8:	b15d      	cbz	r5, 8000ee2 <__udivmoddi4+0x27a>
 8000eca:	ebb3 020e 	subs.w	r2, r3, lr
 8000ece:	eb67 0701 	sbc.w	r7, r7, r1
 8000ed2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ed6:	40f2      	lsrs	r2, r6
 8000ed8:	ea4c 0202 	orr.w	r2, ip, r2
 8000edc:	40f7      	lsrs	r7, r6
 8000ede:	e9c5 2700 	strd	r2, r7, [r5]
 8000ee2:	2600      	movs	r6, #0
 8000ee4:	4631      	mov	r1, r6
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e70b      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6fd      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000ef8:	4543      	cmp	r3, r8
 8000efa:	d2e5      	bcs.n	8000ec8 <__udivmoddi4+0x260>
 8000efc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f00:	eb69 0104 	sbc.w	r1, r9, r4
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7df      	b.n	8000ec8 <__udivmoddi4+0x260>
 8000f08:	4608      	mov	r0, r1
 8000f0a:	e7d2      	b.n	8000eb2 <__udivmoddi4+0x24a>
 8000f0c:	4660      	mov	r0, ip
 8000f0e:	e78d      	b.n	8000e2c <__udivmoddi4+0x1c4>
 8000f10:	4681      	mov	r9, r0
 8000f12:	e7b9      	b.n	8000e88 <__udivmoddi4+0x220>
 8000f14:	4666      	mov	r6, ip
 8000f16:	e775      	b.n	8000e04 <__udivmoddi4+0x19c>
 8000f18:	4630      	mov	r0, r6
 8000f1a:	e74a      	b.n	8000db2 <__udivmoddi4+0x14a>
 8000f1c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f20:	4439      	add	r1, r7
 8000f22:	e713      	b.n	8000d4c <__udivmoddi4+0xe4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	e724      	b.n	8000d74 <__udivmoddi4+0x10c>
 8000f2a:	bf00      	nop

08000f2c <__aeabi_idiv0>:
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <PIDController_Init>:
#include "PID.h"

void PIDController_Init(PIDController *pid) {
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]

	/* Clear controller variables */
	pid->integrator = 0.0f;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f04f 0200 	mov.w	r2, #0
 8000f3e:	629a      	str	r2, [r3, #40]	; 0x28
	pid->prevError  = 0.0f;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f04f 0200 	mov.w	r2, #0
 8000f46:	62da      	str	r2, [r3, #44]	; 0x2c

	pid->differentiator  = 0.0f;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f04f 0200 	mov.w	r2, #0
 8000f4e:	631a      	str	r2, [r3, #48]	; 0x30
	pid->prevMeasurement = 0.0f;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f04f 0200 	mov.w	r2, #0
 8000f56:	635a      	str	r2, [r3, #52]	; 0x34

	pid->out = 0.0f;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f04f 0200 	mov.w	r2, #0
 8000f5e:	639a      	str	r2, [r3, #56]	; 0x38

}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <PIDController_Update>:

float PIDController_Update(PIDController *pid, float setpoint, float measurement, float prePWM) {
 8000f6c:	b480      	push	{r7}
 8000f6e:	b087      	sub	sp, #28
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f78:	edc7 0a01 	vstr	s1, [r7, #4]
 8000f7c:	ed87 1a00 	vstr	s2, [r7]

	/*
	* Error signal
	*/
    float error = setpoint - measurement;
 8000f80:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f84:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f8c:	edc7 7a05 	vstr	s15, [r7, #20]


	/*
	* Proportional
	*/
    float proportional = pid->Kp * error;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	edd3 7a00 	vldr	s15, [r3]
 8000f96:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f9e:	edc7 7a04 	vstr	s15, [r7, #16]


	/*
	* Integral
	*/
    pid->integrator = pid->integrator + 0.5f * pid->Ki * pid->T * (error + pid->prevError);
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	edd3 7a01 	vldr	s15, [r3, #4]
 8000fae:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8000fb2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000fbc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8000fc6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fca:	ee76 7a27 	vadd.f32	s15, s12, s15
 8000fce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	/* Anti-wind-up via integrator clamping */
    if (pid->integrator > pid->limMaxInt) {
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	edd3 7a07 	vldr	s15, [r3, #28]
 8000fe8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff0:	dd04      	ble.n	8000ffc <PIDController_Update+0x90>

        pid->integrator = pid->limMaxInt;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	69da      	ldr	r2, [r3, #28]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	629a      	str	r2, [r3, #40]	; 0x28
 8000ffa:	e00e      	b.n	800101a <PIDController_Update+0xae>

    } else if (pid->integrator < pid->limMinInt) {
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	edd3 7a06 	vldr	s15, [r3, #24]
 8001008:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800100c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001010:	d503      	bpl.n	800101a <PIDController_Update+0xae>

        pid->integrator = pid->limMinInt;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	699a      	ldr	r2, [r3, #24]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	629a      	str	r2, [r3, #40]	; 0x28


	/*
	* Compute output and apply limits
	*/
    pid->out = proportional + pid->integrator + prePWM;// + pid->differentiator;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001020:	edd7 7a04 	vldr	s15, [r7, #16]
 8001024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001028:	edd7 7a00 	vldr	s15, [r7]
 800102c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

    if (pid->out > pid->limMax) {
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001042:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104a:	dd04      	ble.n	8001056 <PIDController_Update+0xea>

        pid->out = pid->limMax;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	695a      	ldr	r2, [r3, #20]
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	639a      	str	r2, [r3, #56]	; 0x38
 8001054:	e00e      	b.n	8001074 <PIDController_Update+0x108>

    } else if (pid->out < pid->limMin) {
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001062:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106a:	d503      	bpl.n	8001074 <PIDController_Update+0x108>

        pid->out = pid->limMin;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	691a      	ldr	r2, [r3, #16]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	639a      	str	r2, [r3, #56]	; 0x38

    }

	/* Store error and measurement for later use */
    pid->prevError       = error;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	697a      	ldr	r2, [r7, #20]
 8001078:	62da      	str	r2, [r3, #44]	; 0x2c
    pid->prevMeasurement = measurement;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	635a      	str	r2, [r3, #52]	; 0x34

	/* Return controller output */
    return pid->out;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001084:	ee07 3a90 	vmov	s15, r3

}
 8001088:	eeb0 0a67 	vmov.f32	s0, s15
 800108c:	371c      	adds	r7, #28
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
	...

08001098 <delay>:

/* Timer variables */
float startSec;
float currSec;

void delay(uint16_t time){  //provide us delay
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <delay+0x30>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2200      	movs	r2, #0
 80010a8:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim4) < time);
 80010aa:	bf00      	nop
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <delay+0x30>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d3f9      	bcc.n	80010ac <delay+0x14>
}
 80010b8:	bf00      	nop
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	20004a4c 	.word	0x20004a4c
 80010cc:	00000000 	.word	0x00000000

080010d0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)		//For HCSR04_Read();
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7f1b      	ldrb	r3, [r3, #28]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	f040 8083 	bne.w	80011e8 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80010e2:	4b45      	ldr	r3, [pc, #276]	; (80011f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d11a      	bne.n	8001120 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80010ea:	2100      	movs	r1, #0
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f005 fde7 	bl	8006cc0 <HAL_TIM_ReadCapturedValue>
 80010f2:	4603      	mov	r3, r0
 80010f4:	4a41      	ldr	r2, [pc, #260]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 80010f6:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80010f8:	4b3f      	ldr	r3, [pc, #252]	; (80011f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	601a      	str	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	6a1a      	ldr	r2, [r3, #32]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f022 020a 	bic.w	r2, r2, #10
 800110c:	621a      	str	r2, [r3, #32]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	6a1a      	ldr	r2, [r3, #32]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f042 0202 	orr.w	r2, r2, #2
 800111c:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
		}
	}
}
 800111e:	e063      	b.n	80011e8 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001120:	4b35      	ldr	r3, [pc, #212]	; (80011f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d15f      	bne.n	80011e8 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001128:	2100      	movs	r1, #0
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f005 fdc8 	bl	8006cc0 <HAL_TIM_ReadCapturedValue>
 8001130:	4603      	mov	r3, r0
 8001132:	4a33      	ldr	r2, [pc, #204]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001134:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2200      	movs	r2, #0
 800113c:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1) {
 800113e:	4b30      	ldr	r3, [pc, #192]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	4b2e      	ldr	r3, [pc, #184]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	429a      	cmp	r2, r3
 8001148:	d907      	bls.n	800115a <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 800114a:	4b2d      	ldr	r3, [pc, #180]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x130>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	4b2b      	ldr	r3, [pc, #172]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	4a2b      	ldr	r2, [pc, #172]	; (8001204 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	e00f      	b.n	800117a <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2) {
 800115a:	4b28      	ldr	r3, [pc, #160]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	4b28      	ldr	r3, [pc, #160]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	429a      	cmp	r2, r3
 8001164:	d909      	bls.n	800117a <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001166:	4b26      	ldr	r3, [pc, #152]	; (8001200 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	4b24      	ldr	r3, [pc, #144]	; (80011fc <HAL_TIM_IC_CaptureCallback+0x12c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001174:	33ff      	adds	r3, #255	; 0xff
 8001176:	4a23      	ldr	r2, [pc, #140]	; (8001204 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001178:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 800117a:	4b22      	ldr	r3, [pc, #136]	; (8001204 <HAL_TIM_IC_CaptureCallback+0x134>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff f9c0 	bl	8000504 <__aeabi_ui2d>
 8001184:	a31a      	add	r3, pc, #104	; (adr r3, 80011f0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118a:	f7ff fa35 	bl	80005f8 <__aeabi_dmul>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	4610      	mov	r0, r2
 8001194:	4619      	mov	r1, r3
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800119e:	f7ff fb55 	bl	800084c <__aeabi_ddiv>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4610      	mov	r0, r2
 80011a8:	4619      	mov	r1, r3
 80011aa:	f7ff fcd5 	bl	8000b58 <__aeabi_d2uiz>
 80011ae:	4603      	mov	r3, r0
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <HAL_TIM_IC_CaptureCallback+0x138>)
 80011b4:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6a1a      	ldr	r2, [r3, #32]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f022 020a 	bic.w	r2, r2, #10
 80011ca:	621a      	str	r2, [r3, #32]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	6a12      	ldr	r2, [r2, #32]
 80011d6:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	68da      	ldr	r2, [r3, #12]
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f022 0202 	bic.w	r2, r2, #2
 80011e6:	60da      	str	r2, [r3, #12]
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	b020c49c 	.word	0xb020c49c
 80011f4:	3fa16872 	.word	0x3fa16872
 80011f8:	200000ac 	.word	0x200000ac
 80011fc:	200000a0 	.word	0x200000a0
 8001200:	200000a4 	.word	0x200000a4
 8001204:	200000a8 	.word	0x200000a8
 8001208:	200000b0 	.word	0x200000b0
 800120c:	20004a4c 	.word	0x20004a4c

08001210 <HCSR04_Read>:

uint16_t HCSR04_Read (void)		//Read Ultrasonic Distance
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001214:	2201      	movs	r2, #1
 8001216:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800121a:	480c      	ldr	r0, [pc, #48]	; (800124c <HCSR04_Read+0x3c>)
 800121c:	f003 ff14 	bl	8005048 <HAL_GPIO_WritePin>
	delay(10);  // wait for 10 us
 8001220:	200a      	movs	r0, #10
 8001222:	f7ff ff39 	bl	8001098 <delay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001226:	2200      	movs	r2, #0
 8001228:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800122c:	4807      	ldr	r0, [pc, #28]	; (800124c <HCSR04_Read+0x3c>)
 800122e:	f003 ff0b 	bl	8005048 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
 8001232:	4b07      	ldr	r3, [pc, #28]	; (8001250 <HCSR04_Read+0x40>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68da      	ldr	r2, [r3, #12]
 8001238:	4b05      	ldr	r3, [pc, #20]	; (8001250 <HCSR04_Read+0x40>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f042 0202 	orr.w	r2, r2, #2
 8001240:	60da      	str	r2, [r3, #12]
	return Distance;
 8001242:	4b04      	ldr	r3, [pc, #16]	; (8001254 <HCSR04_Read+0x44>)
 8001244:	881b      	ldrh	r3, [r3, #0]
}
 8001246:	4618      	mov	r0, r3
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40020c00 	.word	0x40020c00
 8001250:	20004a4c 	.word	0x20004a4c
 8001254:	200000b0 	.word	0x200000b0

08001258 <ultraDistCheck>:

void ultraDistCheck (void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	uDistCheck1 = HCSR04_Read();
 800125c:	f7ff ffd8 	bl	8001210 <HCSR04_Read>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	4b1c      	ldr	r3, [pc, #112]	; (80012d8 <ultraDistCheck+0x80>)
 8001266:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100);
 8001268:	2064      	movs	r0, #100	; 0x64
 800126a:	f003 f847 	bl	80042fc <HAL_Delay>
	uDistCheck2 = HCSR04_Read();
 800126e:	f7ff ffcf 	bl	8001210 <HCSR04_Read>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <ultraDistCheck+0x84>)
 8001278:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800127a:	2064      	movs	r0, #100	; 0x64
 800127c:	f003 f83e 	bl	80042fc <HAL_Delay>
	while (abs(uDistCheck1 - uDistCheck2) >= 5) { // || uDistCheck2 - uDistCheck1 >= 5) {
 8001280:	e011      	b.n	80012a6 <ultraDistCheck+0x4e>
		uDistCheck1 = HCSR04_Read();
 8001282:	f7ff ffc5 	bl	8001210 <HCSR04_Read>
 8001286:	4603      	mov	r3, r0
 8001288:	461a      	mov	r2, r3
 800128a:	4b13      	ldr	r3, [pc, #76]	; (80012d8 <ultraDistCheck+0x80>)
 800128c:	801a      	strh	r2, [r3, #0]
		HAL_Delay(100);
 800128e:	2064      	movs	r0, #100	; 0x64
 8001290:	f003 f834 	bl	80042fc <HAL_Delay>
		uDistCheck2 = HCSR04_Read();
 8001294:	f7ff ffbc 	bl	8001210 <HCSR04_Read>
 8001298:	4603      	mov	r3, r0
 800129a:	461a      	mov	r2, r3
 800129c:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <ultraDistCheck+0x84>)
 800129e:	601a      	str	r2, [r3, #0]
		HAL_Delay(100);
 80012a0:	2064      	movs	r0, #100	; 0x64
 80012a2:	f003 f82b 	bl	80042fc <HAL_Delay>
	while (abs(uDistCheck1 - uDistCheck2) >= 5) { // || uDistCheck2 - uDistCheck1 >= 5) {
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <ultraDistCheck+0x80>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <ultraDistCheck+0x84>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	bfb8      	it	lt
 80012b6:	425b      	neglt	r3, r3
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	dce2      	bgt.n	8001282 <ultraDistCheck+0x2a>
	}
	uDistFinal = (uDistCheck1 + uDistCheck2)/2;
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <ultraDistCheck+0x80>)
 80012be:	881b      	ldrh	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <ultraDistCheck+0x84>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4413      	add	r3, r2
 80012c8:	0fda      	lsrs	r2, r3, #31
 80012ca:	4413      	add	r3, r2
 80012cc:	105b      	asrs	r3, r3, #1
 80012ce:	461a      	mov	r2, r3
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <ultraDistCheck+0x88>)
 80012d2:	601a      	str	r2, [r3, #0]
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	200000b2 	.word	0x200000b2
 80012dc:	200000b4 	.word	0x200000b4
 80012e0:	200000b8 	.word	0x200000b8
 80012e4:	00000000 	.word	0x00000000

080012e8 <irLeft>:

uint32_t irLeft (void) { //ADC1 (a bit more wonky)
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
	adc1 = 0;
 80012ee:	4b32      	ldr	r3, [pc, #200]	; (80013b8 <irLeft+0xd0>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
	float V = 0;
 80012f4:	f04f 0300 	mov.w	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]
	HAL_ADC_Start(&hadc1);
 80012fa:	4830      	ldr	r0, [pc, #192]	; (80013bc <irLeft+0xd4>)
 80012fc:	f003 f866 	bl	80043cc <HAL_ADC_Start>
	adc1 = HAL_ADC_GetValue(&hadc1);
 8001300:	482e      	ldr	r0, [pc, #184]	; (80013bc <irLeft+0xd4>)
 8001302:	f003 f935 	bl	8004570 <HAL_ADC_GetValue>
 8001306:	4603      	mov	r3, r0
 8001308:	4a2b      	ldr	r2, [pc, #172]	; (80013b8 <irLeft+0xd0>)
 800130a:	6013      	str	r3, [r2, #0]
	V = (float)adc1/1000;
 800130c:	4b2a      	ldr	r3, [pc, #168]	; (80013b8 <irLeft+0xd0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	ee07 3a90 	vmov	s15, r3
 8001314:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001318:	eddf 6a29 	vldr	s13, [pc, #164]	; 80013c0 <irLeft+0xd8>
 800131c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001320:	edc7 7a01 	vstr	s15, [r7, #4]

	if (V <= 0.5) V = 0.5; //cap at 80 cm
 8001324:	edd7 7a01 	vldr	s15, [r7, #4]
 8001328:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800132c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001334:	d803      	bhi.n	800133e <irLeft+0x56>
 8001336:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	e00c      	b.n	8001358 <irLeft+0x70>
	else if (V >= 2.84) V = 2.84; //cap at 10 cm
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff f902 	bl	8000548 <__aeabi_f2d>
 8001344:	a316      	add	r3, pc, #88	; (adr r3, 80013a0 <irLeft+0xb8>)
 8001346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134a:	f7ff fbdb 	bl	8000b04 <__aeabi_dcmpge>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <irLeft+0x70>
 8001354:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <irLeft+0xdc>)
 8001356:	607b      	str	r3, [r7, #4]


	ir1Dist = 34.96332 * pow(V, -1.19878);
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff f8f5 	bl	8000548 <__aeabi_f2d>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80013a8 <irLeft+0xc0>
 8001366:	ec43 2b10 	vmov	d0, r2, r3
 800136a:	f00a fea3 	bl	800c0b4 <pow>
 800136e:	ec51 0b10 	vmov	r0, r1, d0
 8001372:	a30f      	add	r3, pc, #60	; (adr r3, 80013b0 <irLeft+0xc8>)
 8001374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001378:	f7ff f93e 	bl	80005f8 <__aeabi_dmul>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	4610      	mov	r0, r2
 8001382:	4619      	mov	r1, r3
 8001384:	f7ff fbe8 	bl	8000b58 <__aeabi_d2uiz>
 8001388:	4603      	mov	r3, r0
 800138a:	4a0f      	ldr	r2, [pc, #60]	; (80013c8 <irLeft+0xe0>)
 800138c:	6013      	str	r3, [r2, #0]
	return ir1Dist;
 800138e:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <irLeft+0xe0>)
 8001390:	681b      	ldr	r3, [r3, #0]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	f3af 8000 	nop.w
 80013a0:	eb851eb8 	.word	0xeb851eb8
 80013a4:	4006b851 	.word	0x4006b851
 80013a8:	eff19503 	.word	0xeff19503
 80013ac:	bff32e33 	.word	0xbff32e33
 80013b0:	11dbca97 	.word	0x11dbca97
 80013b4:	40417b4e 	.word	0x40417b4e
 80013b8:	20004c28 	.word	0x20004c28
 80013bc:	20004be0 	.word	0x20004be0
 80013c0:	447a0000 	.word	0x447a0000
 80013c4:	4035c28f 	.word	0x4035c28f
 80013c8:	200000bc 	.word	0x200000bc
 80013cc:	00000000 	.word	0x00000000

080013d0 <irRight>:

uint32_t irRight (void) { //ADC2
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
	adc2 = 0;
 80013d6:	4b34      	ldr	r3, [pc, #208]	; (80014a8 <irRight+0xd8>)
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
	float V = 0;
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
	HAL_ADC_Start(&hadc2);
 80013e2:	4832      	ldr	r0, [pc, #200]	; (80014ac <irRight+0xdc>)
 80013e4:	f002 fff2 	bl	80043cc <HAL_ADC_Start>
	adc2 = HAL_ADC_GetValue(&hadc2);
 80013e8:	4830      	ldr	r0, [pc, #192]	; (80014ac <irRight+0xdc>)
 80013ea:	f003 f8c1 	bl	8004570 <HAL_ADC_GetValue>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4a2d      	ldr	r2, [pc, #180]	; (80014a8 <irRight+0xd8>)
 80013f2:	6013      	str	r3, [r2, #0]
	V = (float)adc2/1000;
 80013f4:	4b2c      	ldr	r3, [pc, #176]	; (80014a8 <irRight+0xd8>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001400:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80014b0 <irRight+0xe0>
 8001404:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001408:	edc7 7a01 	vstr	s15, [r7, #4]

	if (V <= 0.42) V = 0.44; //cap at 80 cm
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff f89b 	bl	8000548 <__aeabi_f2d>
 8001412:	a31d      	add	r3, pc, #116	; (adr r3, 8001488 <irRight+0xb8>)
 8001414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001418:	f7ff fb6a 	bl	8000af0 <__aeabi_dcmple>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d002      	beq.n	8001428 <irRight+0x58>
 8001422:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <irRight+0xe4>)
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	e00c      	b.n	8001442 <irRight+0x72>
	else if (V >= 2.9) V = 2.95; //cap at 10 cm
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff f88d 	bl	8000548 <__aeabi_f2d>
 800142e:	a318      	add	r3, pc, #96	; (adr r3, 8001490 <irRight+0xc0>)
 8001430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001434:	f7ff fb66 	bl	8000b04 <__aeabi_dcmpge>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <irRight+0x72>
 800143e:	4b1e      	ldr	r3, [pc, #120]	; (80014b8 <irRight+0xe8>)
 8001440:	607b      	str	r3, [r7, #4]


	ir2Dist = 32.6167 * pow(V, -1.0928);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff f880 	bl	8000548 <__aeabi_f2d>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8001498 <irRight+0xc8>
 8001450:	ec43 2b10 	vmov	d0, r2, r3
 8001454:	f00a fe2e 	bl	800c0b4 <pow>
 8001458:	ec51 0b10 	vmov	r0, r1, d0
 800145c:	a310      	add	r3, pc, #64	; (adr r3, 80014a0 <irRight+0xd0>)
 800145e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001462:	f7ff f8c9 	bl	80005f8 <__aeabi_dmul>
 8001466:	4602      	mov	r2, r0
 8001468:	460b      	mov	r3, r1
 800146a:	4610      	mov	r0, r2
 800146c:	4619      	mov	r1, r3
 800146e:	f7ff fb73 	bl	8000b58 <__aeabi_d2uiz>
 8001472:	4603      	mov	r3, r0
 8001474:	4a11      	ldr	r2, [pc, #68]	; (80014bc <irRight+0xec>)
 8001476:	6013      	str	r3, [r2, #0]
	return ir2Dist;
 8001478:	4b10      	ldr	r3, [pc, #64]	; (80014bc <irRight+0xec>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	f3af 8000 	nop.w
 8001488:	ae147ae1 	.word	0xae147ae1
 800148c:	3fdae147 	.word	0x3fdae147
 8001490:	33333333 	.word	0x33333333
 8001494:	40073333 	.word	0x40073333
 8001498:	da5119ce 	.word	0xda5119ce
 800149c:	bff17c1b 	.word	0xbff17c1b
 80014a0:	068db8bb 	.word	0x068db8bb
 80014a4:	40404ef0 	.word	0x40404ef0
 80014a8:	20004c98 	.word	0x20004c98
 80014ac:	20004adc 	.word	0x20004adc
 80014b0:	447a0000 	.word	0x447a0000
 80014b4:	3ee147ae 	.word	0x3ee147ae
 80014b8:	403ccccd 	.word	0x403ccccd
 80014bc:	200000c0 	.word	0x200000c0

080014c0 <waitCmd>:

void waitCmd (void) {	//not complete
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit_IT(&huart3,(uint8_t *)"OK",2);
	while (*aRxBuffer == 'Z') {
 80014c4:	e007      	b.n	80014d6 <waitCmd+0x16>
		//HAL_UART_Transmit_IT(&huart3,(uint8_t *)"OK",2);
		HAL_UART_Receive_IT(&huart3, (uint8_t *)aRxBuffer, 1);
 80014c6:	2201      	movs	r2, #1
 80014c8:	4906      	ldr	r1, [pc, #24]	; (80014e4 <waitCmd+0x24>)
 80014ca:	4807      	ldr	r0, [pc, #28]	; (80014e8 <waitCmd+0x28>)
 80014cc:	f006 faa4 	bl	8007a18 <HAL_UART_Receive_IT>
		HAL_Delay(100);
 80014d0:	2064      	movs	r0, #100	; 0x64
 80014d2:	f002 ff13 	bl	80042fc <HAL_Delay>
	while (*aRxBuffer == 'Z') {
 80014d6:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <waitCmd+0x24>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b5a      	cmp	r3, #90	; 0x5a
 80014dc:	d0f3      	beq.n	80014c6 <waitCmd+0x6>
	}
}
 80014de:	bf00      	nop
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20004c9c 	.word	0x20004c9c
 80014e8:	20004a94 	.word	0x20004a94

080014ec <preCorr>:
		}
	}

}

void preCorr(){
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
		while(uDistFinal>15 && uDistFinal<40){
 80014f0:	e01f      	b.n	8001532 <preCorr+0x46>
			HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	2108      	movs	r1, #8
 80014f6:	4818      	ldr	r0, [pc, #96]	; (8001558 <preCorr+0x6c>)
 80014f8:	f003 fda6 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80014fc:	2200      	movs	r2, #0
 80014fe:	2104      	movs	r1, #4
 8001500:	4815      	ldr	r0, [pc, #84]	; (8001558 <preCorr+0x6c>)
 8001502:	f003 fda1 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 8001506:	2201      	movs	r2, #1
 8001508:	2110      	movs	r1, #16
 800150a:	4813      	ldr	r0, [pc, #76]	; (8001558 <preCorr+0x6c>)
 800150c:	f003 fd9c 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	2120      	movs	r1, #32
 8001514:	4810      	ldr	r0, [pc, #64]	; (8001558 <preCorr+0x6c>)
 8001516:	f003 fd97 	bl	8005048 <HAL_GPIO_WritePin>
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 600);
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <preCorr+0x70>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001522:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 600);
 8001524:	4b0d      	ldr	r3, [pc, #52]	; (800155c <preCorr+0x70>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f44f 7216 	mov.w	r2, #600	; 0x258
 800152c:	639a      	str	r2, [r3, #56]	; 0x38
			ultraDistCheck();
 800152e:	f7ff fe93 	bl	8001258 <ultraDistCheck>
		while(uDistFinal>15 && uDistFinal<40){
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <preCorr+0x74>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2b0f      	cmp	r3, #15
 8001538:	dd03      	ble.n	8001542 <preCorr+0x56>
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <preCorr+0x74>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b27      	cmp	r3, #39	; 0x27
 8001540:	ddd7      	ble.n	80014f2 <preCorr+0x6>
		}
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <preCorr+0x70>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2200      	movs	r2, #0
 8001548:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 0);
 800154a:	4b04      	ldr	r3, [pc, #16]	; (800155c <preCorr+0x70>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2200      	movs	r2, #0
 8001550:	639a      	str	r2, [r3, #56]	; 0x38

}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40020000 	.word	0x40020000
 800155c:	20004a04 	.word	0x20004a04
 8001560:	200000b8 	.word	0x200000b8

08001564 <corrMotor>:

void corrMotor(int mode){
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	if(mode==1){
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2b01      	cmp	r3, #1
 8001570:	d131      	bne.n	80015d6 <corrMotor+0x72>
		while(uDistFinal>22 || uDistFinal>40){
 8001572:	e01f      	b.n	80015b4 <corrMotor+0x50>
			HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8001574:	2201      	movs	r2, #1
 8001576:	2108      	movs	r1, #8
 8001578:	4831      	ldr	r0, [pc, #196]	; (8001640 <corrMotor+0xdc>)
 800157a:	f003 fd65 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2104      	movs	r1, #4
 8001582:	482f      	ldr	r0, [pc, #188]	; (8001640 <corrMotor+0xdc>)
 8001584:	f003 fd60 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 8001588:	2201      	movs	r2, #1
 800158a:	2110      	movs	r1, #16
 800158c:	482c      	ldr	r0, [pc, #176]	; (8001640 <corrMotor+0xdc>)
 800158e:	f003 fd5b 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	2120      	movs	r1, #32
 8001596:	482a      	ldr	r0, [pc, #168]	; (8001640 <corrMotor+0xdc>)
 8001598:	f003 fd56 	bl	8005048 <HAL_GPIO_WritePin>
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 600);
 800159c:	4b29      	ldr	r3, [pc, #164]	; (8001644 <corrMotor+0xe0>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80015a4:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 600);
 80015a6:	4b27      	ldr	r3, [pc, #156]	; (8001644 <corrMotor+0xe0>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f44f 7216 	mov.w	r2, #600	; 0x258
 80015ae:	639a      	str	r2, [r3, #56]	; 0x38
			ultraDistCheck();
 80015b0:	f7ff fe52 	bl	8001258 <ultraDistCheck>
		while(uDistFinal>22 || uDistFinal>40){
 80015b4:	4b24      	ldr	r3, [pc, #144]	; (8001648 <corrMotor+0xe4>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b16      	cmp	r3, #22
 80015ba:	dcdb      	bgt.n	8001574 <corrMotor+0x10>
 80015bc:	4b22      	ldr	r3, [pc, #136]	; (8001648 <corrMotor+0xe4>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b28      	cmp	r3, #40	; 0x28
 80015c2:	dcd7      	bgt.n	8001574 <corrMotor+0x10>

		}
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 80015c4:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <corrMotor+0xe0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2200      	movs	r2, #0
 80015ca:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 0);
 80015cc:	4b1d      	ldr	r3, [pc, #116]	; (8001644 <corrMotor+0xe0>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2200      	movs	r2, #0
 80015d2:	639a      	str	r2, [r3, #56]	; 0x38
			ultraDistCheck();
		}
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 0);
	}
}
 80015d4:	e02f      	b.n	8001636 <corrMotor+0xd2>
	else if(mode==2){
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d12c      	bne.n	8001636 <corrMotor+0xd2>
		while(uDistFinal<24){
 80015dc:	e01f      	b.n	800161e <corrMotor+0xba>
			HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	2108      	movs	r1, #8
 80015e2:	4817      	ldr	r0, [pc, #92]	; (8001640 <corrMotor+0xdc>)
 80015e4:	f003 fd30 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2104      	movs	r1, #4
 80015ec:	4814      	ldr	r0, [pc, #80]	; (8001640 <corrMotor+0xdc>)
 80015ee:	f003 fd2b 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2110      	movs	r1, #16
 80015f6:	4812      	ldr	r0, [pc, #72]	; (8001640 <corrMotor+0xdc>)
 80015f8:	f003 fd26 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2120      	movs	r1, #32
 8001600:	480f      	ldr	r0, [pc, #60]	; (8001640 <corrMotor+0xdc>)
 8001602:	f003 fd21 	bl	8005048 <HAL_GPIO_WritePin>
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 600);
 8001606:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <corrMotor+0xe0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800160e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 600);
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <corrMotor+0xe0>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001618:	639a      	str	r2, [r3, #56]	; 0x38
			ultraDistCheck();
 800161a:	f7ff fe1d 	bl	8001258 <ultraDistCheck>
		while(uDistFinal<24){
 800161e:	4b0a      	ldr	r3, [pc, #40]	; (8001648 <corrMotor+0xe4>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b17      	cmp	r3, #23
 8001624:	dddb      	ble.n	80015de <corrMotor+0x7a>
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8001626:	4b07      	ldr	r3, [pc, #28]	; (8001644 <corrMotor+0xe0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2200      	movs	r2, #0
 800162c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 0);
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <corrMotor+0xe0>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2200      	movs	r2, #0
 8001634:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001636:	bf00      	nop
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40020000 	.word	0x40020000
 8001644:	20004a04 	.word	0x20004a04
 8001648:	200000b8 	.word	0x200000b8
 800164c:	00000000 	.word	0x00000000

08001650 <correction>:

void correction(){
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
	*aRxBuffer = 'Z';
 8001656:	4b94      	ldr	r3, [pc, #592]	; (80018a8 <correction+0x258>)
 8001658:	225a      	movs	r2, #90	; 0x5a
 800165a:	701a      	strb	r2, [r3, #0]
	irLeft();
 800165c:	f7ff fe44 	bl	80012e8 <irLeft>
	irRight();
 8001660:	f7ff feb6 	bl	80013d0 <irRight>
	ultraDistCheck();
 8001664:	f7ff fdf8 	bl	8001258 <ultraDistCheck>
	if(uDistFinal>40){
 8001668:	4b90      	ldr	r3, [pc, #576]	; (80018ac <correction+0x25c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b28      	cmp	r3, #40	; 0x28
 800166e:	dd20      	ble.n	80016b2 <correction+0x62>
		while(irLeft()<=35 && irRight()<=35){
 8001670:	e00d      	b.n	800168e <correction+0x3e>
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 600);
 8001672:	4b8f      	ldr	r3, [pc, #572]	; (80018b0 <correction+0x260>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f44f 7216 	mov.w	r2, #600	; 0x258
 800167a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 600);
 800167c:	4b8c      	ldr	r3, [pc, #560]	; (80018b0 <correction+0x260>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001684:	639a      	str	r2, [r3, #56]	; 0x38
			irLeft();
 8001686:	f7ff fe2f 	bl	80012e8 <irLeft>
			irRight();
 800168a:	f7ff fea1 	bl	80013d0 <irRight>
		while(irLeft()<=35 && irRight()<=35){
 800168e:	f7ff fe2b 	bl	80012e8 <irLeft>
 8001692:	4603      	mov	r3, r0
 8001694:	2b23      	cmp	r3, #35	; 0x23
 8001696:	d804      	bhi.n	80016a2 <correction+0x52>
 8001698:	f7ff fe9a 	bl	80013d0 <irRight>
 800169c:	4603      	mov	r3, r0
 800169e:	2b23      	cmp	r3, #35	; 0x23
 80016a0:	d9e7      	bls.n	8001672 <correction+0x22>
		}
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 80016a2:	4b83      	ldr	r3, [pc, #524]	; (80018b0 <correction+0x260>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2200      	movs	r2, #0
 80016a8:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 0);
 80016aa:	4b81      	ldr	r3, [pc, #516]	; (80018b0 <correction+0x260>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2200      	movs	r2, #0
 80016b0:	639a      	str	r2, [r3, #56]	; 0x38
	}
	int mode = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
	if(irLeft()<=35 || irRight()<=35){
 80016b6:	f7ff fe17 	bl	80012e8 <irLeft>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b23      	cmp	r3, #35	; 0x23
 80016be:	d904      	bls.n	80016ca <correction+0x7a>
 80016c0:	f7ff fe86 	bl	80013d0 <irRight>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b23      	cmp	r3, #35	; 0x23
 80016c8:	d808      	bhi.n	80016dc <correction+0x8c>
		if(irLeft<irRight)mode =1;
 80016ca:	4a7a      	ldr	r2, [pc, #488]	; (80018b4 <correction+0x264>)
 80016cc:	4b7a      	ldr	r3, [pc, #488]	; (80018b8 <correction+0x268>)
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d202      	bcs.n	80016d8 <correction+0x88>
 80016d2:	2301      	movs	r3, #1
 80016d4:	607b      	str	r3, [r7, #4]
 80016d6:	e001      	b.n	80016dc <correction+0x8c>
		else mode=2;
 80016d8:	2302      	movs	r3, #2
 80016da:	607b      	str	r3, [r7, #4]
	}
	if(mode==1){
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d15b      	bne.n	800179a <correction+0x14a>
		preCorr();
 80016e2:	f7ff ff03 	bl	80014ec <preCorr>
		while(irLeft()<=35){
 80016e6:	e04e      	b.n	8001786 <correction+0x136>
			htim1.Instance->CCR4 = RIGHT;
 80016e8:	4b74      	ldr	r3, [pc, #464]	; (80018bc <correction+0x26c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	22d4      	movs	r2, #212	; 0xd4
 80016ee:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(100);
 80016f0:	2064      	movs	r0, #100	; 0x64
 80016f2:	f002 fe03 	bl	80042fc <HAL_Delay>
			motorCont(1000, 1000, 'R', 'R', 1);
 80016f6:	ed9f 0b68 	vldr	d0, [pc, #416]	; 8001898 <correction+0x248>
 80016fa:	2352      	movs	r3, #82	; 0x52
 80016fc:	2252      	movs	r2, #82	; 0x52
 80016fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001702:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001706:	f000 fdaf 	bl	8002268 <motorCont>
			htim1.Instance->CCR4 = LEFT;
 800170a:	4b6c      	ldr	r3, [pc, #432]	; (80018bc <correction+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2269      	movs	r2, #105	; 0x69
 8001710:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(100);
 8001712:	2064      	movs	r0, #100	; 0x64
 8001714:	f002 fdf2 	bl	80042fc <HAL_Delay>
			motorCont(1000, 1000, 'F', 'F', 1);
 8001718:	ed9f 0b5f 	vldr	d0, [pc, #380]	; 8001898 <correction+0x248>
 800171c:	2346      	movs	r3, #70	; 0x46
 800171e:	2246      	movs	r2, #70	; 0x46
 8001720:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001724:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001728:	f000 fd9e 	bl	8002268 <motorCont>
			irLeft();
 800172c:	f7ff fddc 	bl	80012e8 <irLeft>
			htim1.Instance->CCR4 = CENTER;
 8001730:	4b62      	ldr	r3, [pc, #392]	; (80018bc <correction+0x26c>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2295      	movs	r2, #149	; 0x95
 8001736:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(50);
 8001738:	2032      	movs	r0, #50	; 0x32
 800173a:	f002 fddf 	bl	80042fc <HAL_Delay>
			ultraDistCheck();
 800173e:	f7ff fd8b 	bl	8001258 <ultraDistCheck>
			if(uDistFinal<15){
 8001742:	4b5a      	ldr	r3, [pc, #360]	; (80018ac <correction+0x25c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2b0e      	cmp	r3, #14
 8001748:	dc0b      	bgt.n	8001762 <correction+0x112>
				motorCont(1000, 1000, 'R', 'R', 2);
 800174a:	ed9f 0b55 	vldr	d0, [pc, #340]	; 80018a0 <correction+0x250>
 800174e:	2352      	movs	r3, #82	; 0x52
 8001750:	2252      	movs	r2, #82	; 0x52
 8001752:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001756:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800175a:	f000 fd85 	bl	8002268 <motorCont>
				ultraDistCheck();
 800175e:	f7ff fd7b 	bl	8001258 <ultraDistCheck>
			}
			if(uDistFinal>15 && uDistFinal<40){
 8001762:	4b52      	ldr	r3, [pc, #328]	; (80018ac <correction+0x25c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	2b0f      	cmp	r3, #15
 8001768:	dd0d      	ble.n	8001786 <correction+0x136>
 800176a:	4b50      	ldr	r3, [pc, #320]	; (80018ac <correction+0x25c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b27      	cmp	r3, #39	; 0x27
 8001770:	dc09      	bgt.n	8001786 <correction+0x136>
				motorCont(1000, 1000, 'F', 'F', 2);
 8001772:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80018a0 <correction+0x250>
 8001776:	2346      	movs	r3, #70	; 0x46
 8001778:	2246      	movs	r2, #70	; 0x46
 800177a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800177e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001782:	f000 fd71 	bl	8002268 <motorCont>
		while(irLeft()<=35){
 8001786:	f7ff fdaf 	bl	80012e8 <irLeft>
 800178a:	4603      	mov	r3, r0
 800178c:	2b23      	cmp	r3, #35	; 0x23
 800178e:	d9ab      	bls.n	80016e8 <correction+0x98>
			}
		}
		htim1.Instance->CCR4 = CENTER;
 8001790:	4b4a      	ldr	r3, [pc, #296]	; (80018bc <correction+0x26c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2295      	movs	r2, #149	; 0x95
 8001796:	641a      	str	r2, [r3, #64]	; 0x40
 8001798:	e060      	b.n	800185c <correction+0x20c>
	}
	else if(mode==2){
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b02      	cmp	r3, #2
 800179e:	d15d      	bne.n	800185c <correction+0x20c>
		preCorr();
 80017a0:	f7ff fea4 	bl	80014ec <preCorr>
		while(irRight()<=35){
 80017a4:	e04e      	b.n	8001844 <correction+0x1f4>
			htim1.Instance->CCR4 =LEFT;
 80017a6:	4b45      	ldr	r3, [pc, #276]	; (80018bc <correction+0x26c>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2269      	movs	r2, #105	; 0x69
 80017ac:	641a      	str	r2, [r3, #64]	; 0x40

			HAL_Delay(100);
 80017ae:	2064      	movs	r0, #100	; 0x64
 80017b0:	f002 fda4 	bl	80042fc <HAL_Delay>
			motorCont(1000, 1000, 'R', 'R', 1);
 80017b4:	ed9f 0b38 	vldr	d0, [pc, #224]	; 8001898 <correction+0x248>
 80017b8:	2352      	movs	r3, #82	; 0x52
 80017ba:	2252      	movs	r2, #82	; 0x52
 80017bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80017c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017c4:	f000 fd50 	bl	8002268 <motorCont>
			htim1.Instance->CCR4 = RIGHT;
 80017c8:	4b3c      	ldr	r3, [pc, #240]	; (80018bc <correction+0x26c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	22d4      	movs	r2, #212	; 0xd4
 80017ce:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(100);
 80017d0:	2064      	movs	r0, #100	; 0x64
 80017d2:	f002 fd93 	bl	80042fc <HAL_Delay>
			motorCont(1000, 1000, 'F', 'F', 1);
 80017d6:	ed9f 0b30 	vldr	d0, [pc, #192]	; 8001898 <correction+0x248>
 80017da:	2346      	movs	r3, #70	; 0x46
 80017dc:	2246      	movs	r2, #70	; 0x46
 80017de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80017e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017e6:	f000 fd3f 	bl	8002268 <motorCont>
			irRight();
 80017ea:	f7ff fdf1 	bl	80013d0 <irRight>
			htim1.Instance->CCR4 = CENTER;
 80017ee:	4b33      	ldr	r3, [pc, #204]	; (80018bc <correction+0x26c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2295      	movs	r2, #149	; 0x95
 80017f4:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_Delay(50);
 80017f6:	2032      	movs	r0, #50	; 0x32
 80017f8:	f002 fd80 	bl	80042fc <HAL_Delay>
			ultraDistCheck();
 80017fc:	f7ff fd2c 	bl	8001258 <ultraDistCheck>
			if(uDistFinal<15){
 8001800:	4b2a      	ldr	r3, [pc, #168]	; (80018ac <correction+0x25c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b0e      	cmp	r3, #14
 8001806:	dc0b      	bgt.n	8001820 <correction+0x1d0>
				motorCont(1000, 1000, 'R', 'R', 2);
 8001808:	ed9f 0b25 	vldr	d0, [pc, #148]	; 80018a0 <correction+0x250>
 800180c:	2352      	movs	r3, #82	; 0x52
 800180e:	2252      	movs	r2, #82	; 0x52
 8001810:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001814:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001818:	f000 fd26 	bl	8002268 <motorCont>
				ultraDistCheck();
 800181c:	f7ff fd1c 	bl	8001258 <ultraDistCheck>
			}
			if(uDistFinal>15 && uDistFinal<40){
 8001820:	4b22      	ldr	r3, [pc, #136]	; (80018ac <correction+0x25c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b0f      	cmp	r3, #15
 8001826:	dd0d      	ble.n	8001844 <correction+0x1f4>
 8001828:	4b20      	ldr	r3, [pc, #128]	; (80018ac <correction+0x25c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b27      	cmp	r3, #39	; 0x27
 800182e:	dc09      	bgt.n	8001844 <correction+0x1f4>
				motorCont(1000, 1000, 'F', 'F', 2);
 8001830:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 80018a0 <correction+0x250>
 8001834:	2346      	movs	r3, #70	; 0x46
 8001836:	2246      	movs	r2, #70	; 0x46
 8001838:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800183c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001840:	f000 fd12 	bl	8002268 <motorCont>
		while(irRight()<=35){
 8001844:	f7ff fdc4 	bl	80013d0 <irRight>
 8001848:	4603      	mov	r3, r0
 800184a:	2b23      	cmp	r3, #35	; 0x23
 800184c:	d9ab      	bls.n	80017a6 <correction+0x156>
			}
		}
		htim1.Instance->CCR4 = CENTER;
 800184e:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <correction+0x26c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2295      	movs	r2, #149	; 0x95
 8001854:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(50);
 8001856:	2032      	movs	r0, #50	; 0x32
 8001858:	f002 fd50 	bl	80042fc <HAL_Delay>
	}
	HAL_Delay(1000);
 800185c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001860:	f002 fd4c 	bl	80042fc <HAL_Delay>
	if(uDistFinal>23 && uDistFinal<40){//Forward until 25
 8001864:	4b11      	ldr	r3, [pc, #68]	; (80018ac <correction+0x25c>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b17      	cmp	r3, #23
 800186a:	dd07      	ble.n	800187c <correction+0x22c>
 800186c:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <correction+0x25c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b27      	cmp	r3, #39	; 0x27
 8001872:	dc03      	bgt.n	800187c <correction+0x22c>
		corrMotor(1);
 8001874:	2001      	movs	r0, #1
 8001876:	f7ff fe75 	bl	8001564 <corrMotor>
	}
	else if(uDistFinal<23){
		corrMotor(2);
	}
}
 800187a:	e006      	b.n	800188a <correction+0x23a>
	else if(uDistFinal<23){
 800187c:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <correction+0x25c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2b16      	cmp	r3, #22
 8001882:	dc02      	bgt.n	800188a <correction+0x23a>
		corrMotor(2);
 8001884:	2002      	movs	r0, #2
 8001886:	f7ff fe6d 	bl	8001564 <corrMotor>
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	f3af 8000 	nop.w
 8001898:	00000000 	.word	0x00000000
 800189c:	3ff00000 	.word	0x3ff00000
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40000000 	.word	0x40000000
 80018a8:	20004c9c 	.word	0x20004c9c
 80018ac:	200000b8 	.word	0x200000b8
 80018b0:	20004a04 	.word	0x20004a04
 80018b4:	080012e9 	.word	0x080012e9
 80018b8:	080013d1 	.word	0x080013d1
 80018bc:	20004c50 	.word	0x20004c50

080018c0 <motorSpeed>:


void motorSpeed(float left, float right){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80018ca:	edc7 0a00 	vstr	s1, [r7]
	if(left<0){
 80018ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80018d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018da:	d510      	bpl.n	80018fe <motorSpeed+0x3e>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80018dc:	2200      	movs	r2, #0
 80018de:	2108      	movs	r1, #8
 80018e0:	482f      	ldr	r0, [pc, #188]	; (80019a0 <motorSpeed+0xe0>)
 80018e2:	f003 fbb1 	bl	8005048 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80018e6:	2201      	movs	r2, #1
 80018e8:	2104      	movs	r1, #4
 80018ea:	482d      	ldr	r0, [pc, #180]	; (80019a0 <motorSpeed+0xe0>)
 80018ec:	f003 fbac 	bl	8005048 <HAL_GPIO_WritePin>
		left = fabs(left);
 80018f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80018f4:	eef0 7ae7 	vabs.f32	s15, s15
 80018f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80018fc:	e010      	b.n	8001920 <motorSpeed+0x60>
	}
	else if(left>0){
 80018fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001902:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190a:	dd09      	ble.n	8001920 <motorSpeed+0x60>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 800190c:	2201      	movs	r2, #1
 800190e:	2108      	movs	r1, #8
 8001910:	4823      	ldr	r0, [pc, #140]	; (80019a0 <motorSpeed+0xe0>)
 8001912:	f003 fb99 	bl	8005048 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8001916:	2200      	movs	r2, #0
 8001918:	2104      	movs	r1, #4
 800191a:	4821      	ldr	r0, [pc, #132]	; (80019a0 <motorSpeed+0xe0>)
 800191c:	f003 fb94 	bl	8005048 <HAL_GPIO_WritePin>
	}
	if(right<0){
 8001920:	edd7 7a00 	vldr	s15, [r7]
 8001924:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192c:	d510      	bpl.n	8001950 <motorSpeed+0x90>
		HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 800192e:	2200      	movs	r2, #0
 8001930:	2110      	movs	r1, #16
 8001932:	481b      	ldr	r0, [pc, #108]	; (80019a0 <motorSpeed+0xe0>)
 8001934:	f003 fb88 	bl	8005048 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 8001938:	2201      	movs	r2, #1
 800193a:	2120      	movs	r1, #32
 800193c:	4818      	ldr	r0, [pc, #96]	; (80019a0 <motorSpeed+0xe0>)
 800193e:	f003 fb83 	bl	8005048 <HAL_GPIO_WritePin>
		right = fabs(right);
 8001942:	edd7 7a00 	vldr	s15, [r7]
 8001946:	eef0 7ae7 	vabs.f32	s15, s15
 800194a:	edc7 7a00 	vstr	s15, [r7]
 800194e:	e010      	b.n	8001972 <motorSpeed+0xb2>
	}
	else if(right>0){
 8001950:	edd7 7a00 	vldr	s15, [r7]
 8001954:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195c:	dd09      	ble.n	8001972 <motorSpeed+0xb2>
		HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 800195e:	2201      	movs	r2, #1
 8001960:	2110      	movs	r1, #16
 8001962:	480f      	ldr	r0, [pc, #60]	; (80019a0 <motorSpeed+0xe0>)
 8001964:	f003 fb70 	bl	8005048 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 8001968:	2200      	movs	r2, #0
 800196a:	2120      	movs	r1, #32
 800196c:	480c      	ldr	r0, [pc, #48]	; (80019a0 <motorSpeed+0xe0>)
 800196e:	f003 fb6b 	bl	8005048 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, left);
 8001972:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <motorSpeed+0xe4>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	edd7 7a01 	vldr	s15, [r7, #4]
 800197a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800197e:	ee17 2a90 	vmov	r2, s15
 8001982:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, right);
 8001984:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <motorSpeed+0xe4>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	edd7 7a00 	vldr	s15, [r7]
 800198c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001990:	ee17 2a90 	vmov	r2, s15
 8001994:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40020000 	.word	0x40020000
 80019a4:	20004a04 	.word	0x20004a04

080019a8 <readEncoder>:

/* ========================= PID Functions ========================= */

/* Read current encoder values */
void readEncoder(){ //Forward = Positive, Backwards = negative
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
	currentLeft = __HAL_TIM_GET_COUNTER(&htim2);
 80019ac:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <readEncoder+0x60>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b2:	b21a      	sxth	r2, r3
 80019b4:	4b15      	ldr	r3, [pc, #84]	; (8001a0c <readEncoder+0x64>)
 80019b6:	801a      	strh	r2, [r3, #0]
	fLeft = currentLeft *-1*CMPERREV;
 80019b8:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <readEncoder+0x64>)
 80019ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019be:	425b      	negs	r3, r3
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019c8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001a10 <readEncoder+0x68>
 80019cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019d0:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <readEncoder+0x6c>)
 80019d2:	edc3 7a00 	vstr	s15, [r3]

	currentRight = __HAL_TIM_GET_COUNTER(&htim3);
 80019d6:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <readEncoder+0x70>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019dc:	b21a      	sxth	r2, r3
 80019de:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <readEncoder+0x74>)
 80019e0:	801a      	strh	r2, [r3, #0]
	fRight = currentRight * CMPERREV;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <readEncoder+0x74>)
 80019e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e8:	ee07 3a90 	vmov	s15, r3
 80019ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001a10 <readEncoder+0x68>
 80019f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f8:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <readEncoder+0x78>)
 80019fa:	edc3 7a00 	vstr	s15, [r3]
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	20004ca4 	.word	0x20004ca4
 8001a0c:	20004b28 	.word	0x20004b28
 8001a10:	3c5844d0 	.word	0x3c5844d0
 8001a14:	20004cec 	.word	0x20004cec
 8001a18:	20004b94 	.word	0x20004b94
 8001a1c:	20004c4c 	.word	0x20004c4c
 8001a20:	20004b90 	.word	0x20004b90

08001a24 <getTime>:

/* Time value functions, in seconds with decimals */
float getTime(){
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5)/1e6f;
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <getTime+0x2c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	ee07 3a90 	vmov	s15, r3
 8001a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a36:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001a54 <getTime+0x30>
 8001a3a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001a3e:	eef0 7a66 	vmov.f32	s15, s13
}
 8001a42:	eeb0 0a67 	vmov.f32	s0, s15
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	20004b48 	.word	0x20004b48
 8001a54:	49742400 	.word	0x49742400

08001a58 <timeStart>:

void timeStart(){
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	startSec = getTime();
 8001a5c:	f7ff ffe2 	bl	8001a24 <getTime>
 8001a60:	eef0 7a40 	vmov.f32	s15, s0
 8001a64:	4b02      	ldr	r3, [pc, #8]	; (8001a70 <timeStart+0x18>)
 8001a66:	edc3 7a00 	vstr	s15, [r3]
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200049fc 	.word	0x200049fc

08001a74 <timeNow>:

float timeNow(){
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
	currSec = getTime() - startSec;
 8001a78:	f7ff ffd4 	bl	8001a24 <getTime>
 8001a7c:	eeb0 7a40 	vmov.f32	s14, s0
 8001a80:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <timeNow+0x2c>)
 8001a82:	edd3 7a00 	vldr	s15, [r3]
 8001a86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <timeNow+0x30>)
 8001a8c:	edc3 7a00 	vstr	s15, [r3]
	return currSec;
 8001a90:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <timeNow+0x30>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	ee07 3a90 	vmov	s15, r3
}
 8001a98:	eeb0 0a67 	vmov.f32	s0, s15
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	200049fc 	.word	0x200049fc
 8001aa4:	20004ad8 	.word	0x20004ad8

08001aa8 <forwardFeed>:

float forwardFeed(float vel){
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	ed87 0a01 	vstr	s0, [r7, #4]
	return vel*PWMM+PWMC;
 8001ab2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ab6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001ad4 <forwardFeed+0x2c>
 8001aba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001abe:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001ad8 <forwardFeed+0x30>
 8001ac2:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	42580000 	.word	0x42580000
 8001ad8:	439b0000 	.word	0x439b0000

08001adc <PIDmotor>:

/* Master function for motor with PID control */
void PIDmotor(float setDist){
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b0c0      	sub	sp, #256	; 0x100
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	ed87 0a01 	vstr	s0, [r7, #4]
	htim1.Instance->CCR4 = LEFT;
 8001ae6:	4b9e      	ldr	r3, [pc, #632]	; (8001d60 <PIDmotor+0x284>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2269      	movs	r2, #105	; 0x69
 8001aec:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(500);
 8001aee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001af2:	f002 fc03 	bl	80042fc <HAL_Delay>
	htim1.Instance->CCR4 = CENTER+3;
 8001af6:	4b9a      	ldr	r3, [pc, #616]	; (8001d60 <PIDmotor+0x284>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2298      	movs	r2, #152	; 0x98
 8001afc:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(500);
 8001afe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b02:	f002 fbfb 	bl	80042fc <HAL_Delay>
	/* Set UARTBuffer to default value */
	*aRxBuffer = 'Z';
 8001b06:	4b97      	ldr	r3, [pc, #604]	; (8001d64 <PIDmotor+0x288>)
 8001b08:	225a      	movs	r2, #90	; 0x5a
 8001b0a:	701a      	strb	r2, [r3, #0]

	/* Set distance of motors */
	float setDistLeft;
	float setDistRight;
	setDistLeft = setDist;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	setDistRight = setDist;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8


	/* Initialise PID Controllers */
	PIDController pidLeft = {PID_KP,PID_KI,PID_KD,0,-3000,3000,-150,150,prePWMLeft,1.0f};
 8001b18:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001b1c:	223c      	movs	r2, #60	; 0x3c
 8001b1e:	2100      	movs	r1, #0
 8001b20:	4618      	mov	r0, r3
 8001b22:	f009 fe4d 	bl	800b7c0 <memset>
 8001b26:	4b90      	ldr	r3, [pc, #576]	; (8001d68 <PIDmotor+0x28c>)
 8001b28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001b2c:	4b8f      	ldr	r3, [pc, #572]	; (8001d6c <PIDmotor+0x290>)
 8001b2e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001b32:	4b8f      	ldr	r3, [pc, #572]	; (8001d70 <PIDmotor+0x294>)
 8001b34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001b38:	4b8e      	ldr	r3, [pc, #568]	; (8001d74 <PIDmotor+0x298>)
 8001b3a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001b3e:	4b8e      	ldr	r3, [pc, #568]	; (8001d78 <PIDmotor+0x29c>)
 8001b40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001b44:	4b8d      	ldr	r3, [pc, #564]	; (8001d7c <PIDmotor+0x2a0>)
 8001b46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001b4a:	4b8d      	ldr	r3, [pc, #564]	; (8001d80 <PIDmotor+0x2a4>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001b52:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001b56:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	PIDController pidRight ={PID_KP,PID_KI,PID_KD,0,-3000,3000,-150,150,prePWMRight,1.0f};
 8001b5a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b5e:	223c      	movs	r2, #60	; 0x3c
 8001b60:	2100      	movs	r1, #0
 8001b62:	4618      	mov	r0, r3
 8001b64:	f009 fe2c 	bl	800b7c0 <memset>
 8001b68:	4b7f      	ldr	r3, [pc, #508]	; (8001d68 <PIDmotor+0x28c>)
 8001b6a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001b6c:	4b7f      	ldr	r3, [pc, #508]	; (8001d6c <PIDmotor+0x290>)
 8001b6e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001b72:	4b7f      	ldr	r3, [pc, #508]	; (8001d70 <PIDmotor+0x294>)
 8001b74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001b78:	4b7e      	ldr	r3, [pc, #504]	; (8001d74 <PIDmotor+0x298>)
 8001b7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001b7e:	4b7e      	ldr	r3, [pc, #504]	; (8001d78 <PIDmotor+0x29c>)
 8001b80:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001b84:	4b7d      	ldr	r3, [pc, #500]	; (8001d7c <PIDmotor+0x2a0>)
 8001b86:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001b8a:	4b7e      	ldr	r3, [pc, #504]	; (8001d84 <PIDmotor+0x2a8>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001b92:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001b96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	Profile profileLeft;
	Profile profileRight;

	/* Initialise and set Encoder to 0 */
	HAL_TIM_Base_Start(&htim5);
 8001b9a:	487b      	ldr	r0, [pc, #492]	; (8001d88 <PIDmotor+0x2ac>)
 8001b9c:	f004 f936 	bl	8005e0c <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);		//left encoder(MotorA) start
 8001ba0:	213c      	movs	r1, #60	; 0x3c
 8001ba2:	487a      	ldr	r0, [pc, #488]	; (8001d8c <PIDmotor+0x2b0>)
 8001ba4:	f004 fcd0 	bl	8006548 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);		//right encoder(MotorB) start
 8001ba8:	213c      	movs	r1, #60	; 0x3c
 8001baa:	4879      	ldr	r0, [pc, #484]	; (8001d90 <PIDmotor+0x2b4>)
 8001bac:	f004 fccc 	bl	8006548 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim2,0);
 8001bb0:	4b76      	ldr	r3, [pc, #472]	; (8001d8c <PIDmotor+0x2b0>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8001bb8:	4b75      	ldr	r3, [pc, #468]	; (8001d90 <PIDmotor+0x2b4>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	625a      	str	r2, [r3, #36]	; 0x24

	/* Initialise PID controllers and profiles */
	PIDController_Init(&pidLeft);
 8001bc0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff f9b3 	bl	8000f30 <PIDController_Init>
	PIDController_Init(&pidRight);
 8001bca:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff f9ae 	bl	8000f30 <PIDController_Init>

	Profile_Init(&profileLeft);
 8001bd4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f001 fc94 	bl	8003506 <Profile_Init>
	Profile_Init(&profileRight);
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	4618      	mov	r0, r3
 8001be4:	f001 fc8f 	bl	8003506 <Profile_Init>
	float time = trapezoidal(&profileLeft, setDistLeft, AMAX, VMAX);
 8001be8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001bec:	eeb3 1a0e 	vmov.f32	s2, #62	; 0x41f00000  30.0
 8001bf0:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8001bf4:	ed97 0a3f 	vldr	s0, [r7, #252]	; 0xfc
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f001 fcc1 	bl	8003580 <trapezoidal>
 8001bfe:	ed87 0a3d 	vstr	s0, [r7, #244]	; 0xf4
	trapezoidal(&profileRight, setDistRight, AMAX, VMAX);
 8001c02:	f107 030c 	add.w	r3, r7, #12
 8001c06:	eeb3 1a0e 	vmov.f32	s2, #62	; 0x41f00000  30.0
 8001c0a:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8001c0e:	ed97 0a3e 	vldr	s0, [r7, #248]	; 0xf8
 8001c12:	4618      	mov	r0, r3
 8001c14:	f001 fcb4 	bl	8003580 <trapezoidal>
	constDisp = profileRight.constDisp;
 8001c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c1a:	4a5e      	ldr	r2, [pc, #376]	; (8001d94 <PIDmotor+0x2b8>)
 8001c1c:	6013      	str	r3, [r2, #0]

	timeStart();
 8001c1e:	f7ff ff1b 	bl	8001a58 <timeStart>
	while(timeNow()<time){
 8001c22:	e07e      	b.n	8001d22 <PIDmotor+0x246>

		/* Take current encoder values */
		readEncoder();
 8001c24:	f7ff fec0 	bl	80019a8 <readEncoder>
		currProfile(&profileLeft, currSec);
 8001c28:	4b5b      	ldr	r3, [pc, #364]	; (8001d98 <PIDmotor+0x2bc>)
 8001c2a:	edd3 7a00 	vldr	s15, [r3]
 8001c2e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001c32:	eeb0 0a67 	vmov.f32	s0, s15
 8001c36:	4618      	mov	r0, r3
 8001c38:	f001 fdc0 	bl	80037bc <currProfile>
		currProfile(&profileRight, currSec);
 8001c3c:	4b56      	ldr	r3, [pc, #344]	; (8001d98 <PIDmotor+0x2bc>)
 8001c3e:	edd3 7a00 	vldr	s15, [r3]
 8001c42:	f107 030c 	add.w	r3, r7, #12
 8001c46:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f001 fdb6 	bl	80037bc <currProfile>
		prePWMLeft=forwardFeed(profileLeft.currVel);
 8001c50:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001c54:	eeb0 0a67 	vmov.f32	s0, s15
 8001c58:	f7ff ff26 	bl	8001aa8 <forwardFeed>
 8001c5c:	eef0 7a40 	vmov.f32	s15, s0
 8001c60:	4b47      	ldr	r3, [pc, #284]	; (8001d80 <PIDmotor+0x2a4>)
 8001c62:	edc3 7a00 	vstr	s15, [r3]
		prePWMRight=forwardFeed(profileRight.currVel);
 8001c66:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001c6a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c6e:	f7ff ff1b 	bl	8001aa8 <forwardFeed>
 8001c72:	eef0 7a40 	vmov.f32	s15, s0
 8001c76:	4b43      	ldr	r3, [pc, #268]	; (8001d84 <PIDmotor+0x2a8>)
 8001c78:	edc3 7a00 	vstr	s15, [r3]

		distanceLeft = profileLeft.disp;
 8001c7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c7e:	4a47      	ldr	r2, [pc, #284]	; (8001d9c <PIDmotor+0x2c0>)
 8001c80:	6013      	str	r3, [r2, #0]
		distanceRight = profileRight.disp;
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	4a46      	ldr	r2, [pc, #280]	; (8001da0 <PIDmotor+0x2c4>)
 8001c86:	6013      	str	r3, [r2, #0]
		acc = profileLeft.currAcc;
 8001c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c8a:	4a46      	ldr	r2, [pc, #280]	; (8001da4 <PIDmotor+0x2c8>)
 8001c8c:	6013      	str	r3, [r2, #0]
		vel = profileRight.currVel;
 8001c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c90:	4a45      	ldr	r2, [pc, #276]	; (8001da8 <PIDmotor+0x2cc>)
 8001c92:	6013      	str	r3, [r2, #0]
		disp = profileLeft.currDisp;
 8001c94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c96:	4a45      	ldr	r2, [pc, #276]	; (8001dac <PIDmotor+0x2d0>)
 8001c98:	6013      	str	r3, [r2, #0]

		/* Compute new control signal */
		outLeft = PIDController_Update(&pidLeft, profileLeft.currDisp, fLeft, prePWMLeft);
 8001c9a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8001c9e:	4b44      	ldr	r3, [pc, #272]	; (8001db0 <PIDmotor+0x2d4>)
 8001ca0:	ed93 7a00 	vldr	s14, [r3]
 8001ca4:	4b36      	ldr	r3, [pc, #216]	; (8001d80 <PIDmotor+0x2a4>)
 8001ca6:	edd3 6a00 	vldr	s13, [r3]
 8001caa:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001cae:	eeb0 1a66 	vmov.f32	s2, s13
 8001cb2:	eef0 0a47 	vmov.f32	s1, s14
 8001cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff f956 	bl	8000f6c <PIDController_Update>
 8001cc0:	eef0 7a40 	vmov.f32	s15, s0
 8001cc4:	4b3b      	ldr	r3, [pc, #236]	; (8001db4 <PIDmotor+0x2d8>)
 8001cc6:	edc3 7a00 	vstr	s15, [r3]
		outRight = PIDController_Update(&pidRight, profileRight.currDisp, fRight, prePWMRight);
 8001cca:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001cce:	4b3a      	ldr	r3, [pc, #232]	; (8001db8 <PIDmotor+0x2dc>)
 8001cd0:	ed93 7a00 	vldr	s14, [r3]
 8001cd4:	4b2b      	ldr	r3, [pc, #172]	; (8001d84 <PIDmotor+0x2a8>)
 8001cd6:	edd3 6a00 	vldr	s13, [r3]
 8001cda:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001cde:	eeb0 1a66 	vmov.f32	s2, s13
 8001ce2:	eef0 0a47 	vmov.f32	s1, s14
 8001ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff f93e 	bl	8000f6c <PIDController_Update>
 8001cf0:	eef0 7a40 	vmov.f32	s15, s0
 8001cf4:	4b31      	ldr	r3, [pc, #196]	; (8001dbc <PIDmotor+0x2e0>)
 8001cf6:	edc3 7a00 	vstr	s15, [r3]

		/* Update new values to motors */
		motorSpeed(outLeft, outRight);
 8001cfa:	4b2e      	ldr	r3, [pc, #184]	; (8001db4 <PIDmotor+0x2d8>)
 8001cfc:	edd3 7a00 	vldr	s15, [r3]
 8001d00:	4b2e      	ldr	r3, [pc, #184]	; (8001dbc <PIDmotor+0x2e0>)
 8001d02:	ed93 7a00 	vldr	s14, [r3]
 8001d06:	eef0 0a47 	vmov.f32	s1, s14
 8001d0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d0e:	f7ff fdd7 	bl	80018c0 <motorSpeed>
		errorLeft = pidLeft.prevError;
 8001d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d16:	4a2a      	ldr	r2, [pc, #168]	; (8001dc0 <PIDmotor+0x2e4>)
 8001d18:	6013      	str	r3, [r2, #0]
		errorRight = pidRight.prevError;
 8001d1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d1e:	4a29      	ldr	r2, [pc, #164]	; (8001dc4 <PIDmotor+0x2e8>)
 8001d20:	6013      	str	r3, [r2, #0]
	while(timeNow()<time){
 8001d22:	f7ff fea7 	bl	8001a74 <timeNow>
 8001d26:	eeb0 7a40 	vmov.f32	s14, s0
 8001d2a:	edd7 7a3d 	vldr	s15, [r7, #244]	; 0xf4
 8001d2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d36:	f73f af75 	bgt.w	8001c24 <PIDmotor+0x148>
	}

	/* Stop Motor */
	motorSpeed(0,0);
 8001d3a:	eddf 0a23 	vldr	s1, [pc, #140]	; 8001dc8 <PIDmotor+0x2ec>
 8001d3e:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8001dc8 <PIDmotor+0x2ec>
 8001d42:	f7ff fdbd 	bl	80018c0 <motorSpeed>

	/* Reset Encoders value */
	__HAL_TIM_SET_COUNTER(&htim2,0);
 8001d46:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <PIDmotor+0x2b0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8001d4e:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <PIDmotor+0x2b4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2200      	movs	r2, #0
 8001d54:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001d56:	bf00      	nop
 8001d58:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20004c50 	.word	0x20004c50
 8001d64:	20004c9c 	.word	0x20004c9c
 8001d68:	469c4000 	.word	0x469c4000
 8001d6c:	447a0000 	.word	0x447a0000
 8001d70:	c53b8000 	.word	0xc53b8000
 8001d74:	453b8000 	.word	0x453b8000
 8001d78:	c3160000 	.word	0xc3160000
 8001d7c:	43160000 	.word	0x43160000
 8001d80:	20004a00 	.word	0x20004a00
 8001d84:	20004cf0 	.word	0x20004cf0
 8001d88:	20004b48 	.word	0x20004b48
 8001d8c:	20004ca4 	.word	0x20004ca4
 8001d90:	20004b94 	.word	0x20004b94
 8001d94:	20004ca0 	.word	0x20004ca0
 8001d98:	20004ad8 	.word	0x20004ad8
 8001d9c:	200000d4 	.word	0x200000d4
 8001da0:	200000d8 	.word	0x200000d8
 8001da4:	200049f8 	.word	0x200049f8
 8001da8:	20004bdc 	.word	0x20004bdc
 8001dac:	20004d08 	.word	0x20004d08
 8001db0:	20004cec 	.word	0x20004cec
 8001db4:	200000c4 	.word	0x200000c4
 8001db8:	20004b90 	.word	0x20004b90
 8001dbc:	200000c8 	.word	0x200000c8
 8001dc0:	200000cc 	.word	0x200000cc
 8001dc4:	200000d0 	.word	0x200000d0
 8001dc8:	00000000 	.word	0x00000000

08001dcc <calculateTurn>:

/* Calculate turn ratio */
float calculateTurn(float dist){
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	ed87 0a01 	vstr	s0, [r7, #4]
	//return ((dist / (2 * 3.14)) - 16) / (dist / (2 *3.14));
	return 0.793;
 8001dd6:	4b05      	ldr	r3, [pc, #20]	; (8001dec <calculateTurn+0x20>)
 8001dd8:	ee07 3a90 	vmov	s15, r3
}
 8001ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	3f4b020c 	.word	0x3f4b020c

08001df0 <readEncoderTurn>:

/* Read encoder values for turn */
void readEncoderTurn(){ //Forward = Positive, Backwards = negative
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
	currentLeft = __HAL_TIM_GET_COUNTER(&htim2);
 8001df4:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <readEncoderTurn+0x60>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfa:	b21a      	sxth	r2, r3
 8001dfc:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <readEncoderTurn+0x64>)
 8001dfe:	801a      	strh	r2, [r3, #0]
	fLeft = currentLeft *-1*CMPERREVTURN;
 8001e00:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <readEncoderTurn+0x64>)
 8001e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e06:	425b      	negs	r3, r3
 8001e08:	ee07 3a90 	vmov	s15, r3
 8001e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e10:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001e58 <readEncoderTurn+0x68>
 8001e14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e18:	4b10      	ldr	r3, [pc, #64]	; (8001e5c <readEncoderTurn+0x6c>)
 8001e1a:	edc3 7a00 	vstr	s15, [r3]

	currentRight = __HAL_TIM_GET_COUNTER(&htim3);
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <readEncoderTurn+0x70>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e24:	b21a      	sxth	r2, r3
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <readEncoderTurn+0x74>)
 8001e28:	801a      	strh	r2, [r3, #0]
	fRight = currentRight * CMPERREVTURN;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <readEncoderTurn+0x74>)
 8001e2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e30:	ee07 3a90 	vmov	s15, r3
 8001e34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e38:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001e58 <readEncoderTurn+0x68>
 8001e3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e40:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <readEncoderTurn+0x78>)
 8001e42:	edc3 7a00 	vstr	s15, [r3]
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	20004ca4 	.word	0x20004ca4
 8001e54:	20004b28 	.word	0x20004b28
 8001e58:	3c5844d0 	.word	0x3c5844d0
 8001e5c:	20004cec 	.word	0x20004cec
 8001e60:	20004b94 	.word	0x20004b94
 8001e64:	20004c4c 	.word	0x20004c4c
 8001e68:	20004b90 	.word	0x20004b90
 8001e6c:	00000000 	.word	0x00000000

08001e70 <PIDturn>:

void PIDturn(float degree, int turn){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b0c0      	sub	sp, #256	; 0x100
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e7a:	463b      	mov	r3, r7
 8001e7c:	6018      	str	r0, [r3, #0]
	/* Set UARTBuffer to default value */
	*aRxBuffer = 'Z';
 8001e7e:	4b90      	ldr	r3, [pc, #576]	; (80020c0 <PIDturn+0x250>)
 8001e80:	225a      	movs	r2, #90	; 0x5a
 8001e82:	701a      	strb	r2, [r3, #0]
	float setDist = CIRCUM * (degree/360);
 8001e84:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e88:	eddf 6a8e 	vldr	s13, [pc, #568]	; 80020c4 <PIDturn+0x254>
 8001e8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e90:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 80020c8 <PIDturn+0x258>
 8001e94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e98:	edc7 7a3f 	vstr	s15, [r7, #252]	; 0xfc
	float turnRatio = calculateTurn(CIRCUM);
 8001e9c:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 80020c8 <PIDturn+0x258>
 8001ea0:	f7ff ff94 	bl	8001dcc <calculateTurn>
 8001ea4:	ed87 0a3e 	vstr	s0, [r7, #248]	; 0xf8

	/* Initialise PID Controllers */
	PIDController pidLeft = {PID_KP,PID_KI,PID_KD,0,-3000,3000,-150,150,prePWMLeft,1.0f};
 8001ea8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001eac:	223c      	movs	r2, #60	; 0x3c
 8001eae:	2100      	movs	r1, #0
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f009 fc85 	bl	800b7c0 <memset>
 8001eb6:	4b85      	ldr	r3, [pc, #532]	; (80020cc <PIDturn+0x25c>)
 8001eb8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ebc:	4b84      	ldr	r3, [pc, #528]	; (80020d0 <PIDturn+0x260>)
 8001ebe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001ec2:	4b84      	ldr	r3, [pc, #528]	; (80020d4 <PIDturn+0x264>)
 8001ec4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001ec8:	4b83      	ldr	r3, [pc, #524]	; (80020d8 <PIDturn+0x268>)
 8001eca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001ece:	4b83      	ldr	r3, [pc, #524]	; (80020dc <PIDturn+0x26c>)
 8001ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001ed4:	4b82      	ldr	r3, [pc, #520]	; (80020e0 <PIDturn+0x270>)
 8001ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001eda:	4b82      	ldr	r3, [pc, #520]	; (80020e4 <PIDturn+0x274>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001ee2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001ee6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	PIDController pidRight ={PID_KP,PID_KI,PID_KD,0,-3000,3000,-150,150,prePWMRight,1.0f};
 8001eea:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001eee:	223c      	movs	r2, #60	; 0x3c
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f009 fc64 	bl	800b7c0 <memset>
 8001ef8:	4b74      	ldr	r3, [pc, #464]	; (80020cc <PIDturn+0x25c>)
 8001efa:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001efc:	4b74      	ldr	r3, [pc, #464]	; (80020d0 <PIDturn+0x260>)
 8001efe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001f02:	4b74      	ldr	r3, [pc, #464]	; (80020d4 <PIDturn+0x264>)
 8001f04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001f08:	4b73      	ldr	r3, [pc, #460]	; (80020d8 <PIDturn+0x268>)
 8001f0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001f0e:	4b73      	ldr	r3, [pc, #460]	; (80020dc <PIDturn+0x26c>)
 8001f10:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001f14:	4b72      	ldr	r3, [pc, #456]	; (80020e0 <PIDturn+0x270>)
 8001f16:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001f1a:	4b73      	ldr	r3, [pc, #460]	; (80020e8 <PIDturn+0x278>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001f22:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	Profile profileLeft;
	Profile profileRight;

	/* Initialise and set Encoder to 0 */
	HAL_TIM_Base_Start(&htim5);
 8001f2a:	4870      	ldr	r0, [pc, #448]	; (80020ec <PIDturn+0x27c>)
 8001f2c:	f003 ff6e 	bl	8005e0c <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);		//left encoder(MotorA) start
 8001f30:	213c      	movs	r1, #60	; 0x3c
 8001f32:	486f      	ldr	r0, [pc, #444]	; (80020f0 <PIDturn+0x280>)
 8001f34:	f004 fb08 	bl	8006548 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);		//right encoder(MotorB) start
 8001f38:	213c      	movs	r1, #60	; 0x3c
 8001f3a:	486e      	ldr	r0, [pc, #440]	; (80020f4 <PIDturn+0x284>)
 8001f3c:	f004 fb04 	bl	8006548 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim2,0);
 8001f40:	4b6b      	ldr	r3, [pc, #428]	; (80020f0 <PIDturn+0x280>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2200      	movs	r2, #0
 8001f46:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8001f48:	4b6a      	ldr	r3, [pc, #424]	; (80020f4 <PIDturn+0x284>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	625a      	str	r2, [r3, #36]	; 0x24

	/* Initialise PID controllers and profiles */
	PIDController_Init(&pidLeft);
 8001f50:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe ffeb 	bl	8000f30 <PIDController_Init>
	PIDController_Init(&pidRight);
 8001f5a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe ffe6 	bl	8000f30 <PIDController_Init>

	if(turn==2)
 8001f64:	463b      	mov	r3, r7
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d111      	bne.n	8001f90 <PIDturn+0x120>
		setDist = setDist * 1.01;
 8001f6c:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 8001f70:	f7fe faea 	bl	8000548 <__aeabi_f2d>
 8001f74:	a350      	add	r3, pc, #320	; (adr r3, 80020b8 <PIDturn+0x248>)
 8001f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7a:	f7fe fb3d 	bl	80005f8 <__aeabi_dmul>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4610      	mov	r0, r2
 8001f84:	4619      	mov	r1, r3
 8001f86:	f7fe fe07 	bl	8000b98 <__aeabi_d2f>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc

	Profile_Init(&profileLeft);
 8001f90:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f94:	4618      	mov	r0, r3
 8001f96:	f001 fab6 	bl	8003506 <Profile_Init>
	float time = trapezoidal(&profileLeft, setDist, AMAX, VMAX);
 8001f9a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f9e:	eeb3 1a0e 	vmov.f32	s2, #62	; 0x41f00000  30.0
 8001fa2:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8001fa6:	ed97 0a3f 	vldr	s0, [r7, #252]	; 0xfc
 8001faa:	4618      	mov	r0, r3
 8001fac:	f001 fae8 	bl	8003580 <trapezoidal>
 8001fb0:	ed87 0a3d 	vstr	s0, [r7, #244]	; 0xf4



	timeStart();
 8001fb4:	f7ff fd50 	bl	8001a58 <timeStart>
	while(timeNow()<time){
 8001fb8:	e11c      	b.n	80021f4 <PIDturn+0x384>

		/* Take current encoder values */
		readEncoderTurn();
 8001fba:	f7ff ff19 	bl	8001df0 <readEncoderTurn>
		currProfile(&profileLeft, currSec);
 8001fbe:	4b4e      	ldr	r3, [pc, #312]	; (80020f8 <PIDturn+0x288>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f001 fbf5 	bl	80037bc <currProfile>




		/* Compute new control signal */
		if(turn==1){ //Left Turn
 8001fd2:	463b      	mov	r3, r7
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	f040 80a0 	bne.w	800211c <PIDturn+0x2ac>

			prePWMLeft=forwardFeed(profileLeft.currVel * turnRatio);
 8001fdc:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001fe0:	edd7 7a3e 	vldr	s15, [r7, #248]	; 0xf8
 8001fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fec:	f7ff fd5c 	bl	8001aa8 <forwardFeed>
 8001ff0:	eef0 7a40 	vmov.f32	s15, s0
 8001ff4:	4b3b      	ldr	r3, [pc, #236]	; (80020e4 <PIDturn+0x274>)
 8001ff6:	edc3 7a00 	vstr	s15, [r3]
			prePWMRight=forwardFeed(profileLeft.currVel);
 8001ffa:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8002002:	f7ff fd51 	bl	8001aa8 <forwardFeed>
 8002006:	eef0 7a40 	vmov.f32	s15, s0
 800200a:	4b37      	ldr	r3, [pc, #220]	; (80020e8 <PIDturn+0x278>)
 800200c:	edc3 7a00 	vstr	s15, [r3]
			distanceLeft = profileLeft.currDisp * turnRatio;
 8002010:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8002014:	edd7 7a3e 	vldr	s15, [r7, #248]	; 0xf8
 8002018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800201c:	4b37      	ldr	r3, [pc, #220]	; (80020fc <PIDturn+0x28c>)
 800201e:	edc3 7a00 	vstr	s15, [r3]
			distanceRight = profileLeft.currDisp;
 8002022:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002024:	4a36      	ldr	r2, [pc, #216]	; (8002100 <PIDturn+0x290>)
 8002026:	6013      	str	r3, [r2, #0]

			outLeft = PIDController_Update(&pidLeft, distanceLeft, fLeft, prePWMLeft);
 8002028:	4b34      	ldr	r3, [pc, #208]	; (80020fc <PIDturn+0x28c>)
 800202a:	edd3 7a00 	vldr	s15, [r3]
 800202e:	4b35      	ldr	r3, [pc, #212]	; (8002104 <PIDturn+0x294>)
 8002030:	ed93 7a00 	vldr	s14, [r3]
 8002034:	4b2b      	ldr	r3, [pc, #172]	; (80020e4 <PIDturn+0x274>)
 8002036:	edd3 6a00 	vldr	s13, [r3]
 800203a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800203e:	eeb0 1a66 	vmov.f32	s2, s13
 8002042:	eef0 0a47 	vmov.f32	s1, s14
 8002046:	eeb0 0a67 	vmov.f32	s0, s15
 800204a:	4618      	mov	r0, r3
 800204c:	f7fe ff8e 	bl	8000f6c <PIDController_Update>
 8002050:	eef0 7a40 	vmov.f32	s15, s0
 8002054:	4b2c      	ldr	r3, [pc, #176]	; (8002108 <PIDturn+0x298>)
 8002056:	edc3 7a00 	vstr	s15, [r3]
			outRight = PIDController_Update(&pidRight, distanceRight, fRight, prePWMRight);
 800205a:	4b29      	ldr	r3, [pc, #164]	; (8002100 <PIDturn+0x290>)
 800205c:	edd3 7a00 	vldr	s15, [r3]
 8002060:	4b2a      	ldr	r3, [pc, #168]	; (800210c <PIDturn+0x29c>)
 8002062:	ed93 7a00 	vldr	s14, [r3]
 8002066:	4b20      	ldr	r3, [pc, #128]	; (80020e8 <PIDturn+0x278>)
 8002068:	edd3 6a00 	vldr	s13, [r3]
 800206c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002070:	eeb0 1a66 	vmov.f32	s2, s13
 8002074:	eef0 0a47 	vmov.f32	s1, s14
 8002078:	eeb0 0a67 	vmov.f32	s0, s15
 800207c:	4618      	mov	r0, r3
 800207e:	f7fe ff75 	bl	8000f6c <PIDController_Update>
 8002082:	eef0 7a40 	vmov.f32	s15, s0
 8002086:	4b22      	ldr	r3, [pc, #136]	; (8002110 <PIDturn+0x2a0>)
 8002088:	edc3 7a00 	vstr	s15, [r3]

			/* Update new values to motors */
			motorSpeed(outLeft, outRight);
 800208c:	4b1e      	ldr	r3, [pc, #120]	; (8002108 <PIDturn+0x298>)
 800208e:	edd3 7a00 	vldr	s15, [r3]
 8002092:	4b1f      	ldr	r3, [pc, #124]	; (8002110 <PIDturn+0x2a0>)
 8002094:	ed93 7a00 	vldr	s14, [r3]
 8002098:	eef0 0a47 	vmov.f32	s1, s14
 800209c:	eeb0 0a67 	vmov.f32	s0, s15
 80020a0:	f7ff fc0e 	bl	80018c0 <motorSpeed>
			errorLeft = pidLeft.prevError;
 80020a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020a8:	4a1a      	ldr	r2, [pc, #104]	; (8002114 <PIDturn+0x2a4>)
 80020aa:	6013      	str	r3, [r2, #0]
			errorRight = pidRight.prevError;
 80020ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80020b0:	4a19      	ldr	r2, [pc, #100]	; (8002118 <PIDturn+0x2a8>)
 80020b2:	6013      	str	r3, [r2, #0]
 80020b4:	e09e      	b.n	80021f4 <PIDturn+0x384>
 80020b6:	bf00      	nop
 80020b8:	c28f5c29 	.word	0xc28f5c29
 80020bc:	3ff028f5 	.word	0x3ff028f5
 80020c0:	20004c9c 	.word	0x20004c9c
 80020c4:	43b40000 	.word	0x43b40000
 80020c8:	43988000 	.word	0x43988000
 80020cc:	469c4000 	.word	0x469c4000
 80020d0:	447a0000 	.word	0x447a0000
 80020d4:	c53b8000 	.word	0xc53b8000
 80020d8:	453b8000 	.word	0x453b8000
 80020dc:	c3160000 	.word	0xc3160000
 80020e0:	43160000 	.word	0x43160000
 80020e4:	20004a00 	.word	0x20004a00
 80020e8:	20004cf0 	.word	0x20004cf0
 80020ec:	20004b48 	.word	0x20004b48
 80020f0:	20004ca4 	.word	0x20004ca4
 80020f4:	20004b94 	.word	0x20004b94
 80020f8:	20004ad8 	.word	0x20004ad8
 80020fc:	200000d4 	.word	0x200000d4
 8002100:	200000d8 	.word	0x200000d8
 8002104:	20004cec 	.word	0x20004cec
 8002108:	200000c4 	.word	0x200000c4
 800210c:	20004b90 	.word	0x20004b90
 8002110:	200000c8 	.word	0x200000c8
 8002114:	200000cc 	.word	0x200000cc
 8002118:	200000d0 	.word	0x200000d0
		}
		else{

			prePWMLeft=forwardFeed(profileLeft.currVel);
 800211c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002120:	eeb0 0a67 	vmov.f32	s0, s15
 8002124:	f7ff fcc0 	bl	8001aa8 <forwardFeed>
 8002128:	eef0 7a40 	vmov.f32	s15, s0
 800212c:	4b41      	ldr	r3, [pc, #260]	; (8002234 <PIDturn+0x3c4>)
 800212e:	edc3 7a00 	vstr	s15, [r3]
			prePWMRight=forwardFeed(profileLeft.currVel * turnRatio);
 8002132:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002136:	edd7 7a3e 	vldr	s15, [r7, #248]	; 0xf8
 800213a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213e:	eeb0 0a67 	vmov.f32	s0, s15
 8002142:	f7ff fcb1 	bl	8001aa8 <forwardFeed>
 8002146:	eef0 7a40 	vmov.f32	s15, s0
 800214a:	4b3b      	ldr	r3, [pc, #236]	; (8002238 <PIDturn+0x3c8>)
 800214c:	edc3 7a00 	vstr	s15, [r3]
			distanceLeft = profileLeft.currDisp;
 8002150:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002152:	4a3a      	ldr	r2, [pc, #232]	; (800223c <PIDturn+0x3cc>)
 8002154:	6013      	str	r3, [r2, #0]
			distanceRight = profileLeft.currDisp * turnRatio;
 8002156:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800215a:	edd7 7a3e 	vldr	s15, [r7, #248]	; 0xf8
 800215e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002162:	4b37      	ldr	r3, [pc, #220]	; (8002240 <PIDturn+0x3d0>)
 8002164:	edc3 7a00 	vstr	s15, [r3]

			outLeft = PIDController_Update(&pidLeft, distanceLeft, fLeft, prePWMLeft);
 8002168:	4b34      	ldr	r3, [pc, #208]	; (800223c <PIDturn+0x3cc>)
 800216a:	edd3 7a00 	vldr	s15, [r3]
 800216e:	4b35      	ldr	r3, [pc, #212]	; (8002244 <PIDturn+0x3d4>)
 8002170:	ed93 7a00 	vldr	s14, [r3]
 8002174:	4b2f      	ldr	r3, [pc, #188]	; (8002234 <PIDturn+0x3c4>)
 8002176:	edd3 6a00 	vldr	s13, [r3]
 800217a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800217e:	eeb0 1a66 	vmov.f32	s2, s13
 8002182:	eef0 0a47 	vmov.f32	s1, s14
 8002186:	eeb0 0a67 	vmov.f32	s0, s15
 800218a:	4618      	mov	r0, r3
 800218c:	f7fe feee 	bl	8000f6c <PIDController_Update>
 8002190:	eef0 7a40 	vmov.f32	s15, s0
 8002194:	4b2c      	ldr	r3, [pc, #176]	; (8002248 <PIDturn+0x3d8>)
 8002196:	edc3 7a00 	vstr	s15, [r3]
			outRight = PIDController_Update(&pidRight, distanceRight, fRight, prePWMRight);
 800219a:	4b29      	ldr	r3, [pc, #164]	; (8002240 <PIDturn+0x3d0>)
 800219c:	edd3 7a00 	vldr	s15, [r3]
 80021a0:	4b2a      	ldr	r3, [pc, #168]	; (800224c <PIDturn+0x3dc>)
 80021a2:	ed93 7a00 	vldr	s14, [r3]
 80021a6:	4b24      	ldr	r3, [pc, #144]	; (8002238 <PIDturn+0x3c8>)
 80021a8:	edd3 6a00 	vldr	s13, [r3]
 80021ac:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80021b0:	eeb0 1a66 	vmov.f32	s2, s13
 80021b4:	eef0 0a47 	vmov.f32	s1, s14
 80021b8:	eeb0 0a67 	vmov.f32	s0, s15
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe fed5 	bl	8000f6c <PIDController_Update>
 80021c2:	eef0 7a40 	vmov.f32	s15, s0
 80021c6:	4b22      	ldr	r3, [pc, #136]	; (8002250 <PIDturn+0x3e0>)
 80021c8:	edc3 7a00 	vstr	s15, [r3]

			/* Update new values to motors */
			motorSpeed(outLeft, outRight);
 80021cc:	4b1e      	ldr	r3, [pc, #120]	; (8002248 <PIDturn+0x3d8>)
 80021ce:	edd3 7a00 	vldr	s15, [r3]
 80021d2:	4b1f      	ldr	r3, [pc, #124]	; (8002250 <PIDturn+0x3e0>)
 80021d4:	ed93 7a00 	vldr	s14, [r3]
 80021d8:	eef0 0a47 	vmov.f32	s1, s14
 80021dc:	eeb0 0a67 	vmov.f32	s0, s15
 80021e0:	f7ff fb6e 	bl	80018c0 <motorSpeed>
			errorLeft = pidLeft.prevError;
 80021e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021e8:	4a1a      	ldr	r2, [pc, #104]	; (8002254 <PIDturn+0x3e4>)
 80021ea:	6013      	str	r3, [r2, #0]
			errorRight = pidRight.prevError;
 80021ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021f0:	4a19      	ldr	r2, [pc, #100]	; (8002258 <PIDturn+0x3e8>)
 80021f2:	6013      	str	r3, [r2, #0]
	while(timeNow()<time){
 80021f4:	f7ff fc3e 	bl	8001a74 <timeNow>
 80021f8:	eeb0 7a40 	vmov.f32	s14, s0
 80021fc:	edd7 7a3d 	vldr	s15, [r7, #244]	; 0xf4
 8002200:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002208:	f73f aed7 	bgt.w	8001fba <PIDturn+0x14a>
			}
	}

	/* Stop Motor */
	motorSpeed(0,0);
 800220c:	eddf 0a13 	vldr	s1, [pc, #76]	; 800225c <PIDturn+0x3ec>
 8002210:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800225c <PIDturn+0x3ec>
 8002214:	f7ff fb54 	bl	80018c0 <motorSpeed>

	/* Reset Encoders value */
	__HAL_TIM_SET_COUNTER(&htim2,0);
 8002218:	4b11      	ldr	r3, [pc, #68]	; (8002260 <PIDturn+0x3f0>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2200      	movs	r2, #0
 800221e:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8002220:	4b10      	ldr	r3, [pc, #64]	; (8002264 <PIDturn+0x3f4>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2200      	movs	r2, #0
 8002226:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002228:	bf00      	nop
 800222a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20004a00 	.word	0x20004a00
 8002238:	20004cf0 	.word	0x20004cf0
 800223c:	200000d4 	.word	0x200000d4
 8002240:	200000d8 	.word	0x200000d8
 8002244:	20004cec 	.word	0x20004cec
 8002248:	200000c4 	.word	0x200000c4
 800224c:	20004b90 	.word	0x20004b90
 8002250:	200000c8 	.word	0x200000c8
 8002254:	200000cc 	.word	0x200000cc
 8002258:	200000d0 	.word	0x200000d0
 800225c:	00000000 	.word	0x00000000
 8002260:	20004ca4 	.word	0x20004ca4
 8002264:	20004b94 	.word	0x20004b94

08002268 <motorCont>:


//Master function for image recognition motor control
int motorCont(int speedL, int speedR, char dirL, char dirR, double dist){
 8002268:	b580      	push	{r7, lr}
 800226a:	b088      	sub	sp, #32
 800226c:	af00      	add	r7, sp, #0
 800226e:	6178      	str	r0, [r7, #20]
 8002270:	6139      	str	r1, [r7, #16]
 8002272:	4611      	mov	r1, r2
 8002274:	461a      	mov	r2, r3
 8002276:	ed87 0b00 	vstr	d0, [r7]
 800227a:	460b      	mov	r3, r1
 800227c:	73fb      	strb	r3, [r7, #15]
 800227e:	4613      	mov	r3, r2
 8002280:	73bb      	strb	r3, [r7, #14]
	*aRxBuffer = 'Z';
 8002282:	4b82      	ldr	r3, [pc, #520]	; (800248c <motorCont+0x224>)
 8002284:	225a      	movs	r2, #90	; 0x5a
 8002286:	701a      	strb	r2, [r3, #0]
	//declaration
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);		//left encoder(MotorA) start
 8002288:	213c      	movs	r1, #60	; 0x3c
 800228a:	4881      	ldr	r0, [pc, #516]	; (8002490 <motorCont+0x228>)
 800228c:	f004 f95c 	bl	8006548 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);		//right encoder(MotorB) start
 8002290:	213c      	movs	r1, #60	; 0x3c
 8002292:	4880      	ldr	r0, [pc, #512]	; (8002494 <motorCont+0x22c>)
 8002294:	f004 f958 	bl	8006548 <HAL_TIM_Encoder_Start>
	currentLeft = __HAL_TIM_GET_COUNTER(&htim2);
 8002298:	4b7d      	ldr	r3, [pc, #500]	; (8002490 <motorCont+0x228>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229e:	b21a      	sxth	r2, r3
 80022a0:	4b7d      	ldr	r3, [pc, #500]	; (8002498 <motorCont+0x230>)
 80022a2:	801a      	strh	r2, [r3, #0]
	currentRight = __HAL_TIM_GET_COUNTER(&htim3);
 80022a4:	4b7b      	ldr	r3, [pc, #492]	; (8002494 <motorCont+0x22c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022aa:	b21a      	sxth	r2, r3
 80022ac:	4b7b      	ldr	r3, [pc, #492]	; (800249c <motorCont+0x234>)
 80022ae:	801a      	strh	r2, [r3, #0]
	tick = HAL_GetTick();
 80022b0:	f002 f818 	bl	80042e4 <HAL_GetTick>
 80022b4:	4603      	mov	r3, r0
 80022b6:	461a      	mov	r2, r3
 80022b8:	4b79      	ldr	r3, [pc, #484]	; (80024a0 <motorCont+0x238>)
 80022ba:	601a      	str	r2, [r3, #0]
	double encDist = dist * 72;
 80022bc:	f04f 0200 	mov.w	r2, #0
 80022c0:	4b78      	ldr	r3, [pc, #480]	; (80024a4 <motorCont+0x23c>)
 80022c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022c6:	f7fe f997 	bl	80005f8 <__aeabi_dmul>
 80022ca:	4602      	mov	r2, r0
 80022cc:	460b      	mov	r3, r1
 80022ce:	e9c7 2306 	strd	r2, r3, [r7, #24]

	//Select direction of motor//
	switch(dirL){
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
 80022d4:	2b46      	cmp	r3, #70	; 0x46
 80022d6:	d002      	beq.n	80022de <motorCont+0x76>
 80022d8:	2b52      	cmp	r3, #82	; 0x52
 80022da:	d00b      	beq.n	80022f4 <motorCont+0x8c>
 80022dc:	e015      	b.n	800230a <motorCont+0xa2>
		case 'F':
			HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80022de:	2201      	movs	r2, #1
 80022e0:	2108      	movs	r1, #8
 80022e2:	4871      	ldr	r0, [pc, #452]	; (80024a8 <motorCont+0x240>)
 80022e4:	f002 feb0 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80022e8:	2200      	movs	r2, #0
 80022ea:	2104      	movs	r1, #4
 80022ec:	486e      	ldr	r0, [pc, #440]	; (80024a8 <motorCont+0x240>)
 80022ee:	f002 feab 	bl	8005048 <HAL_GPIO_WritePin>
			break;
 80022f2:	e00a      	b.n	800230a <motorCont+0xa2>

		case 'R':
			HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80022f4:	2200      	movs	r2, #0
 80022f6:	2108      	movs	r1, #8
 80022f8:	486b      	ldr	r0, [pc, #428]	; (80024a8 <motorCont+0x240>)
 80022fa:	f002 fea5 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80022fe:	2201      	movs	r2, #1
 8002300:	2104      	movs	r1, #4
 8002302:	4869      	ldr	r0, [pc, #420]	; (80024a8 <motorCont+0x240>)
 8002304:	f002 fea0 	bl	8005048 <HAL_GPIO_WritePin>
			break;
 8002308:	bf00      	nop
	}

	switch(dirR){
 800230a:	7bbb      	ldrb	r3, [r7, #14]
 800230c:	2b46      	cmp	r3, #70	; 0x46
 800230e:	d002      	beq.n	8002316 <motorCont+0xae>
 8002310:	2b52      	cmp	r3, #82	; 0x52
 8002312:	d00b      	beq.n	800232c <motorCont+0xc4>
 8002314:	e015      	b.n	8002342 <motorCont+0xda>
		case 'F':
			HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 8002316:	2201      	movs	r2, #1
 8002318:	2110      	movs	r1, #16
 800231a:	4863      	ldr	r0, [pc, #396]	; (80024a8 <motorCont+0x240>)
 800231c:	f002 fe94 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 8002320:	2200      	movs	r2, #0
 8002322:	2120      	movs	r1, #32
 8002324:	4860      	ldr	r0, [pc, #384]	; (80024a8 <motorCont+0x240>)
 8002326:	f002 fe8f 	bl	8005048 <HAL_GPIO_WritePin>
			break;
 800232a:	e00a      	b.n	8002342 <motorCont+0xda>

		case 'R':
			HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 800232c:	2200      	movs	r2, #0
 800232e:	2110      	movs	r1, #16
 8002330:	485d      	ldr	r0, [pc, #372]	; (80024a8 <motorCont+0x240>)
 8002332:	f002 fe89 	bl	8005048 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 8002336:	2201      	movs	r2, #1
 8002338:	2120      	movs	r1, #32
 800233a:	485b      	ldr	r0, [pc, #364]	; (80024a8 <motorCont+0x240>)
 800233c:	f002 fe84 	bl	8005048 <HAL_GPIO_WritePin>
			break;
 8002340:	bf00      	nop
	}
	//End of motor direction selection//

	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, speedL);
 8002342:	4b5a      	ldr	r3, [pc, #360]	; (80024ac <motorCont+0x244>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, speedR);
 800234a:	4b58      	ldr	r3, [pc, #352]	; (80024ac <motorCont+0x244>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	639a      	str	r2, [r3, #56]	; 0x38


	while(1){
			currentLeft = __HAL_TIM_GET_COUNTER(&htim2);
 8002352:	4b4f      	ldr	r3, [pc, #316]	; (8002490 <motorCont+0x228>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	b21a      	sxth	r2, r3
 800235a:	4b4f      	ldr	r3, [pc, #316]	; (8002498 <motorCont+0x230>)
 800235c:	801a      	strh	r2, [r3, #0]
			currentRight = __HAL_TIM_GET_COUNTER(&htim3);
 800235e:	4b4d      	ldr	r3, [pc, #308]	; (8002494 <motorCont+0x22c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	b21a      	sxth	r2, r3
 8002366:	4b4d      	ldr	r3, [pc, #308]	; (800249c <motorCont+0x234>)
 8002368:	801a      	strh	r2, [r3, #0]
			diffl = abs(currentLeft);
 800236a:	4b4b      	ldr	r3, [pc, #300]	; (8002498 <motorCont+0x230>)
 800236c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002370:	2b00      	cmp	r3, #0
 8002372:	bfb8      	it	lt
 8002374:	425b      	neglt	r3, r3
 8002376:	b29b      	uxth	r3, r3
 8002378:	b21a      	sxth	r2, r3
 800237a:	4b4d      	ldr	r3, [pc, #308]	; (80024b0 <motorCont+0x248>)
 800237c:	801a      	strh	r2, [r3, #0]
			diffr =abs(currentRight);
 800237e:	4b47      	ldr	r3, [pc, #284]	; (800249c <motorCont+0x234>)
 8002380:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002384:	2b00      	cmp	r3, #0
 8002386:	bfb8      	it	lt
 8002388:	425b      	neglt	r3, r3
 800238a:	b29b      	uxth	r3, r3
 800238c:	b21a      	sxth	r2, r3
 800238e:	4b49      	ldr	r3, [pc, #292]	; (80024b4 <motorCont+0x24c>)
 8002390:	801a      	strh	r2, [r3, #0]
			avg = abs((diffl+diffr)/2);
 8002392:	4b47      	ldr	r3, [pc, #284]	; (80024b0 <motorCont+0x248>)
 8002394:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002398:	461a      	mov	r2, r3
 800239a:	4b46      	ldr	r3, [pc, #280]	; (80024b4 <motorCont+0x24c>)
 800239c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023a0:	4413      	add	r3, r2
 80023a2:	0fda      	lsrs	r2, r3, #31
 80023a4:	4413      	add	r3, r2
 80023a6:	105b      	asrs	r3, r3, #1
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	bfb8      	it	lt
 80023ac:	425b      	neglt	r3, r3
 80023ae:	b21a      	sxth	r2, r3
 80023b0:	4b41      	ldr	r3, [pc, #260]	; (80024b8 <motorCont+0x250>)
 80023b2:	801a      	strh	r2, [r3, #0]
			sprintf(display,"Left:%5d\0", diffl/68);
 80023b4:	4b3e      	ldr	r3, [pc, #248]	; (80024b0 <motorCont+0x248>)
 80023b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ba:	4a40      	ldr	r2, [pc, #256]	; (80024bc <motorCont+0x254>)
 80023bc:	fb82 1203 	smull	r1, r2, r2, r3
 80023c0:	1152      	asrs	r2, r2, #5
 80023c2:	17db      	asrs	r3, r3, #31
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	b21b      	sxth	r3, r3
 80023c8:	461a      	mov	r2, r3
 80023ca:	493d      	ldr	r1, [pc, #244]	; (80024c0 <motorCont+0x258>)
 80023cc:	483d      	ldr	r0, [pc, #244]	; (80024c4 <motorCont+0x25c>)
 80023ce:	f009 f9ff 	bl	800b7d0 <siprintf>
			OLED_ShowString(10,35,display);
 80023d2:	4a3c      	ldr	r2, [pc, #240]	; (80024c4 <motorCont+0x25c>)
 80023d4:	2123      	movs	r1, #35	; 0x23
 80023d6:	200a      	movs	r0, #10
 80023d8:	f009 f8fc 	bl	800b5d4 <OLED_ShowString>
			sprintf(display,"Right:%5d\0", diffr/68);
 80023dc:	4b35      	ldr	r3, [pc, #212]	; (80024b4 <motorCont+0x24c>)
 80023de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023e2:	4a36      	ldr	r2, [pc, #216]	; (80024bc <motorCont+0x254>)
 80023e4:	fb82 1203 	smull	r1, r2, r2, r3
 80023e8:	1152      	asrs	r2, r2, #5
 80023ea:	17db      	asrs	r3, r3, #31
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	b21b      	sxth	r3, r3
 80023f0:	461a      	mov	r2, r3
 80023f2:	4935      	ldr	r1, [pc, #212]	; (80024c8 <motorCont+0x260>)
 80023f4:	4833      	ldr	r0, [pc, #204]	; (80024c4 <motorCont+0x25c>)
 80023f6:	f009 f9eb 	bl	800b7d0 <siprintf>
			OLED_ShowString(10,50,display);
 80023fa:	4a32      	ldr	r2, [pc, #200]	; (80024c4 <motorCont+0x25c>)
 80023fc:	2132      	movs	r1, #50	; 0x32
 80023fe:	200a      	movs	r0, #10
 8002400:	f009 f8e8 	bl	800b5d4 <OLED_ShowString>
			OLED_Refresh_Gram();
 8002404:	f008 ff72 	bl	800b2ec <OLED_Refresh_Gram>

			if(avg>=encDist){
 8002408:	4b2b      	ldr	r3, [pc, #172]	; (80024b8 <motorCont+0x250>)
 800240a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800240e:	4618      	mov	r0, r3
 8002410:	f7fe f888 	bl	8000524 <__aeabi_i2d>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800241c:	f7fe fb68 	bl	8000af0 <__aeabi_dcmple>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00c      	beq.n	8002440 <motorCont+0x1d8>
				__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002426:	4b21      	ldr	r3, [pc, #132]	; (80024ac <motorCont+0x244>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2200      	movs	r2, #0
 800242c:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2, 0);
 800242e:	4b1f      	ldr	r3, [pc, #124]	; (80024ac <motorCont+0x244>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2200      	movs	r2, #0
 8002434:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(500);
 8002436:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800243a:	f001 ff5f 	bl	80042fc <HAL_Delay>
				break;
 800243e:	e000      	b.n	8002442 <motorCont+0x1da>
	while(1){
 8002440:	e787      	b.n	8002352 <motorCont+0xea>
			}

		}
		__HAL_TIM_SET_COUNTER(&htim2,0);
 8002442:	4b13      	ldr	r3, [pc, #76]	; (8002490 <motorCont+0x228>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2200      	movs	r2, #0
 8002448:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim3,0);
 800244a:	4b12      	ldr	r3, [pc, #72]	; (8002494 <motorCont+0x22c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2200      	movs	r2, #0
 8002450:	625a      	str	r2, [r3, #36]	; 0x24

		speedL=speedR=tick=diffl=diffr=0;
 8002452:	4b18      	ldr	r3, [pc, #96]	; (80024b4 <motorCont+0x24c>)
 8002454:	2200      	movs	r2, #0
 8002456:	801a      	strh	r2, [r3, #0]
 8002458:	4b16      	ldr	r3, [pc, #88]	; (80024b4 <motorCont+0x24c>)
 800245a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800245e:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <motorCont+0x248>)
 8002460:	801a      	strh	r2, [r3, #0]
 8002462:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <motorCont+0x248>)
 8002464:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002468:	461a      	mov	r2, r3
 800246a:	4b0d      	ldr	r3, [pc, #52]	; (80024a0 <motorCont+0x238>)
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <motorCont+0x238>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	613b      	str	r3, [r7, #16]
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	617b      	str	r3, [r7, #20]
		OLED_Refresh_Gram();
 8002478:	f008 ff38 	bl	800b2ec <OLED_Refresh_Gram>
		*aRxBuffer = 'Z';
 800247c:	4b03      	ldr	r3, [pc, #12]	; (800248c <motorCont+0x224>)
 800247e:	225a      	movs	r2, #90	; 0x5a
 8002480:	701a      	strb	r2, [r3, #0]
}
 8002482:	bf00      	nop
 8002484:	4618      	mov	r0, r3
 8002486:	3720      	adds	r7, #32
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20004c9c 	.word	0x20004c9c
 8002490:	20004ca4 	.word	0x20004ca4
 8002494:	20004b94 	.word	0x20004b94
 8002498:	20004b28 	.word	0x20004b28
 800249c:	20004c4c 	.word	0x20004c4c
 80024a0:	2000009c 	.word	0x2000009c
 80024a4:	40520000 	.word	0x40520000
 80024a8:	40020000 	.word	0x40020000
 80024ac:	20004a04 	.word	0x20004a04
 80024b0:	20000094 	.word	0x20000094
 80024b4:	20000096 	.word	0x20000096
 80024b8:	20000098 	.word	0x20000098
 80024bc:	78787879 	.word	0x78787879
 80024c0:	0800d940 	.word	0x0800d940
 80024c4:	20004b34 	.word	0x20004b34
 80024c8:	0800d94c 	.word	0x0800d94c

080024cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024d0:	f001 fea2 	bl	8004218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024d4:	f000 f848 	bl	8002568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024d8:	f000 fc18 	bl	8002d0c <MX_GPIO_Init>
  MX_TIM8_Init();
 80024dc:	f000 fb60 	bl	8002ba0 <MX_TIM8_Init>
  MX_TIM2_Init();
 80024e0:	f000 fa14 	bl	800290c <MX_TIM2_Init>
  MX_TIM1_Init();
 80024e4:	f000 f974 	bl	80027d0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80024e8:	f000 fa64 	bl	80029b4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80024ec:	f000 fab6 	bl	8002a5c <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80024f0:	f000 fbe2 	bl	8002cb8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80024f4:	f000 f898 	bl	8002628 <MX_ADC1_Init>
  MX_ADC2_Init();
 80024f8:	f000 f8e8 	bl	80026cc <MX_ADC2_Init>
  MX_RTC_Init();
 80024fc:	f000 f938 	bl	8002770 <MX_RTC_Init>
  MX_TIM5_Init();
 8002500:	f000 fb00 	bl	8002b04 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8002504:	2100      	movs	r1, #0
 8002506:	480f      	ldr	r0, [pc, #60]	; (8002544 <main+0x78>)
 8002508:	f003 fe50 	bl	80061ac <HAL_TIM_IC_Start_IT>
  HAL_UART_Receive_IT(&huart3, (uint8_t *) aRxBuffer, 1);
 800250c:	2201      	movs	r2, #1
 800250e:	490e      	ldr	r1, [pc, #56]	; (8002548 <main+0x7c>)
 8002510:	480e      	ldr	r0, [pc, #56]	; (800254c <main+0x80>)
 8002512:	f005 fa81 	bl	8007a18 <HAL_UART_Receive_IT>
  OLED_Init();
 8002516:	f009 f88f 	bl	800b638 <OLED_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800251a:	f006 f999 	bl	8008850 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LED_Toggle */
  LED_ToggleHandle = osThreadNew(StartDefaultTask, NULL, &LED_Toggle_attributes);
 800251e:	4a0c      	ldr	r2, [pc, #48]	; (8002550 <main+0x84>)
 8002520:	2100      	movs	r1, #0
 8002522:	480c      	ldr	r0, [pc, #48]	; (8002554 <main+0x88>)
 8002524:	f006 f9de 	bl	80088e4 <osThreadNew>
 8002528:	4603      	mov	r3, r0
 800252a:	4a0b      	ldr	r2, [pc, #44]	; (8002558 <main+0x8c>)
 800252c:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 800252e:	4a0b      	ldr	r2, [pc, #44]	; (800255c <main+0x90>)
 8002530:	2100      	movs	r1, #0
 8002532:	480b      	ldr	r0, [pc, #44]	; (8002560 <main+0x94>)
 8002534:	f006 f9d6 	bl	80088e4 <osThreadNew>
 8002538:	4603      	mov	r3, r0
 800253a:	4a0a      	ldr	r2, [pc, #40]	; (8002564 <main+0x98>)
 800253c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800253e:	f006 f9ab 	bl	8008898 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002542:	e7fe      	b.n	8002542 <main+0x76>
 8002544:	20004a4c 	.word	0x20004a4c
 8002548:	20004c9c 	.word	0x20004c9c
 800254c:	20004a94 	.word	0x20004a94
 8002550:	0800d9cc 	.word	0x0800d9cc
 8002554:	08002e85 	.word	0x08002e85
 8002558:	20004b24 	.word	0x20004b24
 800255c:	0800d9f0 	.word	0x0800d9f0
 8002560:	08002f6d 	.word	0x08002f6d
 8002564:	20004b30 	.word	0x20004b30

08002568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b094      	sub	sp, #80	; 0x50
 800256c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800256e:	f107 0320 	add.w	r3, r7, #32
 8002572:	2230      	movs	r2, #48	; 0x30
 8002574:	2100      	movs	r1, #0
 8002576:	4618      	mov	r0, r3
 8002578:	f009 f922 	bl	800b7c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800258c:	2300      	movs	r3, #0
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	4b23      	ldr	r3, [pc, #140]	; (8002620 <SystemClock_Config+0xb8>)
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	4a22      	ldr	r2, [pc, #136]	; (8002620 <SystemClock_Config+0xb8>)
 8002596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800259a:	6413      	str	r3, [r2, #64]	; 0x40
 800259c:	4b20      	ldr	r3, [pc, #128]	; (8002620 <SystemClock_Config+0xb8>)
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a8:	2300      	movs	r3, #0
 80025aa:	607b      	str	r3, [r7, #4]
 80025ac:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <SystemClock_Config+0xbc>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a1c      	ldr	r2, [pc, #112]	; (8002624 <SystemClock_Config+0xbc>)
 80025b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025b6:	6013      	str	r3, [r2, #0]
 80025b8:	4b1a      	ldr	r3, [pc, #104]	; (8002624 <SystemClock_Config+0xbc>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025c0:	607b      	str	r3, [r7, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80025c4:	230a      	movs	r3, #10
 80025c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025c8:	2301      	movs	r3, #1
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025cc:	2310      	movs	r3, #16
 80025ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80025d0:	2301      	movs	r3, #1
 80025d2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80025d4:	2300      	movs	r3, #0
 80025d6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025d8:	f107 0320 	add.w	r3, r7, #32
 80025dc:	4618      	mov	r0, r3
 80025de:	f002 fd75 	bl	80050cc <HAL_RCC_OscConfig>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <SystemClock_Config+0x84>
  {
    Error_Handler();
 80025e8:	f000 ff88 	bl	80034fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025ec:	230f      	movs	r3, #15
 80025ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80025f0:	2300      	movs	r3, #0
 80025f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025fc:	2300      	movs	r3, #0
 80025fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002600:	f107 030c 	add.w	r3, r7, #12
 8002604:	2100      	movs	r1, #0
 8002606:	4618      	mov	r0, r3
 8002608:	f002 ffd8 	bl	80055bc <HAL_RCC_ClockConfig>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002612:	f000 ff73 	bl	80034fc <Error_Handler>
  }
}
 8002616:	bf00      	nop
 8002618:	3750      	adds	r7, #80	; 0x50
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40023800 	.word	0x40023800
 8002624:	40007000 	.word	0x40007000

08002628 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800262e:	463b      	mov	r3, r7
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800263a:	4b21      	ldr	r3, [pc, #132]	; (80026c0 <MX_ADC1_Init+0x98>)
 800263c:	4a21      	ldr	r2, [pc, #132]	; (80026c4 <MX_ADC1_Init+0x9c>)
 800263e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002640:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002642:	2200      	movs	r2, #0
 8002644:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002646:	4b1e      	ldr	r3, [pc, #120]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800264c:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <MX_ADC1_Init+0x98>)
 800264e:	2200      	movs	r2, #0
 8002650:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002652:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002654:	2200      	movs	r2, #0
 8002656:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002658:	4b19      	ldr	r3, [pc, #100]	; (80026c0 <MX_ADC1_Init+0x98>)
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002660:	4b17      	ldr	r3, [pc, #92]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002662:	2200      	movs	r2, #0
 8002664:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002666:	4b16      	ldr	r3, [pc, #88]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002668:	4a17      	ldr	r2, [pc, #92]	; (80026c8 <MX_ADC1_Init+0xa0>)
 800266a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <MX_ADC1_Init+0x98>)
 800266e:	2200      	movs	r2, #0
 8002670:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002672:	4b13      	ldr	r3, [pc, #76]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002674:	2201      	movs	r2, #1
 8002676:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002678:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <MX_ADC1_Init+0x98>)
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002680:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002682:	2201      	movs	r2, #1
 8002684:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002686:	480e      	ldr	r0, [pc, #56]	; (80026c0 <MX_ADC1_Init+0x98>)
 8002688:	f001 fe5c 	bl	8004344 <HAL_ADC_Init>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002692:	f000 ff33 	bl	80034fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002696:	230b      	movs	r3, #11
 8002698:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800269a:	2301      	movs	r3, #1
 800269c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026a2:	463b      	mov	r3, r7
 80026a4:	4619      	mov	r1, r3
 80026a6:	4806      	ldr	r0, [pc, #24]	; (80026c0 <MX_ADC1_Init+0x98>)
 80026a8:	f001 ff70 	bl	800458c <HAL_ADC_ConfigChannel>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80026b2:	f000 ff23 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80026b6:	bf00      	nop
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20004be0 	.word	0x20004be0
 80026c4:	40012000 	.word	0x40012000
 80026c8:	0f000001 	.word	0x0f000001

080026cc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026d2:	463b      	mov	r3, r7
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80026de:	4b21      	ldr	r3, [pc, #132]	; (8002764 <MX_ADC2_Init+0x98>)
 80026e0:	4a21      	ldr	r2, [pc, #132]	; (8002768 <MX_ADC2_Init+0x9c>)
 80026e2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80026e4:	4b1f      	ldr	r3, [pc, #124]	; (8002764 <MX_ADC2_Init+0x98>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80026ea:	4b1e      	ldr	r3, [pc, #120]	; (8002764 <MX_ADC2_Init+0x98>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80026f0:	4b1c      	ldr	r3, [pc, #112]	; (8002764 <MX_ADC2_Init+0x98>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80026f6:	4b1b      	ldr	r3, [pc, #108]	; (8002764 <MX_ADC2_Init+0x98>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80026fc:	4b19      	ldr	r3, [pc, #100]	; (8002764 <MX_ADC2_Init+0x98>)
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002704:	4b17      	ldr	r3, [pc, #92]	; (8002764 <MX_ADC2_Init+0x98>)
 8002706:	2200      	movs	r2, #0
 8002708:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800270a:	4b16      	ldr	r3, [pc, #88]	; (8002764 <MX_ADC2_Init+0x98>)
 800270c:	4a17      	ldr	r2, [pc, #92]	; (800276c <MX_ADC2_Init+0xa0>)
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002710:	4b14      	ldr	r3, [pc, #80]	; (8002764 <MX_ADC2_Init+0x98>)
 8002712:	2200      	movs	r2, #0
 8002714:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002716:	4b13      	ldr	r3, [pc, #76]	; (8002764 <MX_ADC2_Init+0x98>)
 8002718:	2201      	movs	r2, #1
 800271a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800271c:	4b11      	ldr	r3, [pc, #68]	; (8002764 <MX_ADC2_Init+0x98>)
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002724:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <MX_ADC2_Init+0x98>)
 8002726:	2201      	movs	r2, #1
 8002728:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800272a:	480e      	ldr	r0, [pc, #56]	; (8002764 <MX_ADC2_Init+0x98>)
 800272c:	f001 fe0a 	bl	8004344 <HAL_ADC_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8002736:	f000 fee1 	bl	80034fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800273a:	230c      	movs	r3, #12
 800273c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800273e:	2301      	movs	r3, #1
 8002740:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002746:	463b      	mov	r3, r7
 8002748:	4619      	mov	r1, r3
 800274a:	4806      	ldr	r0, [pc, #24]	; (8002764 <MX_ADC2_Init+0x98>)
 800274c:	f001 ff1e 	bl	800458c <HAL_ADC_ConfigChannel>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8002756:	f000 fed1 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800275a:	bf00      	nop
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20004adc 	.word	0x20004adc
 8002768:	40012100 	.word	0x40012100
 800276c:	0f000001 	.word	0x0f000001

08002770 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002774:	4b14      	ldr	r3, [pc, #80]	; (80027c8 <MX_RTC_Init+0x58>)
 8002776:	4a15      	ldr	r2, [pc, #84]	; (80027cc <MX_RTC_Init+0x5c>)
 8002778:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800277a:	4b13      	ldr	r3, [pc, #76]	; (80027c8 <MX_RTC_Init+0x58>)
 800277c:	2200      	movs	r2, #0
 800277e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002780:	4b11      	ldr	r3, [pc, #68]	; (80027c8 <MX_RTC_Init+0x58>)
 8002782:	227f      	movs	r2, #127	; 0x7f
 8002784:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002786:	4b10      	ldr	r3, [pc, #64]	; (80027c8 <MX_RTC_Init+0x58>)
 8002788:	22ff      	movs	r2, #255	; 0xff
 800278a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800278c:	4b0e      	ldr	r3, [pc, #56]	; (80027c8 <MX_RTC_Init+0x58>)
 800278e:	2200      	movs	r2, #0
 8002790:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002792:	4b0d      	ldr	r3, [pc, #52]	; (80027c8 <MX_RTC_Init+0x58>)
 8002794:	2200      	movs	r2, #0
 8002796:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <MX_RTC_Init+0x58>)
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800279e:	480a      	ldr	r0, [pc, #40]	; (80027c8 <MX_RTC_Init+0x58>)
 80027a0:	f003 f9be 	bl	8005b20 <HAL_RTC_Init>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80027aa:	f000 fea7 	bl	80034fc <Error_Handler>
  }
  /** Enable Calibrartion
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 80027ae:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80027b2:	4805      	ldr	r0, [pc, #20]	; (80027c8 <MX_RTC_Init+0x58>)
 80027b4:	f003 fa99 	bl	8005cea <HAL_RTCEx_SetCalibrationOutPut>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80027be:	f000 fe9d 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80027c2:	bf00      	nop
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	20004c2c 	.word	0x20004c2c
 80027cc:	40002800 	.word	0x40002800

080027d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b096      	sub	sp, #88	; 0x58
 80027d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027d6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027da:	2200      	movs	r2, #0
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	605a      	str	r2, [r3, #4]
 80027e0:	609a      	str	r2, [r3, #8]
 80027e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	605a      	str	r2, [r3, #4]
 80027f8:	609a      	str	r2, [r3, #8]
 80027fa:	60da      	str	r2, [r3, #12]
 80027fc:	611a      	str	r2, [r3, #16]
 80027fe:	615a      	str	r2, [r3, #20]
 8002800:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	2220      	movs	r2, #32
 8002806:	2100      	movs	r1, #0
 8002808:	4618      	mov	r0, r3
 800280a:	f008 ffd9 	bl	800b7c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800280e:	4b3d      	ldr	r3, [pc, #244]	; (8002904 <MX_TIM1_Init+0x134>)
 8002810:	4a3d      	ldr	r2, [pc, #244]	; (8002908 <MX_TIM1_Init+0x138>)
 8002812:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8002814:	4b3b      	ldr	r3, [pc, #236]	; (8002904 <MX_TIM1_Init+0x134>)
 8002816:	22a0      	movs	r2, #160	; 0xa0
 8002818:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281a:	4b3a      	ldr	r3, [pc, #232]	; (8002904 <MX_TIM1_Init+0x134>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 8002820:	4b38      	ldr	r3, [pc, #224]	; (8002904 <MX_TIM1_Init+0x134>)
 8002822:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002826:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002828:	4b36      	ldr	r3, [pc, #216]	; (8002904 <MX_TIM1_Init+0x134>)
 800282a:	2200      	movs	r2, #0
 800282c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800282e:	4b35      	ldr	r3, [pc, #212]	; (8002904 <MX_TIM1_Init+0x134>)
 8002830:	2200      	movs	r2, #0
 8002832:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002834:	4b33      	ldr	r3, [pc, #204]	; (8002904 <MX_TIM1_Init+0x134>)
 8002836:	2280      	movs	r2, #128	; 0x80
 8002838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800283a:	4832      	ldr	r0, [pc, #200]	; (8002904 <MX_TIM1_Init+0x134>)
 800283c:	f003 fa97 	bl	8005d6e <HAL_TIM_Base_Init>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002846:	f000 fe59 	bl	80034fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800284a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800284e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002850:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002854:	4619      	mov	r1, r3
 8002856:	482b      	ldr	r0, [pc, #172]	; (8002904 <MX_TIM1_Init+0x134>)
 8002858:	f004 f96a 	bl	8006b30 <HAL_TIM_ConfigClockSource>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002862:	f000 fe4b 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002866:	4827      	ldr	r0, [pc, #156]	; (8002904 <MX_TIM1_Init+0x134>)
 8002868:	f003 fb38 	bl	8005edc <HAL_TIM_PWM_Init>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002872:	f000 fe43 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002876:	2300      	movs	r3, #0
 8002878:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800287a:	2300      	movs	r3, #0
 800287c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800287e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002882:	4619      	mov	r1, r3
 8002884:	481f      	ldr	r0, [pc, #124]	; (8002904 <MX_TIM1_Init+0x134>)
 8002886:	f004 fec1 	bl	800760c <HAL_TIMEx_MasterConfigSynchronization>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002890:	f000 fe34 	bl	80034fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002894:	2360      	movs	r3, #96	; 0x60
 8002896:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800289c:	2300      	movs	r3, #0
 800289e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a0:	2300      	movs	r3, #0
 80028a2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028a4:	2300      	movs	r3, #0
 80028a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028a8:	2300      	movs	r3, #0
 80028aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028b0:	220c      	movs	r2, #12
 80028b2:	4619      	mov	r1, r3
 80028b4:	4813      	ldr	r0, [pc, #76]	; (8002904 <MX_TIM1_Init+0x134>)
 80028b6:	f004 f879 	bl	80069ac <HAL_TIM_PWM_ConfigChannel>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80028c0:	f000 fe1c 	bl	80034fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028c4:	2300      	movs	r3, #0
 80028c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028cc:	2300      	movs	r3, #0
 80028ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028de:	2300      	movs	r3, #0
 80028e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80028e2:	1d3b      	adds	r3, r7, #4
 80028e4:	4619      	mov	r1, r3
 80028e6:	4807      	ldr	r0, [pc, #28]	; (8002904 <MX_TIM1_Init+0x134>)
 80028e8:	f004 ff0c 	bl	8007704 <HAL_TIMEx_ConfigBreakDeadTime>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80028f2:	f000 fe03 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80028f6:	4803      	ldr	r0, [pc, #12]	; (8002904 <MX_TIM1_Init+0x134>)
 80028f8:	f001 fb5a 	bl	8003fb0 <HAL_TIM_MspPostInit>

}
 80028fc:	bf00      	nop
 80028fe:	3758      	adds	r7, #88	; 0x58
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20004c50 	.word	0x20004c50
 8002908:	40010000 	.word	0x40010000

0800290c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08c      	sub	sp, #48	; 0x30
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002912:	f107 030c 	add.w	r3, r7, #12
 8002916:	2224      	movs	r2, #36	; 0x24
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f008 ff50 	bl	800b7c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002920:	1d3b      	adds	r3, r7, #4
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002928:	4b21      	ldr	r3, [pc, #132]	; (80029b0 <MX_TIM2_Init+0xa4>)
 800292a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800292e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002930:	4b1f      	ldr	r3, [pc, #124]	; (80029b0 <MX_TIM2_Init+0xa4>)
 8002932:	2200      	movs	r2, #0
 8002934:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002936:	4b1e      	ldr	r3, [pc, #120]	; (80029b0 <MX_TIM2_Init+0xa4>)
 8002938:	2200      	movs	r2, #0
 800293a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800293c:	4b1c      	ldr	r3, [pc, #112]	; (80029b0 <MX_TIM2_Init+0xa4>)
 800293e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002942:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002944:	4b1a      	ldr	r3, [pc, #104]	; (80029b0 <MX_TIM2_Init+0xa4>)
 8002946:	2200      	movs	r2, #0
 8002948:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800294a:	4b19      	ldr	r3, [pc, #100]	; (80029b0 <MX_TIM2_Init+0xa4>)
 800294c:	2200      	movs	r2, #0
 800294e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002950:	2303      	movs	r3, #3
 8002952:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002958:	2301      	movs	r3, #1
 800295a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800295c:	2300      	movs	r3, #0
 800295e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002960:	230a      	movs	r3, #10
 8002962:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002964:	2300      	movs	r3, #0
 8002966:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002968:	2301      	movs	r3, #1
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800296c:	2300      	movs	r3, #0
 800296e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8002970:	230a      	movs	r3, #10
 8002972:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002974:	f107 030c 	add.w	r3, r7, #12
 8002978:	4619      	mov	r1, r3
 800297a:	480d      	ldr	r0, [pc, #52]	; (80029b0 <MX_TIM2_Init+0xa4>)
 800297c:	f003 fd3e 	bl	80063fc <HAL_TIM_Encoder_Init>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002986:	f000 fdb9 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800298a:	2300      	movs	r3, #0
 800298c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800298e:	2300      	movs	r3, #0
 8002990:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002992:	1d3b      	adds	r3, r7, #4
 8002994:	4619      	mov	r1, r3
 8002996:	4806      	ldr	r0, [pc, #24]	; (80029b0 <MX_TIM2_Init+0xa4>)
 8002998:	f004 fe38 	bl	800760c <HAL_TIMEx_MasterConfigSynchronization>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80029a2:	f000 fdab 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80029a6:	bf00      	nop
 80029a8:	3730      	adds	r7, #48	; 0x30
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20004ca4 	.word	0x20004ca4

080029b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b08c      	sub	sp, #48	; 0x30
 80029b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80029ba:	f107 030c 	add.w	r3, r7, #12
 80029be:	2224      	movs	r2, #36	; 0x24
 80029c0:	2100      	movs	r1, #0
 80029c2:	4618      	mov	r0, r3
 80029c4:	f008 fefc 	bl	800b7c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029c8:	1d3b      	adds	r3, r7, #4
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029d0:	4b20      	ldr	r3, [pc, #128]	; (8002a54 <MX_TIM3_Init+0xa0>)
 80029d2:	4a21      	ldr	r2, [pc, #132]	; (8002a58 <MX_TIM3_Init+0xa4>)
 80029d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80029d6:	4b1f      	ldr	r3, [pc, #124]	; (8002a54 <MX_TIM3_Init+0xa0>)
 80029d8:	2200      	movs	r2, #0
 80029da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029dc:	4b1d      	ldr	r3, [pc, #116]	; (8002a54 <MX_TIM3_Init+0xa0>)
 80029de:	2200      	movs	r2, #0
 80029e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80029e2:	4b1c      	ldr	r3, [pc, #112]	; (8002a54 <MX_TIM3_Init+0xa0>)
 80029e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ea:	4b1a      	ldr	r3, [pc, #104]	; (8002a54 <MX_TIM3_Init+0xa0>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029f0:	4b18      	ldr	r3, [pc, #96]	; (8002a54 <MX_TIM3_Init+0xa0>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029f6:	2303      	movs	r3, #3
 80029f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029fa:	2300      	movs	r3, #0
 80029fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029fe:	2301      	movs	r3, #1
 8002a00:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002a06:	230a      	movs	r3, #10
 8002a08:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a12:	2300      	movs	r3, #0
 8002a14:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8002a16:	230a      	movs	r3, #10
 8002a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002a1a:	f107 030c 	add.w	r3, r7, #12
 8002a1e:	4619      	mov	r1, r3
 8002a20:	480c      	ldr	r0, [pc, #48]	; (8002a54 <MX_TIM3_Init+0xa0>)
 8002a22:	f003 fceb 	bl	80063fc <HAL_TIM_Encoder_Init>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002a2c:	f000 fd66 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a30:	2300      	movs	r3, #0
 8002a32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a34:	2300      	movs	r3, #0
 8002a36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a38:	1d3b      	adds	r3, r7, #4
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4805      	ldr	r0, [pc, #20]	; (8002a54 <MX_TIM3_Init+0xa0>)
 8002a3e:	f004 fde5 	bl	800760c <HAL_TIMEx_MasterConfigSynchronization>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002a48:	f000 fd58 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a4c:	bf00      	nop
 8002a4e:	3730      	adds	r7, #48	; 0x30
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20004b94 	.word	0x20004b94
 8002a58:	40000400 	.word	0x40000400

08002a5c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a62:	f107 0310 	add.w	r3, r7, #16
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a6c:	463b      	mov	r3, r7
 8002a6e:	2200      	movs	r2, #0
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002a78:	4b20      	ldr	r3, [pc, #128]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002a7a:	4a21      	ldr	r2, [pc, #132]	; (8002b00 <MX_TIM4_Init+0xa4>)
 8002a7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8002a7e:	4b1f      	ldr	r3, [pc, #124]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002a80:	220f      	movs	r2, #15
 8002a82:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a84:	4b1d      	ldr	r3, [pc, #116]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 8002a8a:	4b1c      	ldr	r3, [pc, #112]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002a8c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002a90:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a92:	4b1a      	ldr	r3, [pc, #104]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a98:	4b18      	ldr	r3, [pc, #96]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002a9e:	4817      	ldr	r0, [pc, #92]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002aa0:	f003 fb34 	bl	800610c <HAL_TIM_IC_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002aaa:	f000 fd27 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ab6:	f107 0310 	add.w	r3, r7, #16
 8002aba:	4619      	mov	r1, r3
 8002abc:	480f      	ldr	r0, [pc, #60]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002abe:	f004 fda5 	bl	800760c <HAL_TIMEx_MasterConfigSynchronization>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002ac8:	f000 fd18 	bl	80034fc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002acc:	2300      	movs	r3, #0
 8002ace:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002adc:	463b      	mov	r3, r7
 8002ade:	2200      	movs	r2, #0
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4806      	ldr	r0, [pc, #24]	; (8002afc <MX_TIM4_Init+0xa0>)
 8002ae4:	f003 fec6 	bl	8006874 <HAL_TIM_IC_ConfigChannel>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8002aee:	f000 fd05 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002af2:	bf00      	nop
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20004a4c 	.word	0x20004a4c
 8002b00:	40000800 	.word	0x40000800

08002b04 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b0a:	f107 0308 	add.w	r3, r7, #8
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b18:	463b      	mov	r3, r7
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002b20:	4b1d      	ldr	r3, [pc, #116]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b22:	4a1e      	ldr	r2, [pc, #120]	; (8002b9c <MX_TIM5_Init+0x98>)
 8002b24:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 16-1;
 8002b26:	4b1c      	ldr	r3, [pc, #112]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b28:	220f      	movs	r2, #15
 8002b2a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b2c:	4b1a      	ldr	r3, [pc, #104]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002b32:	4b19      	ldr	r3, [pc, #100]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b38:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b3a:	4b17      	ldr	r3, [pc, #92]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b40:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002b46:	4814      	ldr	r0, [pc, #80]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b48:	f003 f911 	bl	8005d6e <HAL_TIM_Base_Init>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002b52:	f000 fcd3 	bl	80034fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002b5c:	f107 0308 	add.w	r3, r7, #8
 8002b60:	4619      	mov	r1, r3
 8002b62:	480d      	ldr	r0, [pc, #52]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b64:	f003 ffe4 	bl	8006b30 <HAL_TIM_ConfigClockSource>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002b6e:	f000 fcc5 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b72:	2300      	movs	r3, #0
 8002b74:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b76:	2300      	movs	r3, #0
 8002b78:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002b7a:	463b      	mov	r3, r7
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4806      	ldr	r0, [pc, #24]	; (8002b98 <MX_TIM5_Init+0x94>)
 8002b80:	f004 fd44 	bl	800760c <HAL_TIMEx_MasterConfigSynchronization>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002b8a:	f000 fcb7 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002b8e:	bf00      	nop
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20004b48 	.word	0x20004b48
 8002b9c:	40000c00 	.word	0x40000c00

08002ba0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b092      	sub	sp, #72	; 0x48
 8002ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ba6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002baa:	2200      	movs	r2, #0
 8002bac:	601a      	str	r2, [r3, #0]
 8002bae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	605a      	str	r2, [r3, #4]
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	60da      	str	r2, [r3, #12]
 8002bbe:	611a      	str	r2, [r3, #16]
 8002bc0:	615a      	str	r2, [r3, #20]
 8002bc2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	2100      	movs	r1, #0
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f008 fdf8 	bl	800b7c0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002bd0:	4b37      	ldr	r3, [pc, #220]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002bd2:	4a38      	ldr	r2, [pc, #224]	; (8002cb4 <MX_TIM8_Init+0x114>)
 8002bd4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002bd6:	4b36      	ldr	r3, [pc, #216]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bdc:	4b34      	ldr	r3, [pc, #208]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8002be2:	4b33      	ldr	r3, [pc, #204]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002be4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002be8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bea:	4b31      	ldr	r3, [pc, #196]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002bf0:	4b2f      	ldr	r3, [pc, #188]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bf6:	4b2e      	ldr	r3, [pc, #184]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002bfc:	482c      	ldr	r0, [pc, #176]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002bfe:	f003 f96d 	bl	8005edc <HAL_TIM_PWM_Init>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002c08:	f000 fc78 	bl	80034fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c10:	2300      	movs	r3, #0
 8002c12:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002c14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4825      	ldr	r0, [pc, #148]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002c1c:	f004 fcf6 	bl	800760c <HAL_TIMEx_MasterConfigSynchronization>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002c26:	f000 fc69 	bl	80034fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c2a:	2360      	movs	r3, #96	; 0x60
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c32:	2300      	movs	r3, #0
 8002c34:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c36:	2300      	movs	r3, #0
 8002c38:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c42:	2300      	movs	r3, #0
 8002c44:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4818      	ldr	r0, [pc, #96]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002c50:	f003 feac 	bl	80069ac <HAL_TIM_PWM_ConfigChannel>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002c5a:	f000 fc4f 	bl	80034fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c62:	2204      	movs	r2, #4
 8002c64:	4619      	mov	r1, r3
 8002c66:	4812      	ldr	r0, [pc, #72]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002c68:	f003 fea0 	bl	80069ac <HAL_TIM_PWM_ConfigChannel>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002c72:	f000 fc43 	bl	80034fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c76:	2300      	movs	r3, #0
 8002c78:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c82:	2300      	movs	r3, #0
 8002c84:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c8e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c90:	2300      	movs	r3, #0
 8002c92:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	4619      	mov	r1, r3
 8002c98:	4805      	ldr	r0, [pc, #20]	; (8002cb0 <MX_TIM8_Init+0x110>)
 8002c9a:	f004 fd33 	bl	8007704 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8002ca4:	f000 fc2a 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002ca8:	bf00      	nop
 8002caa:	3748      	adds	r7, #72	; 0x48
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20004a04 	.word	0x20004a04
 8002cb4:	40010400 	.word	0x40010400

08002cb8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002cbc:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002cbe:	4a12      	ldr	r2, [pc, #72]	; (8002d08 <MX_USART3_UART_Init+0x50>)
 8002cc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002cc2:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002cc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002cca:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002cdc:	4b09      	ldr	r3, [pc, #36]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002cde:	220c      	movs	r2, #12
 8002ce0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ce2:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ce8:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002cee:	4805      	ldr	r0, [pc, #20]	; (8002d04 <MX_USART3_UART_Init+0x4c>)
 8002cf0:	f004 fd6e 	bl	80077d0 <HAL_UART_Init>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002cfa:	f000 fbff 	bl	80034fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002cfe:	bf00      	nop
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20004a94 	.word	0x20004a94
 8002d08:	40004800 	.word	0x40004800

08002d0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08a      	sub	sp, #40	; 0x28
 8002d10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d12:	f107 0314 	add.w	r3, r7, #20
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	605a      	str	r2, [r3, #4]
 8002d1c:	609a      	str	r2, [r3, #8]
 8002d1e:	60da      	str	r2, [r3, #12]
 8002d20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	4b49      	ldr	r3, [pc, #292]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	4a48      	ldr	r2, [pc, #288]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d2c:	f043 0310 	orr.w	r3, r3, #16
 8002d30:	6313      	str	r3, [r2, #48]	; 0x30
 8002d32:	4b46      	ldr	r3, [pc, #280]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	f003 0310 	and.w	r3, r3, #16
 8002d3a:	613b      	str	r3, [r7, #16]
 8002d3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b42      	ldr	r3, [pc, #264]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a41      	ldr	r2, [pc, #260]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d48:	f043 0304 	orr.w	r3, r3, #4
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b3f      	ldr	r3, [pc, #252]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	4b3b      	ldr	r3, [pc, #236]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	4a3a      	ldr	r2, [pc, #232]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6a:	4b38      	ldr	r3, [pc, #224]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	607b      	str	r3, [r7, #4]
 8002d7a:	4b34      	ldr	r3, [pc, #208]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	4a33      	ldr	r2, [pc, #204]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d80:	f043 0308 	orr.w	r3, r3, #8
 8002d84:	6313      	str	r3, [r2, #48]	; 0x30
 8002d86:	4b31      	ldr	r3, [pc, #196]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	607b      	str	r3, [r7, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	603b      	str	r3, [r7, #0]
 8002d96:	4b2d      	ldr	r3, [pc, #180]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a2c      	ldr	r2, [pc, #176]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002d9c:	f043 0302 	orr.w	r3, r3, #2
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b2a      	ldr	r3, [pc, #168]	; (8002e4c <MX_GPIO_Init+0x140>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8002dae:	2200      	movs	r2, #0
 8002db0:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8002db4:	4826      	ldr	r0, [pc, #152]	; (8002e50 <MX_GPIO_Init+0x144>)
 8002db6:	f002 f947 	bl	8005048 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8002dba:	2200      	movs	r2, #0
 8002dbc:	213c      	movs	r1, #60	; 0x3c
 8002dbe:	4825      	ldr	r0, [pc, #148]	; (8002e54 <MX_GPIO_Init+0x148>)
 8002dc0:	f002 f942 	bl	8005048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002dca:	4823      	ldr	r0, [pc, #140]	; (8002e58 <MX_GPIO_Init+0x14c>)
 8002dcc:	f002 f93c 	bl	8005048 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8002dd0:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 8002dd4:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dde:	2300      	movs	r3, #0
 8002de0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002de2:	f107 0314 	add.w	r3, r7, #20
 8002de6:	4619      	mov	r1, r3
 8002de8:	4819      	ldr	r0, [pc, #100]	; (8002e50 <MX_GPIO_Init+0x144>)
 8002dea:	f001 ff91 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8002dee:	233c      	movs	r3, #60	; 0x3c
 8002df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002df2:	2301      	movs	r3, #1
 8002df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df6:	2300      	movs	r3, #0
 8002df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfe:	f107 0314 	add.w	r3, r7, #20
 8002e02:	4619      	mov	r1, r3
 8002e04:	4813      	ldr	r0, [pc, #76]	; (8002e54 <MX_GPIO_Init+0x148>)
 8002e06:	f001 ff83 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : USRBUT_Pin */
  GPIO_InitStruct.Pin = USRBUT_Pin;
 8002e0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e10:	2300      	movs	r3, #0
 8002e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	2300      	movs	r3, #0
 8002e16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USRBUT_GPIO_Port, &GPIO_InitStruct);
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	480e      	ldr	r0, [pc, #56]	; (8002e58 <MX_GPIO_Init+0x14c>)
 8002e20:	f001 ff76 	bl	8004d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8002e24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e32:	2300      	movs	r3, #0
 8002e34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8002e36:	f107 0314 	add.w	r3, r7, #20
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4806      	ldr	r0, [pc, #24]	; (8002e58 <MX_GPIO_Init+0x14c>)
 8002e3e:	f001 ff67 	bl	8004d10 <HAL_GPIO_Init>

}
 8002e42:	bf00      	nop
 8002e44:	3728      	adds	r7, #40	; 0x28
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40020000 	.word	0x40020000
 8002e58:	40020c00 	.word	0x40020c00

08002e5c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
	/*Prevent unused argument(s) compilation warning*/
	UNUSED(huart);
	HAL_UART_Transmit(&huart3,(uint8_t *)aRxBuffer,10,0xFFFF); //might not nd
 8002e64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e68:	220a      	movs	r2, #10
 8002e6a:	4904      	ldr	r1, [pc, #16]	; (8002e7c <HAL_UART_RxCpltCallback+0x20>)
 8002e6c:	4804      	ldr	r0, [pc, #16]	; (8002e80 <HAL_UART_RxCpltCallback+0x24>)
 8002e6e:	f004 fcfc 	bl	800786a <HAL_UART_Transmit>
}
 8002e72:	bf00      	nop
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20004c9c 	.word	0x20004c9c
 8002e80:	20004a94 	.word	0x20004a94

08002e84 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08e      	sub	sp, #56	; 0x38
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t test[20] = "Testing Pi";
 8002e8c:	4a2e      	ldr	r2, [pc, #184]	; (8002f48 <StartDefaultTask+0xc4>)
 8002e8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e92:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e94:	c303      	stmia	r3!, {r0, r1}
 8002e96:	801a      	strh	r2, [r3, #0]
 8002e98:	3302      	adds	r3, #2
 8002e9a:	0c12      	lsrs	r2, r2, #16
 8002e9c:	701a      	strb	r2, [r3, #0]
 8002e9e:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]
 8002ea6:	605a      	str	r2, [r3, #4]
 8002ea8:	721a      	strb	r2, [r3, #8]
	uint8_t checkPi[1];

	/* Infinite loop */
	for(;;)
	{
		HAL_UART_Receive_IT(&huart3, (uint8_t *) aRxBuffer, 1);
 8002eaa:	2201      	movs	r2, #1
 8002eac:	4927      	ldr	r1, [pc, #156]	; (8002f4c <StartDefaultTask+0xc8>)
 8002eae:	4828      	ldr	r0, [pc, #160]	; (8002f50 <StartDefaultTask+0xcc>)
 8002eb0:	f004 fdb2 	bl	8007a18 <HAL_UART_Receive_IT>
		OLED_ShowString(5,5,test);
 8002eb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eb8:	461a      	mov	r2, r3
 8002eba:	2105      	movs	r1, #5
 8002ebc:	2005      	movs	r0, #5
 8002ebe:	f008 fb89 	bl	800b5d4 <OLED_ShowString>
//		sprintf(checkPi, "Pi cmd: %s\0", aRxBuffer);
//		OLED_ShowString(10, 20, checkPi);
		ultraDistCheck();
 8002ec2:	f7fe f9c9 	bl	8001258 <ultraDistCheck>
		HAL_Delay(200);
 8002ec6:	20c8      	movs	r0, #200	; 0xc8
 8002ec8:	f001 fa18 	bl	80042fc <HAL_Delay>
		sprintf(ultra, "uDistF: %u\0", uDistFinal);
 8002ecc:	4b21      	ldr	r3, [pc, #132]	; (8002f54 <StartDefaultTask+0xd0>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	f107 0310 	add.w	r3, r7, #16
 8002ed4:	4920      	ldr	r1, [pc, #128]	; (8002f58 <StartDefaultTask+0xd4>)
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f008 fc7a 	bl	800b7d0 <siprintf>
		OLED_ShowString(10, 50, ultra);
 8002edc:	f107 0310 	add.w	r3, r7, #16
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	2132      	movs	r1, #50	; 0x32
 8002ee4:	200a      	movs	r0, #10
 8002ee6:	f008 fb75 	bl	800b5d4 <OLED_ShowString>
//		OLED_ShowString(10, 25, ultra);
//
//		sprintf(ultra, "uDist2: %u\0", uDistCheck2);
//		OLED_ShowString(10, 35, ultra);

		irLeft();
 8002eea:	f7fe f9fd 	bl	80012e8 <irLeft>
		HAL_Delay(100);
 8002eee:	2064      	movs	r0, #100	; 0x64
 8002ef0:	f001 fa04 	bl	80042fc <HAL_Delay>
		sprintf(ultra, "IR left: %u\0", ir1Dist);
 8002ef4:	4b19      	ldr	r3, [pc, #100]	; (8002f5c <StartDefaultTask+0xd8>)
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	f107 0310 	add.w	r3, r7, #16
 8002efc:	4918      	ldr	r1, [pc, #96]	; (8002f60 <StartDefaultTask+0xdc>)
 8002efe:	4618      	mov	r0, r3
 8002f00:	f008 fc66 	bl	800b7d0 <siprintf>
		OLED_ShowString(10, 30, ultra);
 8002f04:	f107 0310 	add.w	r3, r7, #16
 8002f08:	461a      	mov	r2, r3
 8002f0a:	211e      	movs	r1, #30
 8002f0c:	200a      	movs	r0, #10
 8002f0e:	f008 fb61 	bl	800b5d4 <OLED_ShowString>

		irRight();
 8002f12:	f7fe fa5d 	bl	80013d0 <irRight>
		HAL_Delay(100);
 8002f16:	2064      	movs	r0, #100	; 0x64
 8002f18:	f001 f9f0 	bl	80042fc <HAL_Delay>
		sprintf(ultra, "IR right: %u\0", ir2Dist);
 8002f1c:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <StartDefaultTask+0xe0>)
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	f107 0310 	add.w	r3, r7, #16
 8002f24:	4910      	ldr	r1, [pc, #64]	; (8002f68 <StartDefaultTask+0xe4>)
 8002f26:	4618      	mov	r0, r3
 8002f28:	f008 fc52 	bl	800b7d0 <siprintf>
		OLED_ShowString(10, 40, ultra);
 8002f2c:	f107 0310 	add.w	r3, r7, #16
 8002f30:	461a      	mov	r2, r3
 8002f32:	2128      	movs	r1, #40	; 0x28
 8002f34:	200a      	movs	r0, #10
 8002f36:	f008 fb4d 	bl	800b5d4 <OLED_ShowString>


		OLED_Refresh_Gram();
 8002f3a:	f008 f9d7 	bl	800b2ec <OLED_Refresh_Gram>
		//	  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
		osDelay(100);
 8002f3e:	2064      	movs	r0, #100	; 0x64
 8002f40:	f005 fd62 	bl	8008a08 <osDelay>
	{
 8002f44:	e7b1      	b.n	8002eaa <StartDefaultTask+0x26>
 8002f46:	bf00      	nop
 8002f48:	0800d984 	.word	0x0800d984
 8002f4c:	20004c9c 	.word	0x20004c9c
 8002f50:	20004a94 	.word	0x20004a94
 8002f54:	200000b8 	.word	0x200000b8
 8002f58:	0800d958 	.word	0x0800d958
 8002f5c:	200000bc 	.word	0x200000bc
 8002f60:	0800d964 	.word	0x0800d964
 8002f64:	200000c0 	.word	0x200000c0
 8002f68:	0800d974 	.word	0x0800d974

08002f6c <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002f74:	2100      	movs	r1, #0
 8002f76:	48c6      	ldr	r0, [pc, #792]	; (8003290 <motor+0x324>)
 8002f78:	f003 f800 	bl	8005f7c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002f7c:	2104      	movs	r1, #4
 8002f7e:	48c4      	ldr	r0, [pc, #784]	; (8003290 <motor+0x324>)
 8002f80:	f002 fffc 	bl	8005f7c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002f84:	210c      	movs	r1, #12
 8002f86:	48c3      	ldr	r0, [pc, #780]	; (8003294 <motor+0x328>)
 8002f88:	f002 fff8 	bl	8005f7c <HAL_TIM_PWM_Start>

	*aRxBuffer = '\0';
 8002f8c:	4bc2      	ldr	r3, [pc, #776]	; (8003298 <motor+0x32c>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	701a      	strb	r2, [r3, #0]
	uint8_t toRpiTest[6] = "NiHao";
 8002f92:	4ac2      	ldr	r2, [pc, #776]	; (800329c <motor+0x330>)
 8002f94:	f107 0310 	add.w	r3, r7, #16
 8002f98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002f9c:	6018      	str	r0, [r3, #0]
 8002f9e:	3304      	adds	r3, #4
 8002fa0:	8019      	strh	r1, [r3, #0]
		for(;;)
		  {
			switch (*aRxBuffer)
 8002fa2:	4bbd      	ldr	r3, [pc, #756]	; (8003298 <motor+0x32c>)
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	2b5a      	cmp	r3, #90	; 0x5a
 8002fa8:	f200 8281 	bhi.w	80034ae <motor+0x542>
 8002fac:	a201      	add	r2, pc, #4	; (adr r2, 8002fb4 <motor+0x48>)
 8002fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb2:	bf00      	nop
 8002fb4:	08003121 	.word	0x08003121
 8002fb8:	080034af 	.word	0x080034af
 8002fbc:	080034af 	.word	0x080034af
 8002fc0:	080034af 	.word	0x080034af
 8002fc4:	080034af 	.word	0x080034af
 8002fc8:	080034af 	.word	0x080034af
 8002fcc:	080034af 	.word	0x080034af
 8002fd0:	080034af 	.word	0x080034af
 8002fd4:	080034af 	.word	0x080034af
 8002fd8:	080034af 	.word	0x080034af
 8002fdc:	080034af 	.word	0x080034af
 8002fe0:	080034af 	.word	0x080034af
 8002fe4:	080034af 	.word	0x080034af
 8002fe8:	080034af 	.word	0x080034af
 8002fec:	080034af 	.word	0x080034af
 8002ff0:	080034af 	.word	0x080034af
 8002ff4:	080034af 	.word	0x080034af
 8002ff8:	080034af 	.word	0x080034af
 8002ffc:	080034af 	.word	0x080034af
 8003000:	080034af 	.word	0x080034af
 8003004:	080034af 	.word	0x080034af
 8003008:	080034af 	.word	0x080034af
 800300c:	080034af 	.word	0x080034af
 8003010:	080034af 	.word	0x080034af
 8003014:	080034af 	.word	0x080034af
 8003018:	080034af 	.word	0x080034af
 800301c:	080034af 	.word	0x080034af
 8003020:	080034af 	.word	0x080034af
 8003024:	080034af 	.word	0x080034af
 8003028:	080034af 	.word	0x080034af
 800302c:	080034af 	.word	0x080034af
 8003030:	080034af 	.word	0x080034af
 8003034:	080034af 	.word	0x080034af
 8003038:	080031c5 	.word	0x080031c5
 800303c:	080031cf 	.word	0x080031cf
 8003040:	080031d9 	.word	0x080031d9
 8003044:	080031e3 	.word	0x080031e3
 8003048:	080031ed 	.word	0x080031ed
 800304c:	080031f7 	.word	0x080031f7
 8003050:	08003201 	.word	0x08003201
 8003054:	0800320b 	.word	0x0800320b
 8003058:	08003215 	.word	0x08003215
 800305c:	0800321f 	.word	0x0800321f
 8003060:	080034af 	.word	0x080034af
 8003064:	080034af 	.word	0x080034af
 8003068:	080034af 	.word	0x080034af
 800306c:	080034af 	.word	0x080034af
 8003070:	080034af 	.word	0x080034af
 8003074:	0800316b 	.word	0x0800316b
 8003078:	08003175 	.word	0x08003175
 800307c:	0800317f 	.word	0x0800317f
 8003080:	08003189 	.word	0x08003189
 8003084:	08003193 	.word	0x08003193
 8003088:	0800319d 	.word	0x0800319d
 800308c:	080031a7 	.word	0x080031a7
 8003090:	080031b1 	.word	0x080031b1
 8003094:	080031bb 	.word	0x080031bb
 8003098:	08003161 	.word	0x08003161
 800309c:	080034af 	.word	0x080034af
 80030a0:	080034af 	.word	0x080034af
 80030a4:	080034af 	.word	0x080034af
 80030a8:	080034af 	.word	0x080034af
 80030ac:	080034af 	.word	0x080034af
 80030b0:	080034af 	.word	0x080034af
 80030b4:	080034af 	.word	0x080034af
 80030b8:	080034af 	.word	0x080034af
 80030bc:	080034af 	.word	0x080034af
 80030c0:	080034af 	.word	0x080034af
 80030c4:	080034af 	.word	0x080034af
 80030c8:	08003375 	.word	0x08003375
 80030cc:	080034af 	.word	0x080034af
 80030d0:	080034af 	.word	0x080034af
 80030d4:	0800312d 	.word	0x0800312d
 80030d8:	080034af 	.word	0x080034af
 80030dc:	080034af 	.word	0x080034af
 80030e0:	08003149 	.word	0x08003149
 80030e4:	08003229 	.word	0x08003229
 80030e8:	080034af 	.word	0x080034af
 80030ec:	080034af 	.word	0x080034af
 80030f0:	080034af 	.word	0x080034af
 80030f4:	080034af 	.word	0x080034af
 80030f8:	08003349 	.word	0x08003349
 80030fc:	080032e1 	.word	0x080032e1
 8003100:	080034af 	.word	0x080034af
 8003104:	080034af 	.word	0x080034af
 8003108:	080033a1 	.word	0x080033a1
 800310c:	08003475 	.word	0x08003475
 8003110:	0800347b 	.word	0x0800347b
 8003114:	08003485 	.word	0x08003485
 8003118:	08003493 	.word	0x08003493
 800311c:	080034a9 	.word	0x080034a9
			{
			case '\0': // initialize
				HAL_UART_Receive_IT(&huart3, (uint8_t *)aRxBuffer, 1);
 8003120:	2201      	movs	r2, #1
 8003122:	495d      	ldr	r1, [pc, #372]	; (8003298 <motor+0x32c>)
 8003124:	485e      	ldr	r0, [pc, #376]	; (80032a0 <motor+0x334>)
 8003126:	f004 fc77 	bl	8007a18 <HAL_UART_Receive_IT>
				break;
 800312a:	e1c6      	b.n	80034ba <motor+0x54e>
			case 'H':
				HAL_UART_Transmit_IT(&huart3,(uint8_t *)&toRpiTest,6);
 800312c:	f107 0310 	add.w	r3, r7, #16
 8003130:	2206      	movs	r2, #6
 8003132:	4619      	mov	r1, r3
 8003134:	485a      	ldr	r0, [pc, #360]	; (80032a0 <motor+0x334>)
 8003136:	f004 fc2a 	bl	800798e <HAL_UART_Transmit_IT>
				osDelay(50);
 800313a:	2032      	movs	r0, #50	; 0x32
 800313c:	f005 fc64 	bl	8008a08 <osDelay>
				*aRxBuffer = 'Z';
 8003140:	4b55      	ldr	r3, [pc, #340]	; (8003298 <motor+0x32c>)
 8003142:	225a      	movs	r2, #90	; 0x5a
 8003144:	701a      	strb	r2, [r3, #0]
				break;
 8003146:	e1b8      	b.n	80034ba <motor+0x54e>
			case 'K':
				HAL_UART_Transmit_IT(&huart3,(uint8_t *)"OK?\n",4);
 8003148:	2204      	movs	r2, #4
 800314a:	4956      	ldr	r1, [pc, #344]	; (80032a4 <motor+0x338>)
 800314c:	4854      	ldr	r0, [pc, #336]	; (80032a0 <motor+0x334>)
 800314e:	f004 fc1e 	bl	800798e <HAL_UART_Transmit_IT>
				osDelay(50);
 8003152:	2032      	movs	r0, #50	; 0x32
 8003154:	f005 fc58 	bl	8008a08 <osDelay>
				*aRxBuffer = 'Z';
 8003158:	4b4f      	ldr	r3, [pc, #316]	; (8003298 <motor+0x32c>)
 800315a:	225a      	movs	r2, #90	; 0x5a
 800315c:	701a      	strb	r2, [r3, #0]
				break;
 800315e:	e1ac      	b.n	80034ba <motor+0x54e>
			//========================Forward========================
			case '9':
				PIDmotor(100);break;
 8003160:	ed9f 0a51 	vldr	s0, [pc, #324]	; 80032a8 <motor+0x33c>
 8003164:	f7fe fcba 	bl	8001adc <PIDmotor>
 8003168:	e1a7      	b.n	80034ba <motor+0x54e>
			case '0':
				PIDmotor(10);break;
 800316a:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800316e:	f7fe fcb5 	bl	8001adc <PIDmotor>
 8003172:	e1a2      	b.n	80034ba <motor+0x54e>
			case '1':
				PIDmotor(20);break;
 8003174:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003178:	f7fe fcb0 	bl	8001adc <PIDmotor>
 800317c:	e19d      	b.n	80034ba <motor+0x54e>
			case '2':
				PIDmotor(30);break;
 800317e:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8003182:	f7fe fcab 	bl	8001adc <PIDmotor>
 8003186:	e198      	b.n	80034ba <motor+0x54e>
			case '3':
				PIDmotor(40);break;
 8003188:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80032ac <motor+0x340>
 800318c:	f7fe fca6 	bl	8001adc <PIDmotor>
 8003190:	e193      	b.n	80034ba <motor+0x54e>
			case '4':
				PIDmotor(50);break;
 8003192:	ed9f 0a47 	vldr	s0, [pc, #284]	; 80032b0 <motor+0x344>
 8003196:	f7fe fca1 	bl	8001adc <PIDmotor>
 800319a:	e18e      	b.n	80034ba <motor+0x54e>
			case '5':
				PIDmotor(60);break;
 800319c:	ed9f 0a45 	vldr	s0, [pc, #276]	; 80032b4 <motor+0x348>
 80031a0:	f7fe fc9c 	bl	8001adc <PIDmotor>
 80031a4:	e189      	b.n	80034ba <motor+0x54e>
			case '6':
				PIDmotor(70);break;
 80031a6:	ed9f 0a44 	vldr	s0, [pc, #272]	; 80032b8 <motor+0x34c>
 80031aa:	f7fe fc97 	bl	8001adc <PIDmotor>
 80031ae:	e184      	b.n	80034ba <motor+0x54e>
			case '7':
				PIDmotor(80);break;
 80031b0:	ed9f 0a42 	vldr	s0, [pc, #264]	; 80032bc <motor+0x350>
 80031b4:	f7fe fc92 	bl	8001adc <PIDmotor>
 80031b8:	e17f      	b.n	80034ba <motor+0x54e>
			case '8':
				PIDmotor(90);break;
 80031ba:	ed9f 0a41 	vldr	s0, [pc, #260]	; 80032c0 <motor+0x354>
 80031be:	f7fe fc8d 	bl	8001adc <PIDmotor>
 80031c2:	e17a      	b.n	80034ba <motor+0x54e>
			//========================Reverse========================
			case 33:
				PIDmotor(-10);break;
 80031c4:	eeba 0a04 	vmov.f32	s0, #164	; 0xc1200000 -10.0
 80031c8:	f7fe fc88 	bl	8001adc <PIDmotor>
 80031cc:	e175      	b.n	80034ba <motor+0x54e>
			case 34:
				PIDmotor(-20);break;
 80031ce:	eebb 0a04 	vmov.f32	s0, #180	; 0xc1a00000 -20.0
 80031d2:	f7fe fc83 	bl	8001adc <PIDmotor>
 80031d6:	e170      	b.n	80034ba <motor+0x54e>
			case 35:
				PIDmotor(-30);break;
 80031d8:	eebb 0a0e 	vmov.f32	s0, #190	; 0xc1f00000 -30.0
 80031dc:	f7fe fc7e 	bl	8001adc <PIDmotor>
 80031e0:	e16b      	b.n	80034ba <motor+0x54e>
			case 36:
				PIDmotor(-40);break;
 80031e2:	ed9f 0a38 	vldr	s0, [pc, #224]	; 80032c4 <motor+0x358>
 80031e6:	f7fe fc79 	bl	8001adc <PIDmotor>
 80031ea:	e166      	b.n	80034ba <motor+0x54e>
			case 37:
				PIDmotor(-50);break;
 80031ec:	ed9f 0a36 	vldr	s0, [pc, #216]	; 80032c8 <motor+0x35c>
 80031f0:	f7fe fc74 	bl	8001adc <PIDmotor>
 80031f4:	e161      	b.n	80034ba <motor+0x54e>
			case 38:
				PIDmotor(-60);break;
 80031f6:	ed9f 0a35 	vldr	s0, [pc, #212]	; 80032cc <motor+0x360>
 80031fa:	f7fe fc6f 	bl	8001adc <PIDmotor>
 80031fe:	e15c      	b.n	80034ba <motor+0x54e>
			case 39:
				PIDmotor(-70);break;
 8003200:	ed9f 0a33 	vldr	s0, [pc, #204]	; 80032d0 <motor+0x364>
 8003204:	f7fe fc6a 	bl	8001adc <PIDmotor>
 8003208:	e157      	b.n	80034ba <motor+0x54e>
			case 40:
				PIDmotor(-80);break;
 800320a:	ed9f 0a32 	vldr	s0, [pc, #200]	; 80032d4 <motor+0x368>
 800320e:	f7fe fc65 	bl	8001adc <PIDmotor>
 8003212:	e152      	b.n	80034ba <motor+0x54e>
			case 41:
				PIDmotor(-90);break;
 8003214:	ed9f 0a30 	vldr	s0, [pc, #192]	; 80032d8 <motor+0x36c>
 8003218:	f7fe fc60 	bl	8001adc <PIDmotor>
 800321c:	e14d      	b.n	80034ba <motor+0x54e>
			case 42:
				PIDmotor(-100);break;
 800321e:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 80032dc <motor+0x370>
 8003222:	f7fe fc5b 	bl	8001adc <PIDmotor>
 8003226:	e148      	b.n	80034ba <motor+0x54e>
			//========================Turn========================
			case 'L':
				htim1.Instance->CCR4 = CENTER;
 8003228:	4b1a      	ldr	r3, [pc, #104]	; (8003294 <motor+0x328>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2295      	movs	r2, #149	; 0x95
 800322e:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 8003230:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003234:	f001 f862 	bl	80042fc <HAL_Delay>
				htim1.Instance->CCR4 = LEFT+2;
 8003238:	4b16      	ldr	r3, [pc, #88]	; (8003294 <motor+0x328>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	226b      	movs	r2, #107	; 0x6b
 800323e:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 8003240:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003244:	f001 f85a 	bl	80042fc <HAL_Delay>
				PIDturn(30,1);
 8003248:	2001      	movs	r0, #1
 800324a:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 800324e:	f7fe fe0f 	bl	8001e70 <PIDturn>
				htim1.Instance->CCR4 = RIGHT+15;
 8003252:	4b10      	ldr	r3, [pc, #64]	; (8003294 <motor+0x328>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	22e3      	movs	r2, #227	; 0xe3
 8003258:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 800325a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800325e:	f001 f84d 	bl	80042fc <HAL_Delay>
				PIDturn(-28,2);
 8003262:	2002      	movs	r0, #2
 8003264:	eebb 0a0c 	vmov.f32	s0, #188	; 0xc1e00000 -28.0
 8003268:	f7fe fe02 	bl	8001e70 <PIDturn>
				htim1.Instance->CCR4 = LEFT+2;
 800326c:	4b09      	ldr	r3, [pc, #36]	; (8003294 <motor+0x328>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	226b      	movs	r2, #107	; 0x6b
 8003272:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 8003274:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003278:	f001 f840 	bl	80042fc <HAL_Delay>
				PIDturn(29,1);
 800327c:	2001      	movs	r0, #1
 800327e:	eeb3 0a0d 	vmov.f32	s0, #61	; 0x41e80000  29.0
 8003282:	f7fe fdf5 	bl	8001e70 <PIDturn>
				PIDmotor(5);
 8003286:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 800328a:	f7fe fc27 	bl	8001adc <PIDmotor>
				break;
 800328e:	e114      	b.n	80034ba <motor+0x54e>
 8003290:	20004a04 	.word	0x20004a04
 8003294:	20004c50 	.word	0x20004c50
 8003298:	20004c9c 	.word	0x20004c9c
 800329c:	0800d9a4 	.word	0x0800d9a4
 80032a0:	20004a94 	.word	0x20004a94
 80032a4:	0800d998 	.word	0x0800d998
 80032a8:	42c80000 	.word	0x42c80000
 80032ac:	42200000 	.word	0x42200000
 80032b0:	42480000 	.word	0x42480000
 80032b4:	42700000 	.word	0x42700000
 80032b8:	428c0000 	.word	0x428c0000
 80032bc:	42a00000 	.word	0x42a00000
 80032c0:	42b40000 	.word	0x42b40000
 80032c4:	c2200000 	.word	0xc2200000
 80032c8:	c2480000 	.word	0xc2480000
 80032cc:	c2700000 	.word	0xc2700000
 80032d0:	c28c0000 	.word	0xc28c0000
 80032d4:	c2a00000 	.word	0xc2a00000
 80032d8:	c2b40000 	.word	0xc2b40000
 80032dc:	c2c80000 	.word	0xc2c80000

			case 'R':
				htim1.Instance->CCR4 = CENTER;
 80032e0:	4b7a      	ldr	r3, [pc, #488]	; (80034cc <motor+0x560>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2295      	movs	r2, #149	; 0x95
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 80032e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032ec:	f001 f806 	bl	80042fc <HAL_Delay>
				htim1.Instance->CCR4 = RIGHT+15;
 80032f0:	4b76      	ldr	r3, [pc, #472]	; (80034cc <motor+0x560>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	22e3      	movs	r2, #227	; 0xe3
 80032f6:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 80032f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032fc:	f000 fffe 	bl	80042fc <HAL_Delay>
				PIDturn(30,2);
 8003300:	2002      	movs	r0, #2
 8003302:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8003306:	f7fe fdb3 	bl	8001e70 <PIDturn>
				htim1.Instance->CCR4 = LEFT+2;
 800330a:	4b70      	ldr	r3, [pc, #448]	; (80034cc <motor+0x560>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	226b      	movs	r2, #107	; 0x6b
 8003310:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 8003312:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003316:	f000 fff1 	bl	80042fc <HAL_Delay>
				PIDturn(-28,1);
 800331a:	2001      	movs	r0, #1
 800331c:	eebb 0a0c 	vmov.f32	s0, #188	; 0xc1e00000 -28.0
 8003320:	f7fe fda6 	bl	8001e70 <PIDturn>
				htim1.Instance->CCR4 = RIGHT+15;
 8003324:	4b69      	ldr	r3, [pc, #420]	; (80034cc <motor+0x560>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	22e3      	movs	r2, #227	; 0xe3
 800332a:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 800332c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003330:	f000 ffe4 	bl	80042fc <HAL_Delay>
				PIDturn(29,2);
 8003334:	2002      	movs	r0, #2
 8003336:	eeb3 0a0d 	vmov.f32	s0, #61	; 0x41e80000  29.0
 800333a:	f7fe fd99 	bl	8001e70 <PIDturn>
				PIDmotor(5);
 800333e:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8003342:	f7fe fbcb 	bl	8001adc <PIDmotor>
				break;
 8003346:	e0b8      	b.n	80034ba <motor+0x54e>
			case 'Q':
				htim1.Instance->CCR4 = RIGHT+15;
 8003348:	4b60      	ldr	r3, [pc, #384]	; (80034cc <motor+0x560>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	22e3      	movs	r2, #227	; 0xe3
 800334e:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 8003350:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003354:	f000 ffd2 	bl	80042fc <HAL_Delay>
				htim1.Instance->CCR4 = LEFT+3;
 8003358:	4b5c      	ldr	r3, [pc, #368]	; (80034cc <motor+0x560>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	226c      	movs	r2, #108	; 0x6c
 800335e:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 8003360:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003364:	f000 ffca 	bl	80042fc <HAL_Delay>
				PIDturn(90,1);
 8003368:	2001      	movs	r0, #1
 800336a:	ed9f 0a59 	vldr	s0, [pc, #356]	; 80034d0 <motor+0x564>
 800336e:	f7fe fd7f 	bl	8001e70 <PIDturn>
				break;
 8003372:	e0a2      	b.n	80034ba <motor+0x54e>
			case 'E':
				htim1.Instance->CCR4 = LEFT+2;
 8003374:	4b55      	ldr	r3, [pc, #340]	; (80034cc <motor+0x560>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	226b      	movs	r2, #107	; 0x6b
 800337a:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 800337c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003380:	f000 ffbc 	bl	80042fc <HAL_Delay>
				htim1.Instance->CCR4 = RIGHT+15;
 8003384:	4b51      	ldr	r3, [pc, #324]	; (80034cc <motor+0x560>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	22e3      	movs	r2, #227	; 0xe3
 800338a:	641a      	str	r2, [r3, #64]	; 0x40
				HAL_Delay(500);
 800338c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003390:	f000 ffb4 	bl	80042fc <HAL_Delay>
				PIDturn(90,2);
 8003394:	2002      	movs	r0, #2
 8003396:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 80034d0 <motor+0x564>
 800339a:	f7fe fd69 	bl	8001e70 <PIDturn>
				break;
 800339e:	e08c      	b.n	80034ba <motor+0x54e>
			case 'U':
				ultraDistCheck();
 80033a0:	f7fd ff5a 	bl	8001258 <ultraDistCheck>
				HAL_Delay(200);
 80033a4:	20c8      	movs	r0, #200	; 0xc8
 80033a6:	f000 ffa9 	bl	80042fc <HAL_Delay>
				char reply[] = "000\n";
 80033aa:	4a4a      	ldr	r2, [pc, #296]	; (80034d4 <motor+0x568>)
 80033ac:	f107 0308 	add.w	r3, r7, #8
 80033b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033b4:	6018      	str	r0, [r3, #0]
 80033b6:	3304      	adds	r3, #4
 80033b8:	7019      	strb	r1, [r3, #0]
				reply[0] += uDistFinal / 100 % 10;
 80033ba:	7a38      	ldrb	r0, [r7, #8]
 80033bc:	4b46      	ldr	r3, [pc, #280]	; (80034d8 <motor+0x56c>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a46      	ldr	r2, [pc, #280]	; (80034dc <motor+0x570>)
 80033c2:	fb82 1203 	smull	r1, r2, r2, r3
 80033c6:	1152      	asrs	r2, r2, #5
 80033c8:	17db      	asrs	r3, r3, #31
 80033ca:	1ad2      	subs	r2, r2, r3
 80033cc:	4b44      	ldr	r3, [pc, #272]	; (80034e0 <motor+0x574>)
 80033ce:	fb83 1302 	smull	r1, r3, r3, r2
 80033d2:	1099      	asrs	r1, r3, #2
 80033d4:	17d3      	asrs	r3, r2, #31
 80033d6:	1ac9      	subs	r1, r1, r3
 80033d8:	460b      	mov	r3, r1
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	1ad1      	subs	r1, r2, r3
 80033e2:	b2cb      	uxtb	r3, r1
 80033e4:	4403      	add	r3, r0
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	723b      	strb	r3, [r7, #8]
				reply[1] += uDistFinal / 10 % 10;
 80033ea:	7a78      	ldrb	r0, [r7, #9]
 80033ec:	4b3a      	ldr	r3, [pc, #232]	; (80034d8 <motor+0x56c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a3b      	ldr	r2, [pc, #236]	; (80034e0 <motor+0x574>)
 80033f2:	fb82 1203 	smull	r1, r2, r2, r3
 80033f6:	1092      	asrs	r2, r2, #2
 80033f8:	17db      	asrs	r3, r3, #31
 80033fa:	1ad2      	subs	r2, r2, r3
 80033fc:	4b38      	ldr	r3, [pc, #224]	; (80034e0 <motor+0x574>)
 80033fe:	fb83 1302 	smull	r1, r3, r3, r2
 8003402:	1099      	asrs	r1, r3, #2
 8003404:	17d3      	asrs	r3, r2, #31
 8003406:	1ac9      	subs	r1, r1, r3
 8003408:	460b      	mov	r3, r1
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	1ad1      	subs	r1, r2, r3
 8003412:	b2cb      	uxtb	r3, r1
 8003414:	4403      	add	r3, r0
 8003416:	b2db      	uxtb	r3, r3
 8003418:	727b      	strb	r3, [r7, #9]
				reply[2] += uDistFinal % 10;
 800341a:	7ab8      	ldrb	r0, [r7, #10]
 800341c:	4b2e      	ldr	r3, [pc, #184]	; (80034d8 <motor+0x56c>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	4b2f      	ldr	r3, [pc, #188]	; (80034e0 <motor+0x574>)
 8003422:	fb83 1302 	smull	r1, r3, r3, r2
 8003426:	1099      	asrs	r1, r3, #2
 8003428:	17d3      	asrs	r3, r2, #31
 800342a:	1ac9      	subs	r1, r1, r3
 800342c:	460b      	mov	r3, r1
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	1ad1      	subs	r1, r2, r3
 8003436:	b2cb      	uxtb	r3, r1
 8003438:	4403      	add	r3, r0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	72bb      	strb	r3, [r7, #10]
				if (uDistFinal > 999)
 800343e:	4b26      	ldr	r3, [pc, #152]	; (80034d8 <motor+0x56c>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003446:	db01      	blt.n	800344c <motor+0x4e0>
					reply[0] = '9';
 8003448:	2339      	movs	r3, #57	; 0x39
 800344a:	723b      	strb	r3, [r7, #8]
				HAL_UART_Transmit_IT(&huart3, (uint8_t *)reply, strlen(reply));
 800344c:	f107 0308 	add.w	r3, r7, #8
 8003450:	4618      	mov	r0, r3
 8003452:	f7fc febd 	bl	80001d0 <strlen>
 8003456:	4603      	mov	r3, r0
 8003458:	b29a      	uxth	r2, r3
 800345a:	f107 0308 	add.w	r3, r7, #8
 800345e:	4619      	mov	r1, r3
 8003460:	4820      	ldr	r0, [pc, #128]	; (80034e4 <motor+0x578>)
 8003462:	f004 fa94 	bl	800798e <HAL_UART_Transmit_IT>
				osDelay(50);
 8003466:	2032      	movs	r0, #50	; 0x32
 8003468:	f005 face 	bl	8008a08 <osDelay>
				*aRxBuffer = 'Z';
 800346c:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <motor+0x57c>)
 800346e:	225a      	movs	r2, #90	; 0x5a
 8003470:	701a      	strb	r2, [r3, #0]
				break;
 8003472:	e022      	b.n	80034ba <motor+0x54e>
//				osDelay(50);
//				*aRxBuffer = 'R';
//				break;
			/* Test Cases */
			case 'V':
				correction();
 8003474:	f7fe f8ec 	bl	8001650 <correction>
				break;
 8003478:	e01f      	b.n	80034ba <motor+0x54e>
			case 'W':
				PIDmotor(-100);
 800347a:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 80034ec <motor+0x580>
 800347e:	f7fe fb2d 	bl	8001adc <PIDmotor>
				break;
 8003482:	e01a      	b.n	80034ba <motor+0x54e>
			case 'X':
				ultraDistCheck();
 8003484:	f7fd fee8 	bl	8001258 <ultraDistCheck>
				irLeft();
 8003488:	f7fd ff2e 	bl	80012e8 <irLeft>
				irRight();
 800348c:	f7fd ffa0 	bl	80013d0 <irRight>
				break;
 8003490:	e013      	b.n	80034ba <motor+0x54e>
			case 'Y':
				HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);		//left encoder(MotorA) start
 8003492:	213c      	movs	r1, #60	; 0x3c
 8003494:	4816      	ldr	r0, [pc, #88]	; (80034f0 <motor+0x584>)
 8003496:	f003 f857 	bl	8006548 <HAL_TIM_Encoder_Start>
					HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);		//right encoder(MotorB) start
 800349a:	213c      	movs	r1, #60	; 0x3c
 800349c:	4815      	ldr	r0, [pc, #84]	; (80034f4 <motor+0x588>)
 800349e:	f003 f853 	bl	8006548 <HAL_TIM_Encoder_Start>
				while(1){
				readEncoder();}
 80034a2:	f7fe fa81 	bl	80019a8 <readEncoder>
 80034a6:	e7fc      	b.n	80034a2 <motor+0x536>
				break;
			case 'Z':
				waitCmd();
 80034a8:	f7fe f80a 	bl	80014c0 <waitCmd>
				break;
 80034ac:	e005      	b.n	80034ba <motor+0x54e>
			default:
//				*aRxBuffer = 'R';
				HAL_UART_Receive_IT(&huart3, (uint8_t *)aRxBuffer, 1);
 80034ae:	2201      	movs	r2, #1
 80034b0:	490d      	ldr	r1, [pc, #52]	; (80034e8 <motor+0x57c>)
 80034b2:	480c      	ldr	r0, [pc, #48]	; (80034e4 <motor+0x578>)
 80034b4:	f004 fab0 	bl	8007a18 <HAL_UART_Receive_IT>
				break;
 80034b8:	bf00      	nop
			}
			HAL_Delay(100);
 80034ba:	2064      	movs	r0, #100	; 0x64
 80034bc:	f000 ff1e 	bl	80042fc <HAL_Delay>
			HAL_UART_Transmit_IT(&huart3,(uint8_t *)"OK",2);
 80034c0:	2202      	movs	r2, #2
 80034c2:	490d      	ldr	r1, [pc, #52]	; (80034f8 <motor+0x58c>)
 80034c4:	4807      	ldr	r0, [pc, #28]	; (80034e4 <motor+0x578>)
 80034c6:	f004 fa62 	bl	800798e <HAL_UART_Transmit_IT>
			switch (*aRxBuffer)
 80034ca:	e56a      	b.n	8002fa2 <motor+0x36>
 80034cc:	20004c50 	.word	0x20004c50
 80034d0:	42b40000 	.word	0x42b40000
 80034d4:	0800d9ac 	.word	0x0800d9ac
 80034d8:	200000b8 	.word	0x200000b8
 80034dc:	51eb851f 	.word	0x51eb851f
 80034e0:	66666667 	.word	0x66666667
 80034e4:	20004a94 	.word	0x20004a94
 80034e8:	20004c9c 	.word	0x20004c9c
 80034ec:	c2c80000 	.word	0xc2c80000
 80034f0:	20004ca4 	.word	0x20004ca4
 80034f4:	20004b94 	.word	0x20004b94
 80034f8:	0800d9a0 	.word	0x0800d9a0

080034fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003500:	b672      	cpsid	i
}
 8003502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003504:	e7fe      	b.n	8003504 <Error_Handler+0x8>

08003506 <Profile_Init>:
 */

#include "profile.h"
#include "stdbool.h"

void Profile_Init(Profile *profile){
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]


	profile->accTime=0;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f04f 0200 	mov.w	r2, #0
 8003514:	609a      	str	r2, [r3, #8]
	profile->constTime=0;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f04f 0200 	mov.w	r2, #0
 800351c:	60da      	str	r2, [r3, #12]
	profile->decTime=0;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f04f 0200 	mov.w	r2, #0
 8003524:	611a      	str	r2, [r3, #16]

	profile->disp=0;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f04f 0200 	mov.w	r2, #0
 800352c:	615a      	str	r2, [r3, #20]
	profile->vel=0;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	619a      	str	r2, [r3, #24]
	profile->acc=0;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	61da      	str	r2, [r3, #28]

	profile->currDisp=0;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	621a      	str	r2, [r3, #32]
	profile->currVel=0;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f04f 0200 	mov.w	r2, #0
 800354c:	625a      	str	r2, [r3, #36]	; 0x24
	profile->currAcc=0;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f04f 0200 	mov.w	r2, #0
 8003554:	629a      	str	r2, [r3, #40]	; 0x28

	profile->accDisp=0;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f04f 0200 	mov.w	r2, #0
 800355c:	62da      	str	r2, [r3, #44]	; 0x2c
	profile->constDisp=0;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f04f 0200 	mov.w	r2, #0
 8003564:	631a      	str	r2, [r3, #48]	; 0x30
	profile->decDisp=0;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f04f 0200 	mov.w	r2, #0
 800356c:	635a      	str	r2, [r3, #52]	; 0x34

}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	0000      	movs	r0, r0
 800357c:	0000      	movs	r0, r0
	...

08003580 <trapezoidal>:

/* Calculates the timing and displacement for each 3 stages of the motion profile */
float trapezoidal(Profile *profile, float totalDisp, float aMax, float vMax){
 8003580:	b5b0      	push	{r4, r5, r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	ed87 0a02 	vstr	s0, [r7, #8]
 800358c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003590:	ed87 1a00 	vstr	s2, [r7]

	profile->aMax = aMax;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	605a      	str	r2, [r3, #4]
	profile->vMax = vMax;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	601a      	str	r2, [r3, #0]

	bool negInput = (totalDisp<0)?true:false;
 80035a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80035a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ac:	bf4c      	ite	mi
 80035ae:	2301      	movmi	r3, #1
 80035b0:	2300      	movpl	r3, #0
 80035b2:	75fb      	strb	r3, [r7, #23]
	totalDisp = fabs(totalDisp);
 80035b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80035b8:	eef0 7ae7 	vabs.f32	s15, s15
 80035bc:	edc7 7a02 	vstr	s15, [r7, #8]
	float halfDisp = totalDisp/2.0f;
 80035c0:	ed97 7a02 	vldr	s14, [r7, #8]
 80035c4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80035c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035cc:	edc7 7a04 	vstr	s15, [r7, #16]

	profile->acc = profile->aMax;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	61da      	str	r2, [r3, #28]

	/* Compute acceleration period */
	profile->accTime = profile->vMax/profile->aMax;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	edd3 6a00 	vldr	s13, [r3]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80035e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	edc3 7a02 	vstr	s15, [r3, #8]
	profile->accDisp = calculateDisp(profile->aMax,0,profile->accTime);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80035fa:	eeb0 1a47 	vmov.f32	s2, s14
 80035fe:	eddf 0a6e 	vldr	s1, [pc, #440]	; 80037b8 <trapezoidal+0x238>
 8003602:	eeb0 0a67 	vmov.f32	s0, s15
 8003606:	f000 f967 	bl	80038d8 <calculateDisp>
 800360a:	eef0 7a40 	vmov.f32	s15, s0
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	if(profile->accDisp>halfDisp){
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800361a:	ed97 7a04 	vldr	s14, [r7, #16]
 800361e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003626:	d515      	bpl.n	8003654 <trapezoidal+0xd4>
		profile->accDisp = halfDisp;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	62da      	str	r2, [r3, #44]	; 0x2c
		profile->accTime = invCalculateDisp(profile->aMax, 0.0, profile->accDisp);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	edd3 7a01 	vldr	s15, [r3, #4]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800363a:	eeb0 1a47 	vmov.f32	s2, s14
 800363e:	eddf 0a5e 	vldr	s1, [pc, #376]	; 80037b8 <trapezoidal+0x238>
 8003642:	eeb0 0a67 	vmov.f32	s0, s15
 8003646:	f000 f993 	bl	8003970 <invCalculateDisp>
 800364a:	eef0 7a40 	vmov.f32	s15, s0
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	edc3 7a02 	vstr	s15, [r3, #8]

	/* Final Acceleration */


	/* Final velocity */
	profile->vel = profile->accTime * profile->acc;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	ed93 7a02 	vldr	s14, [r3, #8]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	edc3 7a06 	vstr	s15, [r3, #24]

	/* Compute constant-velocity period */
	profile->constDisp = fmax(totalDisp - (2.0 * profile->accDisp), 0.0);
 800366a:	68b8      	ldr	r0, [r7, #8]
 800366c:	f7fc ff6c 	bl	8000548 <__aeabi_f2d>
 8003670:	4604      	mov	r4, r0
 8003672:	460d      	mov	r5, r1
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003678:	4618      	mov	r0, r3
 800367a:	f7fc ff65 	bl	8000548 <__aeabi_f2d>
 800367e:	4602      	mov	r2, r0
 8003680:	460b      	mov	r3, r1
 8003682:	f7fc fe03 	bl	800028c <__adddf3>
 8003686:	4602      	mov	r2, r0
 8003688:	460b      	mov	r3, r1
 800368a:	4620      	mov	r0, r4
 800368c:	4629      	mov	r1, r5
 800368e:	f7fc fdfb 	bl	8000288 <__aeabi_dsub>
 8003692:	4602      	mov	r2, r0
 8003694:	460b      	mov	r3, r1
 8003696:	ec43 2b17 	vmov	d7, r2, r3
 800369a:	ed9f 1b45 	vldr	d1, [pc, #276]	; 80037b0 <trapezoidal+0x230>
 800369e:	eeb0 0a47 	vmov.f32	s0, s14
 80036a2:	eef0 0a67 	vmov.f32	s1, s15
 80036a6:	f008 fcb3 	bl	800c010 <fmax>
 80036aa:	ec53 2b10 	vmov	r2, r3, d0
 80036ae:	4610      	mov	r0, r2
 80036b0:	4619      	mov	r1, r3
 80036b2:	f7fd fa71 	bl	8000b98 <__aeabi_d2f>
 80036b6:	4602      	mov	r2, r0
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	631a      	str	r2, [r3, #48]	; 0x30
	profile->constTime = profile->accTime + (profile->constDisp>0?(profile->constDisp/profile->vel):0.0); //no constant velocity if profile is only acceleration then decceleration
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7fc ff41 	bl	8000548 <__aeabi_f2d>
 80036c6:	4604      	mov	r4, r0
 80036c8:	460d      	mov	r5, r1
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80036d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d8:	dd0c      	ble.n	80036f4 <trapezoidal+0x174>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80036e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80036ea:	ee16 0a90 	vmov	r0, s13
 80036ee:	f7fc ff2b 	bl	8000548 <__aeabi_f2d>
 80036f2:	e003      	b.n	80036fc <trapezoidal+0x17c>
 80036f4:	f04f 0000 	mov.w	r0, #0
 80036f8:	f04f 0100 	mov.w	r1, #0
 80036fc:	4622      	mov	r2, r4
 80036fe:	462b      	mov	r3, r5
 8003700:	f7fc fdc4 	bl	800028c <__adddf3>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4610      	mov	r0, r2
 800370a:	4619      	mov	r1, r3
 800370c:	f7fd fa44 	bl	8000b98 <__aeabi_d2f>
 8003710:	4602      	mov	r2, r0
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	60da      	str	r2, [r3, #12]
	profile->constDisp = profile->constDisp + profile->accDisp;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003722:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

	/*Compute decceleration period */
	profile->decDisp = totalDisp;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	635a      	str	r2, [r3, #52]	; 0x34
	profile->decTime = profile->accTime + profile->constTime;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	ed93 7a02 	vldr	s14, [r3, #8]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	edd3 7a03 	vldr	s15, [r3, #12]
 800373e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	edc3 7a04 	vstr	s15, [r3, #16]

	if(negInput){
 8003748:	7dfb      	ldrb	r3, [r7, #23]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d027      	beq.n	800379e <trapezoidal+0x21e>
		profile->vel	   = -(profile->vel);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	edd3 7a06 	vldr	s15, [r3, #24]
 8003754:	eef1 7a67 	vneg.f32	s15, s15
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	edc3 7a06 	vstr	s15, [r3, #24]
		profile->acc 	   = -(profile->aMax);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	edd3 7a01 	vldr	s15, [r3, #4]
 8003764:	eef1 7a67 	vneg.f32	s15, s15
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	edc3 7a07 	vstr	s15, [r3, #28]
		profile->accDisp   = -(profile->accDisp);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003774:	eef1 7a67 	vneg.f32	s15, s15
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		profile->constDisp = -(profile->constDisp);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003784:	eef1 7a67 	vneg.f32	s15, s15
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		profile->decDisp   = -(profile->decDisp);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003794:	eef1 7a67 	vneg.f32	s15, s15
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	}

	return profile->decTime;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	ee07 3a90 	vmov	s15, r3
}
 80037a6:	eeb0 0a67 	vmov.f32	s0, s15
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bdb0      	pop	{r4, r5, r7, pc}
	...

080037bc <currProfile>:

/* Set the displacement and time according to the current stage */
void currProfile(Profile *profile, float currTime){
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	ed87 0a00 	vstr	s0, [r7]

	float currVel;
	float stageTime;
	float off;

	if(currTime>=profile->decTime){
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80037ce:	ed97 7a00 	vldr	s14, [r7]
 80037d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037da:	db0b      	blt.n	80037f4 <currProfile+0x38>
		profile->decDisp = profile->decDisp;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	635a      	str	r2, [r3, #52]	; 0x34
		profile->currVel = 0;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f04f 0200 	mov.w	r2, #0
 80037ea:	625a      	str	r2, [r3, #36]	; 0x24
		profile->currAcc = 0;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	629a      	str	r2, [r3, #40]	; 0x28
	}

	if(currTime>=profile->constTime){
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80037fa:	ed97 7a00 	vldr	s14, [r7]
 80037fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003806:	db17      	blt.n	8003838 <currProfile+0x7c>
		currVel = profile->vel;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	617b      	str	r3, [r7, #20]
		profile->currAcc = -(profile->acc);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	edd3 7a07 	vldr	s15, [r3, #28]
 8003814:	eef1 7a67 	vneg.f32	s15, s15
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		stageTime = currTime - profile->constTime;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	edd3 7a03 	vldr	s15, [r3, #12]
 8003824:	ed97 7a00 	vldr	s14, [r7]
 8003828:	ee77 7a67 	vsub.f32	s15, s14, s15
 800382c:	edc7 7a04 	vstr	s15, [r7, #16]
		off = profile->constDisp;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	e029      	b.n	800388c <currProfile+0xd0>
	}
	else if(currTime>=profile->accTime){
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	edd3 7a02 	vldr	s15, [r3, #8]
 800383e:	ed97 7a00 	vldr	s14, [r7]
 8003842:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384a:	db13      	blt.n	8003874 <currProfile+0xb8>
		currVel = profile->vel;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	617b      	str	r3, [r7, #20]
		profile->currAcc = 0;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	629a      	str	r2, [r3, #40]	; 0x28
		stageTime = currTime - profile->accTime;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003860:	ed97 7a00 	vldr	s14, [r7]
 8003864:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003868:	edc7 7a04 	vstr	s15, [r7, #16]
		off = profile->accDisp;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003870:	60fb      	str	r3, [r7, #12]
 8003872:	e00b      	b.n	800388c <currProfile+0xd0>
	}
	else{
		currVel = 0;
 8003874:	f04f 0300 	mov.w	r3, #0
 8003878:	617b      	str	r3, [r7, #20]
		profile->currAcc = profile->acc;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69da      	ldr	r2, [r3, #28]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	629a      	str	r2, [r3, #40]	; 0x28
		stageTime = currTime;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	613b      	str	r3, [r7, #16]
		off = 0;
 8003886:	f04f 0300 	mov.w	r3, #0
 800388a:	60fb      	str	r3, [r7, #12]
	}

	/* Output displacement and time */
	profile->currDisp = calculateDisp(profile->currAcc, currVel, stageTime) + off;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003892:	ed97 1a04 	vldr	s2, [r7, #16]
 8003896:	edd7 0a05 	vldr	s1, [r7, #20]
 800389a:	eeb0 0a67 	vmov.f32	s0, s15
 800389e:	f000 f81b 	bl	80038d8 <calculateDisp>
 80038a2:	eeb0 7a40 	vmov.f32	s14, s0
 80038a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80038aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	edc3 7a08 	vstr	s15, [r3, #32]
	profile->currVel = profile->currAcc * stageTime + currVel;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80038ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80038be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80038c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 80038d0:	bf00      	nop
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <calculateDisp>:


/*Calculates the displacement of object given constant acceleration and initial velocity for a given time */
float calculateDisp(float acc, float vel, float time){
 80038d8:	b5b0      	push	{r4, r5, r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	ed87 0a03 	vstr	s0, [r7, #12]
 80038e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80038e6:	ed87 1a01 	vstr	s2, [r7, #4]
	return (0.5 * acc * powf(time,2) + (vel * time));
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f7fc fe2c 	bl	8000548 <__aeabi_f2d>
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	4b1c      	ldr	r3, [pc, #112]	; (8003968 <calculateDisp+0x90>)
 80038f6:	f7fc fe7f 	bl	80005f8 <__aeabi_dmul>
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4614      	mov	r4, r2
 8003900:	461d      	mov	r5, r3
 8003902:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003906:	ed97 0a01 	vldr	s0, [r7, #4]
 800390a:	f008 fcb5 	bl	800c278 <powf>
 800390e:	ee10 3a10 	vmov	r3, s0
 8003912:	4618      	mov	r0, r3
 8003914:	f7fc fe18 	bl	8000548 <__aeabi_f2d>
 8003918:	4602      	mov	r2, r0
 800391a:	460b      	mov	r3, r1
 800391c:	4620      	mov	r0, r4
 800391e:	4629      	mov	r1, r5
 8003920:	f7fc fe6a 	bl	80005f8 <__aeabi_dmul>
 8003924:	4602      	mov	r2, r0
 8003926:	460b      	mov	r3, r1
 8003928:	4614      	mov	r4, r2
 800392a:	461d      	mov	r5, r3
 800392c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003930:	edd7 7a01 	vldr	s15, [r7, #4]
 8003934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003938:	ee17 0a90 	vmov	r0, s15
 800393c:	f7fc fe04 	bl	8000548 <__aeabi_f2d>
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4620      	mov	r0, r4
 8003946:	4629      	mov	r1, r5
 8003948:	f7fc fca0 	bl	800028c <__adddf3>
 800394c:	4602      	mov	r2, r0
 800394e:	460b      	mov	r3, r1
 8003950:	4610      	mov	r0, r2
 8003952:	4619      	mov	r1, r3
 8003954:	f7fd f920 	bl	8000b98 <__aeabi_d2f>
 8003958:	4603      	mov	r3, r0
 800395a:	ee07 3a90 	vmov	s15, r3
}
 800395e:	eeb0 0a67 	vmov.f32	s0, s15
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bdb0      	pop	{r4, r5, r7, pc}
 8003968:	3fe00000 	.word	0x3fe00000
 800396c:	00000000 	.word	0x00000000

08003970 <invCalculateDisp>:

/*Calculates the time needed given constant acceleration, initial velocity and displacement*/
float invCalculateDisp(float acc, float vel, float disp){
 8003970:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003974:	b08a      	sub	sp, #40	; 0x28
 8003976:	af00      	add	r7, sp, #0
 8003978:	ed87 0a03 	vstr	s0, [r7, #12]
 800397c:	edc7 0a02 	vstr	s1, [r7, #8]
 8003980:	ed87 1a01 	vstr	s2, [r7, #4]
	float a = 0.5 * acc;
 8003984:	edd7 7a03 	vldr	s15, [r7, #12]
 8003988:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800398c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003990:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float b = vel;
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	623b      	str	r3, [r7, #32]
	float c = -disp;
 8003998:	edd7 7a01 	vldr	s15, [r7, #4]
 800399c:	eef1 7a67 	vneg.f32	s15, s15
 80039a0:	edc7 7a07 	vstr	s15, [r7, #28]

	float s1 = (- b + sqrt(pow(b,2) - 4 * a * c))/(2 * a);
 80039a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80039a8:	eef1 7a67 	vneg.f32	s15, s15
 80039ac:	ee17 3a90 	vmov	r3, s15
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fc fdc9 	bl	8000548 <__aeabi_f2d>
 80039b6:	4604      	mov	r4, r0
 80039b8:	460d      	mov	r5, r1
 80039ba:	6a38      	ldr	r0, [r7, #32]
 80039bc:	f7fc fdc4 	bl	8000548 <__aeabi_f2d>
 80039c0:	4602      	mov	r2, r0
 80039c2:	460b      	mov	r3, r1
 80039c4:	ed9f 1b5e 	vldr	d1, [pc, #376]	; 8003b40 <invCalculateDisp+0x1d0>
 80039c8:	ec43 2b10 	vmov	d0, r2, r3
 80039cc:	f008 fb72 	bl	800c0b4 <pow>
 80039d0:	ec59 8b10 	vmov	r8, r9, d0
 80039d4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80039d8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80039dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80039e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80039e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039e8:	ee17 0a90 	vmov	r0, s15
 80039ec:	f7fc fdac 	bl	8000548 <__aeabi_f2d>
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4640      	mov	r0, r8
 80039f6:	4649      	mov	r1, r9
 80039f8:	f7fc fc46 	bl	8000288 <__aeabi_dsub>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	ec43 2b17 	vmov	d7, r2, r3
 8003a04:	eeb0 0a47 	vmov.f32	s0, s14
 8003a08:	eef0 0a67 	vmov.f32	s1, s15
 8003a0c:	f008 fc00 	bl	800c210 <sqrt>
 8003a10:	ec53 2b10 	vmov	r2, r3, d0
 8003a14:	4620      	mov	r0, r4
 8003a16:	4629      	mov	r1, r5
 8003a18:	f7fc fc38 	bl	800028c <__adddf3>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4614      	mov	r4, r2
 8003a22:	461d      	mov	r5, r3
 8003a24:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a28:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003a2c:	ee17 0a90 	vmov	r0, s15
 8003a30:	f7fc fd8a 	bl	8000548 <__aeabi_f2d>
 8003a34:	4602      	mov	r2, r0
 8003a36:	460b      	mov	r3, r1
 8003a38:	4620      	mov	r0, r4
 8003a3a:	4629      	mov	r1, r5
 8003a3c:	f7fc ff06 	bl	800084c <__aeabi_ddiv>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
 8003a44:	4610      	mov	r0, r2
 8003a46:	4619      	mov	r1, r3
 8003a48:	f7fd f8a6 	bl	8000b98 <__aeabi_d2f>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	61bb      	str	r3, [r7, #24]
	float s2 = (- b - sqrt(pow(b,2) - 4 * a * c))/(2 * a);
 8003a50:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a54:	eef1 7a67 	vneg.f32	s15, s15
 8003a58:	ee17 3a90 	vmov	r3, s15
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7fc fd73 	bl	8000548 <__aeabi_f2d>
 8003a62:	4604      	mov	r4, r0
 8003a64:	460d      	mov	r5, r1
 8003a66:	6a38      	ldr	r0, [r7, #32]
 8003a68:	f7fc fd6e 	bl	8000548 <__aeabi_f2d>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	ed9f 1b33 	vldr	d1, [pc, #204]	; 8003b40 <invCalculateDisp+0x1d0>
 8003a74:	ec43 2b10 	vmov	d0, r2, r3
 8003a78:	f008 fb1c 	bl	800c0b4 <pow>
 8003a7c:	ec59 8b10 	vmov	r8, r9, d0
 8003a80:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a84:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003a88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a94:	ee17 0a90 	vmov	r0, s15
 8003a98:	f7fc fd56 	bl	8000548 <__aeabi_f2d>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	4640      	mov	r0, r8
 8003aa2:	4649      	mov	r1, r9
 8003aa4:	f7fc fbf0 	bl	8000288 <__aeabi_dsub>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	ec43 2b17 	vmov	d7, r2, r3
 8003ab0:	eeb0 0a47 	vmov.f32	s0, s14
 8003ab4:	eef0 0a67 	vmov.f32	s1, s15
 8003ab8:	f008 fbaa 	bl	800c210 <sqrt>
 8003abc:	ec53 2b10 	vmov	r2, r3, d0
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	4629      	mov	r1, r5
 8003ac4:	f7fc fbe0 	bl	8000288 <__aeabi_dsub>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4614      	mov	r4, r2
 8003ace:	461d      	mov	r5, r3
 8003ad0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003ad4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003ad8:	ee17 0a90 	vmov	r0, s15
 8003adc:	f7fc fd34 	bl	8000548 <__aeabi_f2d>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	4629      	mov	r1, r5
 8003ae8:	f7fc feb0 	bl	800084c <__aeabi_ddiv>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	4610      	mov	r0, r2
 8003af2:	4619      	mov	r1, r3
 8003af4:	f7fd f850 	bl	8000b98 <__aeabi_d2f>
 8003af8:	4603      	mov	r3, r0
 8003afa:	617b      	str	r3, [r7, #20]

	return fmax(s1,s2);
 8003afc:	69b8      	ldr	r0, [r7, #24]
 8003afe:	f7fc fd23 	bl	8000548 <__aeabi_f2d>
 8003b02:	4604      	mov	r4, r0
 8003b04:	460d      	mov	r5, r1
 8003b06:	6978      	ldr	r0, [r7, #20]
 8003b08:	f7fc fd1e 	bl	8000548 <__aeabi_f2d>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	ec43 2b11 	vmov	d1, r2, r3
 8003b14:	ec45 4b10 	vmov	d0, r4, r5
 8003b18:	f008 fa7a 	bl	800c010 <fmax>
 8003b1c:	ec53 2b10 	vmov	r2, r3, d0
 8003b20:	4610      	mov	r0, r2
 8003b22:	4619      	mov	r1, r3
 8003b24:	f7fd f838 	bl	8000b98 <__aeabi_d2f>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	ee07 3a90 	vmov	s15, r3
}
 8003b2e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b32:	3728      	adds	r7, #40	; 0x28
 8003b34:	46bd      	mov	sp, r7
 8003b36:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003b3a:	bf00      	nop
 8003b3c:	f3af 8000 	nop.w
 8003b40:	00000000 	.word	0x00000000
 8003b44:	40000000 	.word	0x40000000

08003b48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b4e:	2300      	movs	r3, #0
 8003b50:	607b      	str	r3, [r7, #4]
 8003b52:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <HAL_MspInit+0x54>)
 8003b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b56:	4a11      	ldr	r2, [pc, #68]	; (8003b9c <HAL_MspInit+0x54>)
 8003b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b5e:	4b0f      	ldr	r3, [pc, #60]	; (8003b9c <HAL_MspInit+0x54>)
 8003b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b66:	607b      	str	r3, [r7, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	603b      	str	r3, [r7, #0]
 8003b6e:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <HAL_MspInit+0x54>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	4a0a      	ldr	r2, [pc, #40]	; (8003b9c <HAL_MspInit+0x54>)
 8003b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b78:	6413      	str	r3, [r2, #64]	; 0x40
 8003b7a:	4b08      	ldr	r3, [pc, #32]	; (8003b9c <HAL_MspInit+0x54>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b82:	603b      	str	r3, [r7, #0]
 8003b84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003b86:	2200      	movs	r2, #0
 8003b88:	210f      	movs	r1, #15
 8003b8a:	f06f 0001 	mvn.w	r0, #1
 8003b8e:	f000 fff6 	bl	8004b7e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b92:	bf00      	nop
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40023800 	.word	0x40023800

08003ba0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08c      	sub	sp, #48	; 0x30
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ba8:	f107 031c 	add.w	r3, r7, #28
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	605a      	str	r2, [r3, #4]
 8003bb2:	609a      	str	r2, [r3, #8]
 8003bb4:	60da      	str	r2, [r3, #12]
 8003bb6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a2e      	ldr	r2, [pc, #184]	; (8003c78 <HAL_ADC_MspInit+0xd8>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d128      	bne.n	8003c14 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	61bb      	str	r3, [r7, #24]
 8003bc6:	4b2d      	ldr	r3, [pc, #180]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bca:	4a2c      	ldr	r2, [pc, #176]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8003bd2:	4b2a      	ldr	r3, [pc, #168]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bda:	61bb      	str	r3, [r7, #24]
 8003bdc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bde:	2300      	movs	r3, #0
 8003be0:	617b      	str	r3, [r7, #20]
 8003be2:	4b26      	ldr	r3, [pc, #152]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be6:	4a25      	ldr	r2, [pc, #148]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003be8:	f043 0304 	orr.w	r3, r3, #4
 8003bec:	6313      	str	r3, [r2, #48]	; 0x30
 8003bee:	4b23      	ldr	r3, [pc, #140]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	617b      	str	r3, [r7, #20]
 8003bf8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8003bfa:	2312      	movs	r3, #18
 8003bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c06:	f107 031c 	add.w	r3, r7, #28
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	481c      	ldr	r0, [pc, #112]	; (8003c80 <HAL_ADC_MspInit+0xe0>)
 8003c0e:	f001 f87f 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003c12:	e02c      	b.n	8003c6e <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a1a      	ldr	r2, [pc, #104]	; (8003c84 <HAL_ADC_MspInit+0xe4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d127      	bne.n	8003c6e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003c1e:	2300      	movs	r3, #0
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	4b16      	ldr	r3, [pc, #88]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	4a15      	ldr	r2, [pc, #84]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003c28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c2e:	4b13      	ldr	r3, [pc, #76]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c36:	613b      	str	r3, [r7, #16]
 8003c38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60fb      	str	r3, [r7, #12]
 8003c3e:	4b0f      	ldr	r3, [pc, #60]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	4a0e      	ldr	r2, [pc, #56]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003c44:	f043 0304 	orr.w	r3, r3, #4
 8003c48:	6313      	str	r3, [r2, #48]	; 0x30
 8003c4a:	4b0c      	ldr	r3, [pc, #48]	; (8003c7c <HAL_ADC_MspInit+0xdc>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	f003 0304 	and.w	r3, r3, #4
 8003c52:	60fb      	str	r3, [r7, #12]
 8003c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003c56:	2304      	movs	r3, #4
 8003c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c62:	f107 031c 	add.w	r3, r7, #28
 8003c66:	4619      	mov	r1, r3
 8003c68:	4805      	ldr	r0, [pc, #20]	; (8003c80 <HAL_ADC_MspInit+0xe0>)
 8003c6a:	f001 f851 	bl	8004d10 <HAL_GPIO_Init>
}
 8003c6e:	bf00      	nop
 8003c70:	3730      	adds	r7, #48	; 0x30
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40012000 	.word	0x40012000
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	40020800 	.word	0x40020800
 8003c84:	40012100 	.word	0x40012100

08003c88 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c90:	f107 0308 	add.w	r3, r7, #8
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	605a      	str	r2, [r3, #4]
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a0c      	ldr	r2, [pc, #48]	; (8003cd4 <HAL_RTC_MspInit+0x4c>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d111      	bne.n	8003ccc <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cb0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cb2:	f107 0308 	add.w	r3, r7, #8
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f001 fe50 	bl	800595c <HAL_RCCEx_PeriphCLKConfig>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003cc2:	f7ff fc1b 	bl	80034fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003cc6:	4b04      	ldr	r3, [pc, #16]	; (8003cd8 <HAL_RTC_MspInit+0x50>)
 8003cc8:	2201      	movs	r2, #1
 8003cca:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003ccc:	bf00      	nop
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40002800 	.word	0x40002800
 8003cd8:	42470e3c 	.word	0x42470e3c

08003cdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a15      	ldr	r2, [pc, #84]	; (8003d40 <HAL_TIM_Base_MspInit+0x64>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d10e      	bne.n	8003d0c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60fb      	str	r3, [r7, #12]
 8003cf2:	4b14      	ldr	r3, [pc, #80]	; (8003d44 <HAL_TIM_Base_MspInit+0x68>)
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf6:	4a13      	ldr	r2, [pc, #76]	; (8003d44 <HAL_TIM_Base_MspInit+0x68>)
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	6453      	str	r3, [r2, #68]	; 0x44
 8003cfe:	4b11      	ldr	r3, [pc, #68]	; (8003d44 <HAL_TIM_Base_MspInit+0x68>)
 8003d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003d0a:	e012      	b.n	8003d32 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM5)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a0d      	ldr	r2, [pc, #52]	; (8003d48 <HAL_TIM_Base_MspInit+0x6c>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d10d      	bne.n	8003d32 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <HAL_TIM_Base_MspInit+0x68>)
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	4a09      	ldr	r2, [pc, #36]	; (8003d44 <HAL_TIM_Base_MspInit+0x68>)
 8003d20:	f043 0308 	orr.w	r3, r3, #8
 8003d24:	6413      	str	r3, [r2, #64]	; 0x40
 8003d26:	4b07      	ldr	r3, [pc, #28]	; (8003d44 <HAL_TIM_Base_MspInit+0x68>)
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	68bb      	ldr	r3, [r7, #8]
}
 8003d32:	bf00      	nop
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	40010000 	.word	0x40010000
 8003d44:	40023800 	.word	0x40023800
 8003d48:	40000c00 	.word	0x40000c00

08003d4c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b08c      	sub	sp, #48	; 0x30
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d54:	f107 031c 	add.w	r3, r7, #28
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	605a      	str	r2, [r3, #4]
 8003d5e:	609a      	str	r2, [r3, #8]
 8003d60:	60da      	str	r2, [r3, #12]
 8003d62:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d6c:	d14b      	bne.n	8003e06 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d6e:	2300      	movs	r3, #0
 8003d70:	61bb      	str	r3, [r7, #24]
 8003d72:	4b3f      	ldr	r3, [pc, #252]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	4a3e      	ldr	r2, [pc, #248]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d7e:	4b3c      	ldr	r3, [pc, #240]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	61bb      	str	r3, [r7, #24]
 8003d88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
 8003d8e:	4b38      	ldr	r3, [pc, #224]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d92:	4a37      	ldr	r2, [pc, #220]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d94:	f043 0301 	orr.w	r3, r3, #1
 8003d98:	6313      	str	r3, [r2, #48]	; 0x30
 8003d9a:	4b35      	ldr	r3, [pc, #212]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	617b      	str	r3, [r7, #20]
 8003da4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003da6:	2300      	movs	r3, #0
 8003da8:	613b      	str	r3, [r7, #16]
 8003daa:	4b31      	ldr	r3, [pc, #196]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dae:	4a30      	ldr	r2, [pc, #192]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003db0:	f043 0302 	orr.w	r3, r3, #2
 8003db4:	6313      	str	r3, [r2, #48]	; 0x30
 8003db6:	4b2e      	ldr	r3, [pc, #184]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	613b      	str	r3, [r7, #16]
 8003dc0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dd8:	f107 031c 	add.w	r3, r7, #28
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4825      	ldr	r0, [pc, #148]	; (8003e74 <HAL_TIM_Encoder_MspInit+0x128>)
 8003de0:	f000 ff96 	bl	8004d10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003de4:	2308      	movs	r3, #8
 8003de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003de8:	2302      	movs	r3, #2
 8003dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dec:	2300      	movs	r3, #0
 8003dee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df0:	2300      	movs	r3, #0
 8003df2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003df4:	2301      	movs	r3, #1
 8003df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003df8:	f107 031c 	add.w	r3, r7, #28
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	481e      	ldr	r0, [pc, #120]	; (8003e78 <HAL_TIM_Encoder_MspInit+0x12c>)
 8003e00:	f000 ff86 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003e04:	e030      	b.n	8003e68 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a1c      	ldr	r2, [pc, #112]	; (8003e7c <HAL_TIM_Encoder_MspInit+0x130>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d12b      	bne.n	8003e68 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003e10:	2300      	movs	r3, #0
 8003e12:	60fb      	str	r3, [r7, #12]
 8003e14:	4b16      	ldr	r3, [pc, #88]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e18:	4a15      	ldr	r2, [pc, #84]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e1a:	f043 0302 	orr.w	r3, r3, #2
 8003e1e:	6413      	str	r3, [r2, #64]	; 0x40
 8003e20:	4b13      	ldr	r3, [pc, #76]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	60bb      	str	r3, [r7, #8]
 8003e30:	4b0f      	ldr	r3, [pc, #60]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e34:	4a0e      	ldr	r2, [pc, #56]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e36:	f043 0301 	orr.w	r3, r3, #1
 8003e3a:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	; (8003e70 <HAL_TIM_Encoder_MspInit+0x124>)
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e48:	23c0      	movs	r3, #192	; 0xc0
 8003e4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e54:	2300      	movs	r3, #0
 8003e56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e58:	2302      	movs	r3, #2
 8003e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e5c:	f107 031c 	add.w	r3, r7, #28
 8003e60:	4619      	mov	r1, r3
 8003e62:	4804      	ldr	r0, [pc, #16]	; (8003e74 <HAL_TIM_Encoder_MspInit+0x128>)
 8003e64:	f000 ff54 	bl	8004d10 <HAL_GPIO_Init>
}
 8003e68:	bf00      	nop
 8003e6a:	3730      	adds	r7, #48	; 0x30
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40023800 	.word	0x40023800
 8003e74:	40020000 	.word	0x40020000
 8003e78:	40020400 	.word	0x40020400
 8003e7c:	40000400 	.word	0x40000400

08003e80 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b08a      	sub	sp, #40	; 0x28
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e88:	f107 0314 	add.w	r3, r7, #20
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]
 8003e90:	605a      	str	r2, [r3, #4]
 8003e92:	609a      	str	r2, [r3, #8]
 8003e94:	60da      	str	r2, [r3, #12]
 8003e96:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a1d      	ldr	r2, [pc, #116]	; (8003f14 <HAL_TIM_IC_MspInit+0x94>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d134      	bne.n	8003f0c <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	613b      	str	r3, [r7, #16]
 8003ea6:	4b1c      	ldr	r3, [pc, #112]	; (8003f18 <HAL_TIM_IC_MspInit+0x98>)
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	4a1b      	ldr	r2, [pc, #108]	; (8003f18 <HAL_TIM_IC_MspInit+0x98>)
 8003eac:	f043 0304 	orr.w	r3, r3, #4
 8003eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8003eb2:	4b19      	ldr	r3, [pc, #100]	; (8003f18 <HAL_TIM_IC_MspInit+0x98>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb6:	f003 0304 	and.w	r3, r3, #4
 8003eba:	613b      	str	r3, [r7, #16]
 8003ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	4b15      	ldr	r3, [pc, #84]	; (8003f18 <HAL_TIM_IC_MspInit+0x98>)
 8003ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec6:	4a14      	ldr	r2, [pc, #80]	; (8003f18 <HAL_TIM_IC_MspInit+0x98>)
 8003ec8:	f043 0308 	orr.w	r3, r3, #8
 8003ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ece:	4b12      	ldr	r3, [pc, #72]	; (8003f18 <HAL_TIM_IC_MspInit+0x98>)
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	60fb      	str	r3, [r7, #12]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ede:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003eec:	2302      	movs	r3, #2
 8003eee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ef0:	f107 0314 	add.w	r3, r7, #20
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4809      	ldr	r0, [pc, #36]	; (8003f1c <HAL_TIM_IC_MspInit+0x9c>)
 8003ef8:	f000 ff0a 	bl	8004d10 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003efc:	2200      	movs	r2, #0
 8003efe:	2105      	movs	r1, #5
 8003f00:	201e      	movs	r0, #30
 8003f02:	f000 fe3c 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003f06:	201e      	movs	r0, #30
 8003f08:	f000 fe55 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003f0c:	bf00      	nop
 8003f0e:	3728      	adds	r7, #40	; 0x28
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40000800 	.word	0x40000800
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	40020c00 	.word	0x40020c00

08003f20 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b08a      	sub	sp, #40	; 0x28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f28:	f107 0314 	add.w	r3, r7, #20
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	605a      	str	r2, [r3, #4]
 8003f32:	609a      	str	r2, [r3, #8]
 8003f34:	60da      	str	r2, [r3, #12]
 8003f36:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM8)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a19      	ldr	r2, [pc, #100]	; (8003fa4 <HAL_TIM_PWM_MspInit+0x84>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d12b      	bne.n	8003f9a <HAL_TIM_PWM_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003f42:	2300      	movs	r3, #0
 8003f44:	613b      	str	r3, [r7, #16]
 8003f46:	4b18      	ldr	r3, [pc, #96]	; (8003fa8 <HAL_TIM_PWM_MspInit+0x88>)
 8003f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4a:	4a17      	ldr	r2, [pc, #92]	; (8003fa8 <HAL_TIM_PWM_MspInit+0x88>)
 8003f4c:	f043 0302 	orr.w	r3, r3, #2
 8003f50:	6453      	str	r3, [r2, #68]	; 0x44
 8003f52:	4b15      	ldr	r3, [pc, #84]	; (8003fa8 <HAL_TIM_PWM_MspInit+0x88>)
 8003f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	613b      	str	r3, [r7, #16]
 8003f5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	4b11      	ldr	r3, [pc, #68]	; (8003fa8 <HAL_TIM_PWM_MspInit+0x88>)
 8003f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f66:	4a10      	ldr	r2, [pc, #64]	; (8003fa8 <HAL_TIM_PWM_MspInit+0x88>)
 8003f68:	f043 0304 	orr.w	r3, r3, #4
 8003f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f6e:	4b0e      	ldr	r3, [pc, #56]	; (8003fa8 <HAL_TIM_PWM_MspInit+0x88>)
 8003f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f72:	f003 0304 	and.w	r3, r3, #4
 8003f76:	60fb      	str	r3, [r7, #12]
 8003f78:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8003f7a:	23c0      	movs	r3, #192	; 0xc0
 8003f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f7e:	2302      	movs	r3, #2
 8003f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f82:	2300      	movs	r3, #0
 8003f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f86:	2300      	movs	r3, #0
 8003f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f8e:	f107 0314 	add.w	r3, r7, #20
 8003f92:	4619      	mov	r1, r3
 8003f94:	4805      	ldr	r0, [pc, #20]	; (8003fac <HAL_TIM_PWM_MspInit+0x8c>)
 8003f96:	f000 febb 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003f9a:	bf00      	nop
 8003f9c:	3728      	adds	r7, #40	; 0x28
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40010400 	.word	0x40010400
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	40020800 	.word	0x40020800

08003fb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fb8:	f107 030c 	add.w	r3, r7, #12
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	605a      	str	r2, [r3, #4]
 8003fc2:	609a      	str	r2, [r3, #8]
 8003fc4:	60da      	str	r2, [r3, #12]
 8003fc6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a12      	ldr	r2, [pc, #72]	; (8004018 <HAL_TIM_MspPostInit+0x68>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d11e      	bne.n	8004010 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60bb      	str	r3, [r7, #8]
 8003fd6:	4b11      	ldr	r3, [pc, #68]	; (800401c <HAL_TIM_MspPostInit+0x6c>)
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	4a10      	ldr	r2, [pc, #64]	; (800401c <HAL_TIM_MspPostInit+0x6c>)
 8003fdc:	f043 0310 	orr.w	r3, r3, #16
 8003fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fe2:	4b0e      	ldr	r3, [pc, #56]	; (800401c <HAL_TIM_MspPostInit+0x6c>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe6:	f003 0310 	and.w	r3, r3, #16
 8003fea:	60bb      	str	r3, [r7, #8]
 8003fec:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003fee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ff2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004000:	2301      	movs	r3, #1
 8004002:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004004:	f107 030c 	add.w	r3, r7, #12
 8004008:	4619      	mov	r1, r3
 800400a:	4805      	ldr	r0, [pc, #20]	; (8004020 <HAL_TIM_MspPostInit+0x70>)
 800400c:	f000 fe80 	bl	8004d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004010:	bf00      	nop
 8004012:	3720      	adds	r7, #32
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40010000 	.word	0x40010000
 800401c:	40023800 	.word	0x40023800
 8004020:	40021000 	.word	0x40021000

08004024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b08a      	sub	sp, #40	; 0x28
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800402c:	f107 0314 	add.w	r3, r7, #20
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	605a      	str	r2, [r3, #4]
 8004036:	609a      	str	r2, [r3, #8]
 8004038:	60da      	str	r2, [r3, #12]
 800403a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a1d      	ldr	r2, [pc, #116]	; (80040b8 <HAL_UART_MspInit+0x94>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d134      	bne.n	80040b0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004046:	2300      	movs	r3, #0
 8004048:	613b      	str	r3, [r7, #16]
 800404a:	4b1c      	ldr	r3, [pc, #112]	; (80040bc <HAL_UART_MspInit+0x98>)
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	4a1b      	ldr	r2, [pc, #108]	; (80040bc <HAL_UART_MspInit+0x98>)
 8004050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004054:	6413      	str	r3, [r2, #64]	; 0x40
 8004056:	4b19      	ldr	r3, [pc, #100]	; (80040bc <HAL_UART_MspInit+0x98>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800405e:	613b      	str	r3, [r7, #16]
 8004060:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	4b15      	ldr	r3, [pc, #84]	; (80040bc <HAL_UART_MspInit+0x98>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	4a14      	ldr	r2, [pc, #80]	; (80040bc <HAL_UART_MspInit+0x98>)
 800406c:	f043 0304 	orr.w	r3, r3, #4
 8004070:	6313      	str	r3, [r2, #48]	; 0x30
 8004072:	4b12      	ldr	r3, [pc, #72]	; (80040bc <HAL_UART_MspInit+0x98>)
 8004074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004076:	f003 0304 	and.w	r3, r3, #4
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800407e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004084:	2302      	movs	r3, #2
 8004086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004088:	2300      	movs	r3, #0
 800408a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800408c:	2303      	movs	r3, #3
 800408e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004090:	2307      	movs	r3, #7
 8004092:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004094:	f107 0314 	add.w	r3, r7, #20
 8004098:	4619      	mov	r1, r3
 800409a:	4809      	ldr	r0, [pc, #36]	; (80040c0 <HAL_UART_MspInit+0x9c>)
 800409c:	f000 fe38 	bl	8004d10 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80040a0:	2200      	movs	r2, #0
 80040a2:	2105      	movs	r1, #5
 80040a4:	2027      	movs	r0, #39	; 0x27
 80040a6:	f000 fd6a 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80040aa:	2027      	movs	r0, #39	; 0x27
 80040ac:	f000 fd83 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80040b0:	bf00      	nop
 80040b2:	3728      	adds	r7, #40	; 0x28
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	40004800 	.word	0x40004800
 80040bc:	40023800 	.word	0x40023800
 80040c0:	40020800 	.word	0x40020800

080040c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80040c8:	e7fe      	b.n	80040c8 <NMI_Handler+0x4>

080040ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040ca:	b480      	push	{r7}
 80040cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040ce:	e7fe      	b.n	80040ce <HardFault_Handler+0x4>

080040d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040d4:	e7fe      	b.n	80040d4 <MemManage_Handler+0x4>

080040d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040d6:	b480      	push	{r7}
 80040d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040da:	e7fe      	b.n	80040da <BusFault_Handler+0x4>

080040dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040e0:	e7fe      	b.n	80040e0 <UsageFault_Handler+0x4>

080040e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040e2:	b480      	push	{r7}
 80040e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040e6:	bf00      	nop
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040f4:	f000 f8e2 	bl	80042bc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80040f8:	f006 f894 	bl	800a224 <xTaskGetSchedulerState>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d001      	beq.n	8004106 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004102:	f006 fe79 	bl	800adf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004106:	bf00      	nop
 8004108:	bd80      	pop	{r7, pc}
	...

0800410c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004110:	4802      	ldr	r0, [pc, #8]	; (800411c <TIM4_IRQHandler+0x10>)
 8004112:	f002 faa7 	bl	8006664 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004116:	bf00      	nop
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	20004a4c 	.word	0x20004a4c

08004120 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004124:	4802      	ldr	r0, [pc, #8]	; (8004130 <USART3_IRQHandler+0x10>)
 8004126:	f003 fca7 	bl	8007a78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800412a:	bf00      	nop
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	20004a94 	.word	0x20004a94

08004134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800413c:	4a14      	ldr	r2, [pc, #80]	; (8004190 <_sbrk+0x5c>)
 800413e:	4b15      	ldr	r3, [pc, #84]	; (8004194 <_sbrk+0x60>)
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004148:	4b13      	ldr	r3, [pc, #76]	; (8004198 <_sbrk+0x64>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d102      	bne.n	8004156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004150:	4b11      	ldr	r3, [pc, #68]	; (8004198 <_sbrk+0x64>)
 8004152:	4a12      	ldr	r2, [pc, #72]	; (800419c <_sbrk+0x68>)
 8004154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004156:	4b10      	ldr	r3, [pc, #64]	; (8004198 <_sbrk+0x64>)
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4413      	add	r3, r2
 800415e:	693a      	ldr	r2, [r7, #16]
 8004160:	429a      	cmp	r2, r3
 8004162:	d207      	bcs.n	8004174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004164:	f007 faf4 	bl	800b750 <__errno>
 8004168:	4603      	mov	r3, r0
 800416a:	220c      	movs	r2, #12
 800416c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800416e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004172:	e009      	b.n	8004188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004174:	4b08      	ldr	r3, [pc, #32]	; (8004198 <_sbrk+0x64>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800417a:	4b07      	ldr	r3, [pc, #28]	; (8004198 <_sbrk+0x64>)
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4413      	add	r3, r2
 8004182:	4a05      	ldr	r2, [pc, #20]	; (8004198 <_sbrk+0x64>)
 8004184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004186:	68fb      	ldr	r3, [r7, #12]
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	20020000 	.word	0x20020000
 8004194:	00000400 	.word	0x00000400
 8004198:	200000dc 	.word	0x200000dc
 800419c:	20005160 	.word	0x20005160

080041a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80041a4:	4b06      	ldr	r3, [pc, #24]	; (80041c0 <SystemInit+0x20>)
 80041a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041aa:	4a05      	ldr	r2, [pc, #20]	; (80041c0 <SystemInit+0x20>)
 80041ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80041b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041b4:	bf00      	nop
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	e000ed00 	.word	0xe000ed00

080041c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80041c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80041fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80041c8:	480d      	ldr	r0, [pc, #52]	; (8004200 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80041ca:	490e      	ldr	r1, [pc, #56]	; (8004204 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80041cc:	4a0e      	ldr	r2, [pc, #56]	; (8004208 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80041ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80041d0:	e002      	b.n	80041d8 <LoopCopyDataInit>

080041d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041d6:	3304      	adds	r3, #4

080041d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041dc:	d3f9      	bcc.n	80041d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041de:	4a0b      	ldr	r2, [pc, #44]	; (800420c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80041e0:	4c0b      	ldr	r4, [pc, #44]	; (8004210 <LoopFillZerobss+0x26>)
  movs r3, #0
 80041e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041e4:	e001      	b.n	80041ea <LoopFillZerobss>

080041e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041e8:	3204      	adds	r2, #4

080041ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041ec:	d3fb      	bcc.n	80041e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80041ee:	f7ff ffd7 	bl	80041a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80041f2:	f007 fab3 	bl	800b75c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80041f6:	f7fe f969 	bl	80024cc <main>
  bx  lr    
 80041fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80041fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004204:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8004208:	0800e538 	.word	0x0800e538
  ldr r2, =_sbss
 800420c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004210:	20005160 	.word	0x20005160

08004214 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004214:	e7fe      	b.n	8004214 <ADC_IRQHandler>
	...

08004218 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800421c:	4b0e      	ldr	r3, [pc, #56]	; (8004258 <HAL_Init+0x40>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a0d      	ldr	r2, [pc, #52]	; (8004258 <HAL_Init+0x40>)
 8004222:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004226:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004228:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <HAL_Init+0x40>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a0a      	ldr	r2, [pc, #40]	; (8004258 <HAL_Init+0x40>)
 800422e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004232:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004234:	4b08      	ldr	r3, [pc, #32]	; (8004258 <HAL_Init+0x40>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a07      	ldr	r2, [pc, #28]	; (8004258 <HAL_Init+0x40>)
 800423a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800423e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004240:	2003      	movs	r0, #3
 8004242:	f000 fc91 	bl	8004b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004246:	200f      	movs	r0, #15
 8004248:	f000 f808 	bl	800425c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800424c:	f7ff fc7c 	bl	8003b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	40023c00 	.word	0x40023c00

0800425c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004264:	4b12      	ldr	r3, [pc, #72]	; (80042b0 <HAL_InitTick+0x54>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4b12      	ldr	r3, [pc, #72]	; (80042b4 <HAL_InitTick+0x58>)
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	4619      	mov	r1, r3
 800426e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004272:	fbb3 f3f1 	udiv	r3, r3, r1
 8004276:	fbb2 f3f3 	udiv	r3, r2, r3
 800427a:	4618      	mov	r0, r3
 800427c:	f000 fca9 	bl	8004bd2 <HAL_SYSTICK_Config>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e00e      	b.n	80042a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b0f      	cmp	r3, #15
 800428e:	d80a      	bhi.n	80042a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004290:	2200      	movs	r2, #0
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004298:	f000 fc71 	bl	8004b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800429c:	4a06      	ldr	r2, [pc, #24]	; (80042b8 <HAL_InitTick+0x5c>)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
 80042a4:	e000      	b.n	80042a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3708      	adds	r7, #8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	20000000 	.word	0x20000000
 80042b4:	20000008 	.word	0x20000008
 80042b8:	20000004 	.word	0x20000004

080042bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042c0:	4b06      	ldr	r3, [pc, #24]	; (80042dc <HAL_IncTick+0x20>)
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b06      	ldr	r3, [pc, #24]	; (80042e0 <HAL_IncTick+0x24>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4413      	add	r3, r2
 80042cc:	4a04      	ldr	r2, [pc, #16]	; (80042e0 <HAL_IncTick+0x24>)
 80042ce:	6013      	str	r3, [r2, #0]
}
 80042d0:	bf00      	nop
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000008 	.word	0x20000008
 80042e0:	20004d0c 	.word	0x20004d0c

080042e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
  return uwTick;
 80042e8:	4b03      	ldr	r3, [pc, #12]	; (80042f8 <HAL_GetTick+0x14>)
 80042ea:	681b      	ldr	r3, [r3, #0]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	20004d0c 	.word	0x20004d0c

080042fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004304:	f7ff ffee 	bl	80042e4 <HAL_GetTick>
 8004308:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004314:	d005      	beq.n	8004322 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004316:	4b0a      	ldr	r3, [pc, #40]	; (8004340 <HAL_Delay+0x44>)
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	461a      	mov	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4413      	add	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004322:	bf00      	nop
 8004324:	f7ff ffde 	bl	80042e4 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	429a      	cmp	r2, r3
 8004332:	d8f7      	bhi.n	8004324 <HAL_Delay+0x28>
  {
  }
}
 8004334:	bf00      	nop
 8004336:	bf00      	nop
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20000008 	.word	0x20000008

08004344 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e033      	b.n	80043c2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	2b00      	cmp	r3, #0
 8004360:	d109      	bne.n	8004376 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7ff fc1c 	bl	8003ba0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f003 0310 	and.w	r3, r3, #16
 800437e:	2b00      	cmp	r3, #0
 8004380:	d118      	bne.n	80043b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800438a:	f023 0302 	bic.w	r3, r3, #2
 800438e:	f043 0202 	orr.w	r2, r3, #2
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fa1a 	bl	80047d0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	f023 0303 	bic.w	r3, r3, #3
 80043aa:	f043 0201 	orr.w	r2, r3, #1
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	641a      	str	r2, [r3, #64]	; 0x40
 80043b2:	e001      	b.n	80043b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
	...

080043cc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d101      	bne.n	80043e6 <HAL_ADC_Start+0x1a>
 80043e2:	2302      	movs	r3, #2
 80043e4:	e0b2      	b.n	800454c <HAL_ADC_Start+0x180>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d018      	beq.n	800442e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689a      	ldr	r2, [r3, #8]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f042 0201 	orr.w	r2, r2, #1
 800440a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800440c:	4b52      	ldr	r3, [pc, #328]	; (8004558 <HAL_ADC_Start+0x18c>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a52      	ldr	r2, [pc, #328]	; (800455c <HAL_ADC_Start+0x190>)
 8004412:	fba2 2303 	umull	r2, r3, r2, r3
 8004416:	0c9a      	lsrs	r2, r3, #18
 8004418:	4613      	mov	r3, r2
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	4413      	add	r3, r2
 800441e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004420:	e002      	b.n	8004428 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	3b01      	subs	r3, #1
 8004426:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f9      	bne.n	8004422 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b01      	cmp	r3, #1
 800443a:	d17a      	bne.n	8004532 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004444:	f023 0301 	bic.w	r3, r3, #1
 8004448:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800445a:	2b00      	cmp	r3, #0
 800445c:	d007      	beq.n	800446e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004462:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004466:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800447a:	d106      	bne.n	800448a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004480:	f023 0206 	bic.w	r2, r3, #6
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	645a      	str	r2, [r3, #68]	; 0x44
 8004488:	e002      	b.n	8004490 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004498:	4b31      	ldr	r3, [pc, #196]	; (8004560 <HAL_ADC_Start+0x194>)
 800449a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80044a4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f003 031f 	and.w	r3, r3, #31
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d12a      	bne.n	8004508 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a2b      	ldr	r2, [pc, #172]	; (8004564 <HAL_ADC_Start+0x198>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d015      	beq.n	80044e8 <HAL_ADC_Start+0x11c>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a29      	ldr	r2, [pc, #164]	; (8004568 <HAL_ADC_Start+0x19c>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d105      	bne.n	80044d2 <HAL_ADC_Start+0x106>
 80044c6:	4b26      	ldr	r3, [pc, #152]	; (8004560 <HAL_ADC_Start+0x194>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f003 031f 	and.w	r3, r3, #31
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a25      	ldr	r2, [pc, #148]	; (800456c <HAL_ADC_Start+0x1a0>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d136      	bne.n	800454a <HAL_ADC_Start+0x17e>
 80044dc:	4b20      	ldr	r3, [pc, #128]	; (8004560 <HAL_ADC_Start+0x194>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f003 0310 	and.w	r3, r3, #16
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d130      	bne.n	800454a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d129      	bne.n	800454a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004504:	609a      	str	r2, [r3, #8]
 8004506:	e020      	b.n	800454a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a15      	ldr	r2, [pc, #84]	; (8004564 <HAL_ADC_Start+0x198>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d11b      	bne.n	800454a <HAL_ADC_Start+0x17e>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d114      	bne.n	800454a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689a      	ldr	r2, [r3, #8]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800452e:	609a      	str	r2, [r3, #8]
 8004530:	e00b      	b.n	800454a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004536:	f043 0210 	orr.w	r2, r3, #16
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	f043 0201 	orr.w	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3714      	adds	r7, #20
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	20000000 	.word	0x20000000
 800455c:	431bde83 	.word	0x431bde83
 8004560:	40012300 	.word	0x40012300
 8004564:	40012000 	.word	0x40012000
 8004568:	40012100 	.word	0x40012100
 800456c:	40012200 	.word	0x40012200

08004570 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800457e:	4618      	mov	r0, r3
 8004580:	370c      	adds	r7, #12
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
	...

0800458c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004596:	2300      	movs	r3, #0
 8004598:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d101      	bne.n	80045a8 <HAL_ADC_ConfigChannel+0x1c>
 80045a4:	2302      	movs	r3, #2
 80045a6:	e105      	b.n	80047b4 <HAL_ADC_ConfigChannel+0x228>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2b09      	cmp	r3, #9
 80045b6:	d925      	bls.n	8004604 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68d9      	ldr	r1, [r3, #12]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	461a      	mov	r2, r3
 80045c6:	4613      	mov	r3, r2
 80045c8:	005b      	lsls	r3, r3, #1
 80045ca:	4413      	add	r3, r2
 80045cc:	3b1e      	subs	r3, #30
 80045ce:	2207      	movs	r2, #7
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	43da      	mvns	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	400a      	ands	r2, r1
 80045dc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68d9      	ldr	r1, [r3, #12]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	4618      	mov	r0, r3
 80045f0:	4603      	mov	r3, r0
 80045f2:	005b      	lsls	r3, r3, #1
 80045f4:	4403      	add	r3, r0
 80045f6:	3b1e      	subs	r3, #30
 80045f8:	409a      	lsls	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	60da      	str	r2, [r3, #12]
 8004602:	e022      	b.n	800464a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6919      	ldr	r1, [r3, #16]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	b29b      	uxth	r3, r3
 8004610:	461a      	mov	r2, r3
 8004612:	4613      	mov	r3, r2
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	4413      	add	r3, r2
 8004618:	2207      	movs	r2, #7
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	43da      	mvns	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	400a      	ands	r2, r1
 8004626:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6919      	ldr	r1, [r3, #16]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	689a      	ldr	r2, [r3, #8]
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	b29b      	uxth	r3, r3
 8004638:	4618      	mov	r0, r3
 800463a:	4603      	mov	r3, r0
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	4403      	add	r3, r0
 8004640:	409a      	lsls	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	430a      	orrs	r2, r1
 8004648:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	2b06      	cmp	r3, #6
 8004650:	d824      	bhi.n	800469c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	4613      	mov	r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	4413      	add	r3, r2
 8004662:	3b05      	subs	r3, #5
 8004664:	221f      	movs	r2, #31
 8004666:	fa02 f303 	lsl.w	r3, r2, r3
 800466a:	43da      	mvns	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	400a      	ands	r2, r1
 8004672:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	b29b      	uxth	r3, r3
 8004680:	4618      	mov	r0, r3
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	4413      	add	r3, r2
 800468c:	3b05      	subs	r3, #5
 800468e:	fa00 f203 	lsl.w	r2, r0, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	635a      	str	r2, [r3, #52]	; 0x34
 800469a:	e04c      	b.n	8004736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	2b0c      	cmp	r3, #12
 80046a2:	d824      	bhi.n	80046ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	4613      	mov	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	3b23      	subs	r3, #35	; 0x23
 80046b6:	221f      	movs	r2, #31
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	43da      	mvns	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	400a      	ands	r2, r1
 80046c4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	4618      	mov	r0, r3
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	4613      	mov	r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	4413      	add	r3, r2
 80046de:	3b23      	subs	r3, #35	; 0x23
 80046e0:	fa00 f203 	lsl.w	r2, r0, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	631a      	str	r2, [r3, #48]	; 0x30
 80046ec:	e023      	b.n	8004736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	4613      	mov	r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	4413      	add	r3, r2
 80046fe:	3b41      	subs	r3, #65	; 0x41
 8004700:	221f      	movs	r2, #31
 8004702:	fa02 f303 	lsl.w	r3, r2, r3
 8004706:	43da      	mvns	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	400a      	ands	r2, r1
 800470e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	b29b      	uxth	r3, r3
 800471c:	4618      	mov	r0, r3
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	685a      	ldr	r2, [r3, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	4413      	add	r3, r2
 8004728:	3b41      	subs	r3, #65	; 0x41
 800472a:	fa00 f203 	lsl.w	r2, r0, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004736:	4b22      	ldr	r3, [pc, #136]	; (80047c0 <HAL_ADC_ConfigChannel+0x234>)
 8004738:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a21      	ldr	r2, [pc, #132]	; (80047c4 <HAL_ADC_ConfigChannel+0x238>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d109      	bne.n	8004758 <HAL_ADC_ConfigChannel+0x1cc>
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2b12      	cmp	r3, #18
 800474a:	d105      	bne.n	8004758 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a19      	ldr	r2, [pc, #100]	; (80047c4 <HAL_ADC_ConfigChannel+0x238>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d123      	bne.n	80047aa <HAL_ADC_ConfigChannel+0x21e>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2b10      	cmp	r3, #16
 8004768:	d003      	beq.n	8004772 <HAL_ADC_ConfigChannel+0x1e6>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2b11      	cmp	r3, #17
 8004770:	d11b      	bne.n	80047aa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2b10      	cmp	r3, #16
 8004784:	d111      	bne.n	80047aa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004786:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <HAL_ADC_ConfigChannel+0x23c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a10      	ldr	r2, [pc, #64]	; (80047cc <HAL_ADC_ConfigChannel+0x240>)
 800478c:	fba2 2303 	umull	r2, r3, r2, r3
 8004790:	0c9a      	lsrs	r2, r3, #18
 8004792:	4613      	mov	r3, r2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	4413      	add	r3, r2
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800479c:	e002      	b.n	80047a4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1f9      	bne.n	800479e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	40012300 	.word	0x40012300
 80047c4:	40012000 	.word	0x40012000
 80047c8:	20000000 	.word	0x20000000
 80047cc:	431bde83 	.word	0x431bde83

080047d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047d8:	4b79      	ldr	r3, [pc, #484]	; (80049c0 <ADC_Init+0x1f0>)
 80047da:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	685a      	ldr	r2, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004804:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	6859      	ldr	r1, [r3, #4]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	021a      	lsls	r2, r3, #8
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004828:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6859      	ldr	r1, [r3, #4]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	430a      	orrs	r2, r1
 800483a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689a      	ldr	r2, [r3, #8]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800484a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6899      	ldr	r1, [r3, #8]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004862:	4a58      	ldr	r2, [pc, #352]	; (80049c4 <ADC_Init+0x1f4>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d022      	beq.n	80048ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689a      	ldr	r2, [r3, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004876:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6899      	ldr	r1, [r3, #8]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004898:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	6899      	ldr	r1, [r3, #8]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	609a      	str	r2, [r3, #8]
 80048ac:	e00f      	b.n	80048ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689a      	ldr	r2, [r3, #8]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80048bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80048cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0202 	bic.w	r2, r2, #2
 80048dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6899      	ldr	r1, [r3, #8]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	7e1b      	ldrb	r3, [r3, #24]
 80048e8:	005a      	lsls	r2, r3, #1
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d01b      	beq.n	8004934 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800490a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800491a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	6859      	ldr	r1, [r3, #4]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004926:	3b01      	subs	r3, #1
 8004928:	035a      	lsls	r2, r3, #13
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	605a      	str	r2, [r3, #4]
 8004932:	e007      	b.n	8004944 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004942:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004952:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	3b01      	subs	r3, #1
 8004960:	051a      	lsls	r2, r3, #20
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689a      	ldr	r2, [r3, #8]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004978:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6899      	ldr	r1, [r3, #8]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004986:	025a      	lsls	r2, r3, #9
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800499e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6899      	ldr	r1, [r3, #8]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	029a      	lsls	r2, r3, #10
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	609a      	str	r2, [r3, #8]
}
 80049b4:	bf00      	nop
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	40012300 	.word	0x40012300
 80049c4:	0f000001 	.word	0x0f000001

080049c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f003 0307 	and.w	r3, r3, #7
 80049d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049d8:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <__NVIC_SetPriorityGrouping+0x44>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049e4:	4013      	ands	r3, r2
 80049e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049fa:	4a04      	ldr	r2, [pc, #16]	; (8004a0c <__NVIC_SetPriorityGrouping+0x44>)
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	60d3      	str	r3, [r2, #12]
}
 8004a00:	bf00      	nop
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	e000ed00 	.word	0xe000ed00

08004a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a14:	4b04      	ldr	r3, [pc, #16]	; (8004a28 <__NVIC_GetPriorityGrouping+0x18>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	0a1b      	lsrs	r3, r3, #8
 8004a1a:	f003 0307 	and.w	r3, r3, #7
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr
 8004a28:	e000ed00 	.word	0xe000ed00

08004a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	4603      	mov	r3, r0
 8004a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	db0b      	blt.n	8004a56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a3e:	79fb      	ldrb	r3, [r7, #7]
 8004a40:	f003 021f 	and.w	r2, r3, #31
 8004a44:	4907      	ldr	r1, [pc, #28]	; (8004a64 <__NVIC_EnableIRQ+0x38>)
 8004a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a4a:	095b      	lsrs	r3, r3, #5
 8004a4c:	2001      	movs	r0, #1
 8004a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8004a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	e000e100 	.word	0xe000e100

08004a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	6039      	str	r1, [r7, #0]
 8004a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	db0a      	blt.n	8004a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	490c      	ldr	r1, [pc, #48]	; (8004ab4 <__NVIC_SetPriority+0x4c>)
 8004a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a86:	0112      	lsls	r2, r2, #4
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a90:	e00a      	b.n	8004aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	b2da      	uxtb	r2, r3
 8004a96:	4908      	ldr	r1, [pc, #32]	; (8004ab8 <__NVIC_SetPriority+0x50>)
 8004a98:	79fb      	ldrb	r3, [r7, #7]
 8004a9a:	f003 030f 	and.w	r3, r3, #15
 8004a9e:	3b04      	subs	r3, #4
 8004aa0:	0112      	lsls	r2, r2, #4
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	440b      	add	r3, r1
 8004aa6:	761a      	strb	r2, [r3, #24]
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	e000e100 	.word	0xe000e100
 8004ab8:	e000ed00 	.word	0xe000ed00

08004abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b089      	sub	sp, #36	; 0x24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f003 0307 	and.w	r3, r3, #7
 8004ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	f1c3 0307 	rsb	r3, r3, #7
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	bf28      	it	cs
 8004ada:	2304      	movcs	r3, #4
 8004adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	2b06      	cmp	r3, #6
 8004ae4:	d902      	bls.n	8004aec <NVIC_EncodePriority+0x30>
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	3b03      	subs	r3, #3
 8004aea:	e000      	b.n	8004aee <NVIC_EncodePriority+0x32>
 8004aec:	2300      	movs	r3, #0
 8004aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004af0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	43da      	mvns	r2, r3
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	401a      	ands	r2, r3
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0e:	43d9      	mvns	r1, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b14:	4313      	orrs	r3, r2
         );
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3724      	adds	r7, #36	; 0x24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
	...

08004b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b34:	d301      	bcc.n	8004b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b36:	2301      	movs	r3, #1
 8004b38:	e00f      	b.n	8004b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b3a:	4a0a      	ldr	r2, [pc, #40]	; (8004b64 <SysTick_Config+0x40>)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b42:	210f      	movs	r1, #15
 8004b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b48:	f7ff ff8e 	bl	8004a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b4c:	4b05      	ldr	r3, [pc, #20]	; (8004b64 <SysTick_Config+0x40>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b52:	4b04      	ldr	r3, [pc, #16]	; (8004b64 <SysTick_Config+0x40>)
 8004b54:	2207      	movs	r2, #7
 8004b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	e000e010 	.word	0xe000e010

08004b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f7ff ff29 	bl	80049c8 <__NVIC_SetPriorityGrouping>
}
 8004b76:	bf00      	nop
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b086      	sub	sp, #24
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	4603      	mov	r3, r0
 8004b86:	60b9      	str	r1, [r7, #8]
 8004b88:	607a      	str	r2, [r7, #4]
 8004b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b90:	f7ff ff3e 	bl	8004a10 <__NVIC_GetPriorityGrouping>
 8004b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	68b9      	ldr	r1, [r7, #8]
 8004b9a:	6978      	ldr	r0, [r7, #20]
 8004b9c:	f7ff ff8e 	bl	8004abc <NVIC_EncodePriority>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ba6:	4611      	mov	r1, r2
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7ff ff5d 	bl	8004a68 <__NVIC_SetPriority>
}
 8004bae:	bf00      	nop
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b082      	sub	sp, #8
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7ff ff31 	bl	8004a2c <__NVIC_EnableIRQ>
}
 8004bca:	bf00      	nop
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b082      	sub	sp, #8
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f7ff ffa2 	bl	8004b24 <SysTick_Config>
 8004be0:	4603      	mov	r3, r0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3708      	adds	r7, #8
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b084      	sub	sp, #16
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004bf8:	f7ff fb74 	bl	80042e4 <HAL_GetTick>
 8004bfc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d008      	beq.n	8004c1c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2280      	movs	r2, #128	; 0x80
 8004c0e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e052      	b.n	8004cc2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0216 	bic.w	r2, r2, #22
 8004c2a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	695a      	ldr	r2, [r3, #20]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c3a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d103      	bne.n	8004c4c <HAL_DMA_Abort+0x62>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d007      	beq.n	8004c5c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f022 0208 	bic.w	r2, r2, #8
 8004c5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0201 	bic.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c6c:	e013      	b.n	8004c96 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c6e:	f7ff fb39 	bl	80042e4 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b05      	cmp	r3, #5
 8004c7a:	d90c      	bls.n	8004c96 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2203      	movs	r2, #3
 8004c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e015      	b.n	8004cc2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e4      	bne.n	8004c6e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ca8:	223f      	movs	r2, #63	; 0x3f
 8004caa:	409a      	lsls	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b083      	sub	sp, #12
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d004      	beq.n	8004ce8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2280      	movs	r2, #128	; 0x80
 8004ce2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e00c      	b.n	8004d02 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2205      	movs	r2, #5
 8004cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 0201 	bic.w	r2, r2, #1
 8004cfe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
	...

08004d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b089      	sub	sp, #36	; 0x24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d26:	2300      	movs	r3, #0
 8004d28:	61fb      	str	r3, [r7, #28]
 8004d2a:	e16b      	b.n	8005004 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	fa02 f303 	lsl.w	r3, r2, r3
 8004d34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	f040 815a 	bne.w	8004ffe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d005      	beq.n	8004d62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d130      	bne.n	8004dc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	2203      	movs	r2, #3
 8004d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d72:	43db      	mvns	r3, r3
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	4013      	ands	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	005b      	lsls	r3, r3, #1
 8004d82:	fa02 f303 	lsl.w	r3, r2, r3
 8004d86:	69ba      	ldr	r2, [r7, #24]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d98:	2201      	movs	r2, #1
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004da0:	43db      	mvns	r3, r3
 8004da2:	69ba      	ldr	r2, [r7, #24]
 8004da4:	4013      	ands	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	091b      	lsrs	r3, r3, #4
 8004dae:	f003 0201 	and.w	r2, r3, #1
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	fa02 f303 	lsl.w	r3, r2, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f003 0303 	and.w	r3, r3, #3
 8004dcc:	2b03      	cmp	r3, #3
 8004dce:	d017      	beq.n	8004e00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	2203      	movs	r2, #3
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	43db      	mvns	r3, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4013      	ands	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	fa02 f303 	lsl.w	r3, r2, r3
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	f003 0303 	and.w	r3, r3, #3
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d123      	bne.n	8004e54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	08da      	lsrs	r2, r3, #3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3208      	adds	r2, #8
 8004e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	220f      	movs	r2, #15
 8004e24:	fa02 f303 	lsl.w	r3, r2, r3
 8004e28:	43db      	mvns	r3, r3
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	691a      	ldr	r2, [r3, #16]
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	08da      	lsrs	r2, r3, #3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	3208      	adds	r2, #8
 8004e4e:	69b9      	ldr	r1, [r7, #24]
 8004e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	005b      	lsls	r3, r3, #1
 8004e5e:	2203      	movs	r2, #3
 8004e60:	fa02 f303 	lsl.w	r3, r2, r3
 8004e64:	43db      	mvns	r3, r3
 8004e66:	69ba      	ldr	r2, [r7, #24]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f003 0203 	and.w	r2, r3, #3
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 80b4 	beq.w	8004ffe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e96:	2300      	movs	r3, #0
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	4b60      	ldr	r3, [pc, #384]	; (800501c <HAL_GPIO_Init+0x30c>)
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9e:	4a5f      	ldr	r2, [pc, #380]	; (800501c <HAL_GPIO_Init+0x30c>)
 8004ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8004ea6:	4b5d      	ldr	r3, [pc, #372]	; (800501c <HAL_GPIO_Init+0x30c>)
 8004ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004eb2:	4a5b      	ldr	r2, [pc, #364]	; (8005020 <HAL_GPIO_Init+0x310>)
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	089b      	lsrs	r3, r3, #2
 8004eb8:	3302      	adds	r3, #2
 8004eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	f003 0303 	and.w	r3, r3, #3
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	220f      	movs	r2, #15
 8004eca:	fa02 f303 	lsl.w	r3, r2, r3
 8004ece:	43db      	mvns	r3, r3
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a52      	ldr	r2, [pc, #328]	; (8005024 <HAL_GPIO_Init+0x314>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d02b      	beq.n	8004f36 <HAL_GPIO_Init+0x226>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a51      	ldr	r2, [pc, #324]	; (8005028 <HAL_GPIO_Init+0x318>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d025      	beq.n	8004f32 <HAL_GPIO_Init+0x222>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a50      	ldr	r2, [pc, #320]	; (800502c <HAL_GPIO_Init+0x31c>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d01f      	beq.n	8004f2e <HAL_GPIO_Init+0x21e>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a4f      	ldr	r2, [pc, #316]	; (8005030 <HAL_GPIO_Init+0x320>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d019      	beq.n	8004f2a <HAL_GPIO_Init+0x21a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a4e      	ldr	r2, [pc, #312]	; (8005034 <HAL_GPIO_Init+0x324>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d013      	beq.n	8004f26 <HAL_GPIO_Init+0x216>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a4d      	ldr	r2, [pc, #308]	; (8005038 <HAL_GPIO_Init+0x328>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00d      	beq.n	8004f22 <HAL_GPIO_Init+0x212>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a4c      	ldr	r2, [pc, #304]	; (800503c <HAL_GPIO_Init+0x32c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d007      	beq.n	8004f1e <HAL_GPIO_Init+0x20e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a4b      	ldr	r2, [pc, #300]	; (8005040 <HAL_GPIO_Init+0x330>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d101      	bne.n	8004f1a <HAL_GPIO_Init+0x20a>
 8004f16:	2307      	movs	r3, #7
 8004f18:	e00e      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f1a:	2308      	movs	r3, #8
 8004f1c:	e00c      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f1e:	2306      	movs	r3, #6
 8004f20:	e00a      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f22:	2305      	movs	r3, #5
 8004f24:	e008      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f26:	2304      	movs	r3, #4
 8004f28:	e006      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e004      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	e002      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <HAL_GPIO_Init+0x228>
 8004f36:	2300      	movs	r3, #0
 8004f38:	69fa      	ldr	r2, [r7, #28]
 8004f3a:	f002 0203 	and.w	r2, r2, #3
 8004f3e:	0092      	lsls	r2, r2, #2
 8004f40:	4093      	lsls	r3, r2
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f48:	4935      	ldr	r1, [pc, #212]	; (8005020 <HAL_GPIO_Init+0x310>)
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	089b      	lsrs	r3, r3, #2
 8004f4e:	3302      	adds	r3, #2
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f56:	4b3b      	ldr	r3, [pc, #236]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	43db      	mvns	r3, r3
 8004f60:	69ba      	ldr	r2, [r7, #24]
 8004f62:	4013      	ands	r3, r2
 8004f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f7a:	4a32      	ldr	r2, [pc, #200]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004f80:	4b30      	ldr	r3, [pc, #192]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	69ba      	ldr	r2, [r7, #24]
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004fa4:	4a27      	ldr	r2, [pc, #156]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004faa:	4b26      	ldr	r3, [pc, #152]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004fce:	4a1d      	ldr	r2, [pc, #116]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004fd4:	4b1b      	ldr	r3, [pc, #108]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	69ba      	ldr	r2, [r7, #24]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ff8:	4a12      	ldr	r2, [pc, #72]	; (8005044 <HAL_GPIO_Init+0x334>)
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	3301      	adds	r3, #1
 8005002:	61fb      	str	r3, [r7, #28]
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	2b0f      	cmp	r3, #15
 8005008:	f67f ae90 	bls.w	8004d2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800500c:	bf00      	nop
 800500e:	bf00      	nop
 8005010:	3724      	adds	r7, #36	; 0x24
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40023800 	.word	0x40023800
 8005020:	40013800 	.word	0x40013800
 8005024:	40020000 	.word	0x40020000
 8005028:	40020400 	.word	0x40020400
 800502c:	40020800 	.word	0x40020800
 8005030:	40020c00 	.word	0x40020c00
 8005034:	40021000 	.word	0x40021000
 8005038:	40021400 	.word	0x40021400
 800503c:	40021800 	.word	0x40021800
 8005040:	40021c00 	.word	0x40021c00
 8005044:	40013c00 	.word	0x40013c00

08005048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	460b      	mov	r3, r1
 8005052:	807b      	strh	r3, [r7, #2]
 8005054:	4613      	mov	r3, r2
 8005056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005058:	787b      	ldrb	r3, [r7, #1]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800505e:	887a      	ldrh	r2, [r7, #2]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005064:	e003      	b.n	800506e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005066:	887b      	ldrh	r3, [r7, #2]
 8005068:	041a      	lsls	r2, r3, #16
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	619a      	str	r2, [r3, #24]
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
	...

0800507c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005082:	4b06      	ldr	r3, [pc, #24]	; (800509c <HAL_PWR_EnableBkUpAccess+0x20>)
 8005084:	2201      	movs	r2, #1
 8005086:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005088:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <HAL_PWR_EnableBkUpAccess+0x24>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800508e:	687b      	ldr	r3, [r7, #4]
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr
 800509c:	420e0020 	.word	0x420e0020
 80050a0:	40007000 	.word	0x40007000

080050a4 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80050aa:	4b06      	ldr	r3, [pc, #24]	; (80050c4 <HAL_PWR_DisableBkUpAccess+0x20>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80050b0:	4b05      	ldr	r3, [pc, #20]	; (80050c8 <HAL_PWR_DisableBkUpAccess+0x24>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80050b6:	687b      	ldr	r3, [r7, #4]
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr
 80050c4:	420e0020 	.word	0x420e0020
 80050c8:	40007000 	.word	0x40007000

080050cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e264      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d075      	beq.n	80051d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050ea:	4ba3      	ldr	r3, [pc, #652]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f003 030c 	and.w	r3, r3, #12
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	d00c      	beq.n	8005110 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050f6:	4ba0      	ldr	r3, [pc, #640]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050fe:	2b08      	cmp	r3, #8
 8005100:	d112      	bne.n	8005128 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005102:	4b9d      	ldr	r3, [pc, #628]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800510a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800510e:	d10b      	bne.n	8005128 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005110:	4b99      	ldr	r3, [pc, #612]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d05b      	beq.n	80051d4 <HAL_RCC_OscConfig+0x108>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d157      	bne.n	80051d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e23f      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005130:	d106      	bne.n	8005140 <HAL_RCC_OscConfig+0x74>
 8005132:	4b91      	ldr	r3, [pc, #580]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a90      	ldr	r2, [pc, #576]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800513c:	6013      	str	r3, [r2, #0]
 800513e:	e01d      	b.n	800517c <HAL_RCC_OscConfig+0xb0>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005148:	d10c      	bne.n	8005164 <HAL_RCC_OscConfig+0x98>
 800514a:	4b8b      	ldr	r3, [pc, #556]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a8a      	ldr	r2, [pc, #552]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005150:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	4b88      	ldr	r3, [pc, #544]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a87      	ldr	r2, [pc, #540]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800515c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005160:	6013      	str	r3, [r2, #0]
 8005162:	e00b      	b.n	800517c <HAL_RCC_OscConfig+0xb0>
 8005164:	4b84      	ldr	r3, [pc, #528]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a83      	ldr	r2, [pc, #524]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800516a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800516e:	6013      	str	r3, [r2, #0]
 8005170:	4b81      	ldr	r3, [pc, #516]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a80      	ldr	r2, [pc, #512]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005176:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800517a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d013      	beq.n	80051ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005184:	f7ff f8ae 	bl	80042e4 <HAL_GetTick>
 8005188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800518a:	e008      	b.n	800519e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800518c:	f7ff f8aa 	bl	80042e4 <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b64      	cmp	r3, #100	; 0x64
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e204      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800519e:	4b76      	ldr	r3, [pc, #472]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d0f0      	beq.n	800518c <HAL_RCC_OscConfig+0xc0>
 80051aa:	e014      	b.n	80051d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ac:	f7ff f89a 	bl	80042e4 <HAL_GetTick>
 80051b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051b2:	e008      	b.n	80051c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051b4:	f7ff f896 	bl	80042e4 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b64      	cmp	r3, #100	; 0x64
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e1f0      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051c6:	4b6c      	ldr	r3, [pc, #432]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1f0      	bne.n	80051b4 <HAL_RCC_OscConfig+0xe8>
 80051d2:	e000      	b.n	80051d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0302 	and.w	r3, r3, #2
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d063      	beq.n	80052aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051e2:	4b65      	ldr	r3, [pc, #404]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f003 030c 	and.w	r3, r3, #12
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d00b      	beq.n	8005206 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051ee:	4b62      	ldr	r3, [pc, #392]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051f6:	2b08      	cmp	r3, #8
 80051f8:	d11c      	bne.n	8005234 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051fa:	4b5f      	ldr	r3, [pc, #380]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d116      	bne.n	8005234 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005206:	4b5c      	ldr	r3, [pc, #368]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d005      	beq.n	800521e <HAL_RCC_OscConfig+0x152>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d001      	beq.n	800521e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e1c4      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800521e:	4b56      	ldr	r3, [pc, #344]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	4952      	ldr	r1, [pc, #328]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800522e:	4313      	orrs	r3, r2
 8005230:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005232:	e03a      	b.n	80052aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d020      	beq.n	800527e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800523c:	4b4f      	ldr	r3, [pc, #316]	; (800537c <HAL_RCC_OscConfig+0x2b0>)
 800523e:	2201      	movs	r2, #1
 8005240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005242:	f7ff f84f 	bl	80042e4 <HAL_GetTick>
 8005246:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005248:	e008      	b.n	800525c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800524a:	f7ff f84b 	bl	80042e4 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b02      	cmp	r3, #2
 8005256:	d901      	bls.n	800525c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e1a5      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800525c:	4b46      	ldr	r3, [pc, #280]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0302 	and.w	r3, r3, #2
 8005264:	2b00      	cmp	r3, #0
 8005266:	d0f0      	beq.n	800524a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005268:	4b43      	ldr	r3, [pc, #268]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	4940      	ldr	r1, [pc, #256]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005278:	4313      	orrs	r3, r2
 800527a:	600b      	str	r3, [r1, #0]
 800527c:	e015      	b.n	80052aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800527e:	4b3f      	ldr	r3, [pc, #252]	; (800537c <HAL_RCC_OscConfig+0x2b0>)
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005284:	f7ff f82e 	bl	80042e4 <HAL_GetTick>
 8005288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800528a:	e008      	b.n	800529e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800528c:	f7ff f82a 	bl	80042e4 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	2b02      	cmp	r3, #2
 8005298:	d901      	bls.n	800529e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e184      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800529e:	4b36      	ldr	r3, [pc, #216]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1f0      	bne.n	800528c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0308 	and.w	r3, r3, #8
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d030      	beq.n	8005318 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d016      	beq.n	80052ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052be:	4b30      	ldr	r3, [pc, #192]	; (8005380 <HAL_RCC_OscConfig+0x2b4>)
 80052c0:	2201      	movs	r2, #1
 80052c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052c4:	f7ff f80e 	bl	80042e4 <HAL_GetTick>
 80052c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ca:	e008      	b.n	80052de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052cc:	f7ff f80a 	bl	80042e4 <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	2b02      	cmp	r3, #2
 80052d8:	d901      	bls.n	80052de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e164      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052de:	4b26      	ldr	r3, [pc, #152]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 80052e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d0f0      	beq.n	80052cc <HAL_RCC_OscConfig+0x200>
 80052ea:	e015      	b.n	8005318 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052ec:	4b24      	ldr	r3, [pc, #144]	; (8005380 <HAL_RCC_OscConfig+0x2b4>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052f2:	f7fe fff7 	bl	80042e4 <HAL_GetTick>
 80052f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052f8:	e008      	b.n	800530c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052fa:	f7fe fff3 	bl	80042e4 <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	2b02      	cmp	r3, #2
 8005306:	d901      	bls.n	800530c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e14d      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800530c:	4b1a      	ldr	r3, [pc, #104]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800530e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005310:	f003 0302 	and.w	r3, r3, #2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1f0      	bne.n	80052fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0304 	and.w	r3, r3, #4
 8005320:	2b00      	cmp	r3, #0
 8005322:	f000 80a0 	beq.w	8005466 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005326:	2300      	movs	r3, #0
 8005328:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800532a:	4b13      	ldr	r3, [pc, #76]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800532c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10f      	bne.n	8005356 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005336:	2300      	movs	r3, #0
 8005338:	60bb      	str	r3, [r7, #8]
 800533a:	4b0f      	ldr	r3, [pc, #60]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	4a0e      	ldr	r2, [pc, #56]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005344:	6413      	str	r3, [r2, #64]	; 0x40
 8005346:	4b0c      	ldr	r3, [pc, #48]	; (8005378 <HAL_RCC_OscConfig+0x2ac>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800534e:	60bb      	str	r3, [r7, #8]
 8005350:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005352:	2301      	movs	r3, #1
 8005354:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005356:	4b0b      	ldr	r3, [pc, #44]	; (8005384 <HAL_RCC_OscConfig+0x2b8>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800535e:	2b00      	cmp	r3, #0
 8005360:	d121      	bne.n	80053a6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005362:	4b08      	ldr	r3, [pc, #32]	; (8005384 <HAL_RCC_OscConfig+0x2b8>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a07      	ldr	r2, [pc, #28]	; (8005384 <HAL_RCC_OscConfig+0x2b8>)
 8005368:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800536c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800536e:	f7fe ffb9 	bl	80042e4 <HAL_GetTick>
 8005372:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005374:	e011      	b.n	800539a <HAL_RCC_OscConfig+0x2ce>
 8005376:	bf00      	nop
 8005378:	40023800 	.word	0x40023800
 800537c:	42470000 	.word	0x42470000
 8005380:	42470e80 	.word	0x42470e80
 8005384:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005388:	f7fe ffac 	bl	80042e4 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e106      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800539a:	4b85      	ldr	r3, [pc, #532]	; (80055b0 <HAL_RCC_OscConfig+0x4e4>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d0f0      	beq.n	8005388 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d106      	bne.n	80053bc <HAL_RCC_OscConfig+0x2f0>
 80053ae:	4b81      	ldr	r3, [pc, #516]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b2:	4a80      	ldr	r2, [pc, #512]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053b4:	f043 0301 	orr.w	r3, r3, #1
 80053b8:	6713      	str	r3, [r2, #112]	; 0x70
 80053ba:	e01c      	b.n	80053f6 <HAL_RCC_OscConfig+0x32a>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	2b05      	cmp	r3, #5
 80053c2:	d10c      	bne.n	80053de <HAL_RCC_OscConfig+0x312>
 80053c4:	4b7b      	ldr	r3, [pc, #492]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053c8:	4a7a      	ldr	r2, [pc, #488]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053ca:	f043 0304 	orr.w	r3, r3, #4
 80053ce:	6713      	str	r3, [r2, #112]	; 0x70
 80053d0:	4b78      	ldr	r3, [pc, #480]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d4:	4a77      	ldr	r2, [pc, #476]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	6713      	str	r3, [r2, #112]	; 0x70
 80053dc:	e00b      	b.n	80053f6 <HAL_RCC_OscConfig+0x32a>
 80053de:	4b75      	ldr	r3, [pc, #468]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e2:	4a74      	ldr	r2, [pc, #464]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053e4:	f023 0301 	bic.w	r3, r3, #1
 80053e8:	6713      	str	r3, [r2, #112]	; 0x70
 80053ea:	4b72      	ldr	r3, [pc, #456]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ee:	4a71      	ldr	r2, [pc, #452]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80053f0:	f023 0304 	bic.w	r3, r3, #4
 80053f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d015      	beq.n	800542a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053fe:	f7fe ff71 	bl	80042e4 <HAL_GetTick>
 8005402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005404:	e00a      	b.n	800541c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005406:	f7fe ff6d 	bl	80042e4 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	f241 3288 	movw	r2, #5000	; 0x1388
 8005414:	4293      	cmp	r3, r2
 8005416:	d901      	bls.n	800541c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e0c5      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800541c:	4b65      	ldr	r3, [pc, #404]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 800541e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d0ee      	beq.n	8005406 <HAL_RCC_OscConfig+0x33a>
 8005428:	e014      	b.n	8005454 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800542a:	f7fe ff5b 	bl	80042e4 <HAL_GetTick>
 800542e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005430:	e00a      	b.n	8005448 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005432:	f7fe ff57 	bl	80042e4 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005440:	4293      	cmp	r3, r2
 8005442:	d901      	bls.n	8005448 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e0af      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005448:	4b5a      	ldr	r3, [pc, #360]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 800544a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800544c:	f003 0302 	and.w	r3, r3, #2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1ee      	bne.n	8005432 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005454:	7dfb      	ldrb	r3, [r7, #23]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d105      	bne.n	8005466 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800545a:	4b56      	ldr	r3, [pc, #344]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	4a55      	ldr	r2, [pc, #340]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 8005460:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005464:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 809b 	beq.w	80055a6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005470:	4b50      	ldr	r3, [pc, #320]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 030c 	and.w	r3, r3, #12
 8005478:	2b08      	cmp	r3, #8
 800547a:	d05c      	beq.n	8005536 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	2b02      	cmp	r3, #2
 8005482:	d141      	bne.n	8005508 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005484:	4b4c      	ldr	r3, [pc, #304]	; (80055b8 <HAL_RCC_OscConfig+0x4ec>)
 8005486:	2200      	movs	r2, #0
 8005488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800548a:	f7fe ff2b 	bl	80042e4 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005490:	e008      	b.n	80054a4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005492:	f7fe ff27 	bl	80042e4 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e081      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054a4:	4b43      	ldr	r3, [pc, #268]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1f0      	bne.n	8005492 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	69da      	ldr	r2, [r3, #28]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	431a      	orrs	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054be:	019b      	lsls	r3, r3, #6
 80054c0:	431a      	orrs	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c6:	085b      	lsrs	r3, r3, #1
 80054c8:	3b01      	subs	r3, #1
 80054ca:	041b      	lsls	r3, r3, #16
 80054cc:	431a      	orrs	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d2:	061b      	lsls	r3, r3, #24
 80054d4:	4937      	ldr	r1, [pc, #220]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054da:	4b37      	ldr	r3, [pc, #220]	; (80055b8 <HAL_RCC_OscConfig+0x4ec>)
 80054dc:	2201      	movs	r2, #1
 80054de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e0:	f7fe ff00 	bl	80042e4 <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054e8:	f7fe fefc 	bl	80042e4 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e056      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054fa:	4b2e      	ldr	r3, [pc, #184]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0f0      	beq.n	80054e8 <HAL_RCC_OscConfig+0x41c>
 8005506:	e04e      	b.n	80055a6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005508:	4b2b      	ldr	r3, [pc, #172]	; (80055b8 <HAL_RCC_OscConfig+0x4ec>)
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800550e:	f7fe fee9 	bl	80042e4 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005516:	f7fe fee5 	bl	80042e4 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e03f      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005528:	4b22      	ldr	r3, [pc, #136]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1f0      	bne.n	8005516 <HAL_RCC_OscConfig+0x44a>
 8005534:	e037      	b.n	80055a6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	2b01      	cmp	r3, #1
 800553c:	d101      	bne.n	8005542 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e032      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005542:	4b1c      	ldr	r3, [pc, #112]	; (80055b4 <HAL_RCC_OscConfig+0x4e8>)
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d028      	beq.n	80055a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800555a:	429a      	cmp	r2, r3
 800555c:	d121      	bne.n	80055a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005568:	429a      	cmp	r2, r3
 800556a:	d11a      	bne.n	80055a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005572:	4013      	ands	r3, r2
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005578:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800557a:	4293      	cmp	r3, r2
 800557c:	d111      	bne.n	80055a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	085b      	lsrs	r3, r3, #1
 800558a:	3b01      	subs	r3, #1
 800558c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800558e:	429a      	cmp	r2, r3
 8005590:	d107      	bne.n	80055a2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800559c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800559e:	429a      	cmp	r2, r3
 80055a0:	d001      	beq.n	80055a6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e000      	b.n	80055a8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	40007000 	.word	0x40007000
 80055b4:	40023800 	.word	0x40023800
 80055b8:	42470060 	.word	0x42470060

080055bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e0cc      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055d0:	4b68      	ldr	r3, [pc, #416]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d90c      	bls.n	80055f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055de:	4b65      	ldr	r3, [pc, #404]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055e6:	4b63      	ldr	r3, [pc, #396]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0307 	and.w	r3, r3, #7
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d001      	beq.n	80055f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e0b8      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d020      	beq.n	8005646 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	d005      	beq.n	800561c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005610:	4b59      	ldr	r3, [pc, #356]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	4a58      	ldr	r2, [pc, #352]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005616:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800561a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0308 	and.w	r3, r3, #8
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005628:	4b53      	ldr	r3, [pc, #332]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	4a52      	ldr	r2, [pc, #328]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800562e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005632:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005634:	4b50      	ldr	r3, [pc, #320]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	494d      	ldr	r1, [pc, #308]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	4313      	orrs	r3, r2
 8005644:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d044      	beq.n	80056dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d107      	bne.n	800566a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800565a:	4b47      	ldr	r3, [pc, #284]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d119      	bne.n	800569a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e07f      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2b02      	cmp	r3, #2
 8005670:	d003      	beq.n	800567a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005676:	2b03      	cmp	r3, #3
 8005678:	d107      	bne.n	800568a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800567a:	4b3f      	ldr	r3, [pc, #252]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e06f      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800568a:	4b3b      	ldr	r3, [pc, #236]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e067      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800569a:	4b37      	ldr	r3, [pc, #220]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f023 0203 	bic.w	r2, r3, #3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	4934      	ldr	r1, [pc, #208]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056ac:	f7fe fe1a 	bl	80042e4 <HAL_GetTick>
 80056b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056b2:	e00a      	b.n	80056ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056b4:	f7fe fe16 	bl	80042e4 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	f241 3288 	movw	r2, #5000	; 0x1388
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e04f      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ca:	4b2b      	ldr	r3, [pc, #172]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 020c 	and.w	r2, r3, #12
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	429a      	cmp	r2, r3
 80056da:	d1eb      	bne.n	80056b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056dc:	4b25      	ldr	r3, [pc, #148]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d20c      	bcs.n	8005704 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ea:	4b22      	ldr	r3, [pc, #136]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056f2:	4b20      	ldr	r3, [pc, #128]	; (8005774 <HAL_RCC_ClockConfig+0x1b8>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0307 	and.w	r3, r3, #7
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d001      	beq.n	8005704 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e032      	b.n	800576a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	d008      	beq.n	8005722 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005710:	4b19      	ldr	r3, [pc, #100]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	4916      	ldr	r1, [pc, #88]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800571e:	4313      	orrs	r3, r2
 8005720:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0308 	and.w	r3, r3, #8
 800572a:	2b00      	cmp	r3, #0
 800572c:	d009      	beq.n	8005742 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800572e:	4b12      	ldr	r3, [pc, #72]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	00db      	lsls	r3, r3, #3
 800573c:	490e      	ldr	r1, [pc, #56]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800573e:	4313      	orrs	r3, r2
 8005740:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005742:	f000 f821 	bl	8005788 <HAL_RCC_GetSysClockFreq>
 8005746:	4602      	mov	r2, r0
 8005748:	4b0b      	ldr	r3, [pc, #44]	; (8005778 <HAL_RCC_ClockConfig+0x1bc>)
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	091b      	lsrs	r3, r3, #4
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	490a      	ldr	r1, [pc, #40]	; (800577c <HAL_RCC_ClockConfig+0x1c0>)
 8005754:	5ccb      	ldrb	r3, [r1, r3]
 8005756:	fa22 f303 	lsr.w	r3, r2, r3
 800575a:	4a09      	ldr	r2, [pc, #36]	; (8005780 <HAL_RCC_ClockConfig+0x1c4>)
 800575c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800575e:	4b09      	ldr	r3, [pc, #36]	; (8005784 <HAL_RCC_ClockConfig+0x1c8>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4618      	mov	r0, r3
 8005764:	f7fe fd7a 	bl	800425c <HAL_InitTick>

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	40023c00 	.word	0x40023c00
 8005778:	40023800 	.word	0x40023800
 800577c:	0800da14 	.word	0x0800da14
 8005780:	20000000 	.word	0x20000000
 8005784:	20000004 	.word	0x20000004

08005788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005788:	b5b0      	push	{r4, r5, r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800578e:	2100      	movs	r1, #0
 8005790:	6079      	str	r1, [r7, #4]
 8005792:	2100      	movs	r1, #0
 8005794:	60f9      	str	r1, [r7, #12]
 8005796:	2100      	movs	r1, #0
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800579a:	2100      	movs	r1, #0
 800579c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800579e:	4952      	ldr	r1, [pc, #328]	; (80058e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80057a0:	6889      	ldr	r1, [r1, #8]
 80057a2:	f001 010c 	and.w	r1, r1, #12
 80057a6:	2908      	cmp	r1, #8
 80057a8:	d00d      	beq.n	80057c6 <HAL_RCC_GetSysClockFreq+0x3e>
 80057aa:	2908      	cmp	r1, #8
 80057ac:	f200 8094 	bhi.w	80058d8 <HAL_RCC_GetSysClockFreq+0x150>
 80057b0:	2900      	cmp	r1, #0
 80057b2:	d002      	beq.n	80057ba <HAL_RCC_GetSysClockFreq+0x32>
 80057b4:	2904      	cmp	r1, #4
 80057b6:	d003      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x38>
 80057b8:	e08e      	b.n	80058d8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057ba:	4b4c      	ldr	r3, [pc, #304]	; (80058ec <HAL_RCC_GetSysClockFreq+0x164>)
 80057bc:	60bb      	str	r3, [r7, #8]
       break;
 80057be:	e08e      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057c0:	4b4b      	ldr	r3, [pc, #300]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x168>)
 80057c2:	60bb      	str	r3, [r7, #8]
      break;
 80057c4:	e08b      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057c6:	4948      	ldr	r1, [pc, #288]	; (80058e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80057c8:	6849      	ldr	r1, [r1, #4]
 80057ca:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80057ce:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057d0:	4945      	ldr	r1, [pc, #276]	; (80058e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80057d2:	6849      	ldr	r1, [r1, #4]
 80057d4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80057d8:	2900      	cmp	r1, #0
 80057da:	d024      	beq.n	8005826 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057dc:	4942      	ldr	r1, [pc, #264]	; (80058e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80057de:	6849      	ldr	r1, [r1, #4]
 80057e0:	0989      	lsrs	r1, r1, #6
 80057e2:	4608      	mov	r0, r1
 80057e4:	f04f 0100 	mov.w	r1, #0
 80057e8:	f240 14ff 	movw	r4, #511	; 0x1ff
 80057ec:	f04f 0500 	mov.w	r5, #0
 80057f0:	ea00 0204 	and.w	r2, r0, r4
 80057f4:	ea01 0305 	and.w	r3, r1, r5
 80057f8:	493d      	ldr	r1, [pc, #244]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x168>)
 80057fa:	fb01 f003 	mul.w	r0, r1, r3
 80057fe:	2100      	movs	r1, #0
 8005800:	fb01 f102 	mul.w	r1, r1, r2
 8005804:	1844      	adds	r4, r0, r1
 8005806:	493a      	ldr	r1, [pc, #232]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005808:	fba2 0101 	umull	r0, r1, r2, r1
 800580c:	1863      	adds	r3, r4, r1
 800580e:	4619      	mov	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	461a      	mov	r2, r3
 8005814:	f04f 0300 	mov.w	r3, #0
 8005818:	f7fb fa0e 	bl	8000c38 <__aeabi_uldivmod>
 800581c:	4602      	mov	r2, r0
 800581e:	460b      	mov	r3, r1
 8005820:	4613      	mov	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	e04a      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005826:	4b30      	ldr	r3, [pc, #192]	; (80058e8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	099b      	lsrs	r3, r3, #6
 800582c:	461a      	mov	r2, r3
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005836:	f04f 0100 	mov.w	r1, #0
 800583a:	ea02 0400 	and.w	r4, r2, r0
 800583e:	ea03 0501 	and.w	r5, r3, r1
 8005842:	4620      	mov	r0, r4
 8005844:	4629      	mov	r1, r5
 8005846:	f04f 0200 	mov.w	r2, #0
 800584a:	f04f 0300 	mov.w	r3, #0
 800584e:	014b      	lsls	r3, r1, #5
 8005850:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005854:	0142      	lsls	r2, r0, #5
 8005856:	4610      	mov	r0, r2
 8005858:	4619      	mov	r1, r3
 800585a:	1b00      	subs	r0, r0, r4
 800585c:	eb61 0105 	sbc.w	r1, r1, r5
 8005860:	f04f 0200 	mov.w	r2, #0
 8005864:	f04f 0300 	mov.w	r3, #0
 8005868:	018b      	lsls	r3, r1, #6
 800586a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800586e:	0182      	lsls	r2, r0, #6
 8005870:	1a12      	subs	r2, r2, r0
 8005872:	eb63 0301 	sbc.w	r3, r3, r1
 8005876:	f04f 0000 	mov.w	r0, #0
 800587a:	f04f 0100 	mov.w	r1, #0
 800587e:	00d9      	lsls	r1, r3, #3
 8005880:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005884:	00d0      	lsls	r0, r2, #3
 8005886:	4602      	mov	r2, r0
 8005888:	460b      	mov	r3, r1
 800588a:	1912      	adds	r2, r2, r4
 800588c:	eb45 0303 	adc.w	r3, r5, r3
 8005890:	f04f 0000 	mov.w	r0, #0
 8005894:	f04f 0100 	mov.w	r1, #0
 8005898:	0299      	lsls	r1, r3, #10
 800589a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800589e:	0290      	lsls	r0, r2, #10
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	4610      	mov	r0, r2
 80058a6:	4619      	mov	r1, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	461a      	mov	r2, r3
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	f7fb f9c2 	bl	8000c38 <__aeabi_uldivmod>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4613      	mov	r3, r2
 80058ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058bc:	4b0a      	ldr	r3, [pc, #40]	; (80058e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	0c1b      	lsrs	r3, r3, #16
 80058c2:	f003 0303 	and.w	r3, r3, #3
 80058c6:	3301      	adds	r3, #1
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d4:	60bb      	str	r3, [r7, #8]
      break;
 80058d6:	e002      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058d8:	4b04      	ldr	r3, [pc, #16]	; (80058ec <HAL_RCC_GetSysClockFreq+0x164>)
 80058da:	60bb      	str	r3, [r7, #8]
      break;
 80058dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058de:	68bb      	ldr	r3, [r7, #8]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3710      	adds	r7, #16
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bdb0      	pop	{r4, r5, r7, pc}
 80058e8:	40023800 	.word	0x40023800
 80058ec:	00f42400 	.word	0x00f42400
 80058f0:	017d7840 	.word	0x017d7840

080058f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058f8:	4b03      	ldr	r3, [pc, #12]	; (8005908 <HAL_RCC_GetHCLKFreq+0x14>)
 80058fa:	681b      	ldr	r3, [r3, #0]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	20000000 	.word	0x20000000

0800590c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005910:	f7ff fff0 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 8005914:	4602      	mov	r2, r0
 8005916:	4b05      	ldr	r3, [pc, #20]	; (800592c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	0a9b      	lsrs	r3, r3, #10
 800591c:	f003 0307 	and.w	r3, r3, #7
 8005920:	4903      	ldr	r1, [pc, #12]	; (8005930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005922:	5ccb      	ldrb	r3, [r1, r3]
 8005924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005928:	4618      	mov	r0, r3
 800592a:	bd80      	pop	{r7, pc}
 800592c:	40023800 	.word	0x40023800
 8005930:	0800da24 	.word	0x0800da24

08005934 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005938:	f7ff ffdc 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 800593c:	4602      	mov	r2, r0
 800593e:	4b05      	ldr	r3, [pc, #20]	; (8005954 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	0b5b      	lsrs	r3, r3, #13
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	4903      	ldr	r1, [pc, #12]	; (8005958 <HAL_RCC_GetPCLK2Freq+0x24>)
 800594a:	5ccb      	ldrb	r3, [r1, r3]
 800594c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005950:	4618      	mov	r0, r3
 8005952:	bd80      	pop	{r7, pc}
 8005954:	40023800 	.word	0x40023800
 8005958:	0800da24 	.word	0x0800da24

0800595c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b086      	sub	sp, #24
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005964:	2300      	movs	r3, #0
 8005966:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b00      	cmp	r3, #0
 8005976:	d105      	bne.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005980:	2b00      	cmp	r3, #0
 8005982:	d035      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005984:	4b62      	ldr	r3, [pc, #392]	; (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005986:	2200      	movs	r2, #0
 8005988:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800598a:	f7fe fcab 	bl	80042e4 <HAL_GetTick>
 800598e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005990:	e008      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005992:	f7fe fca7 	bl	80042e4 <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	2b02      	cmp	r3, #2
 800599e:	d901      	bls.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e0b0      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059a4:	4b5b      	ldr	r3, [pc, #364]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1f0      	bne.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	019a      	lsls	r2, r3, #6
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	071b      	lsls	r3, r3, #28
 80059bc:	4955      	ldr	r1, [pc, #340]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80059c4:	4b52      	ldr	r3, [pc, #328]	; (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80059c6:	2201      	movs	r2, #1
 80059c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059ca:	f7fe fc8b 	bl	80042e4 <HAL_GetTick>
 80059ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059d0:	e008      	b.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80059d2:	f7fe fc87 	bl	80042e4 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d901      	bls.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e090      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059e4:	4b4b      	ldr	r3, [pc, #300]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0f0      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 8083 	beq.w	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	4b44      	ldr	r3, [pc, #272]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a06:	4a43      	ldr	r2, [pc, #268]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8005a0e:	4b41      	ldr	r3, [pc, #260]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a16:	60fb      	str	r3, [r7, #12]
 8005a18:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005a1a:	4b3f      	ldr	r3, [pc, #252]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a3e      	ldr	r2, [pc, #248]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a24:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a26:	f7fe fc5d 	bl	80042e4 <HAL_GetTick>
 8005a2a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005a2e:	f7fe fc59 	bl	80042e4 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e062      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a40:	4b35      	ldr	r3, [pc, #212]	; (8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0f0      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a4c:	4b31      	ldr	r3, [pc, #196]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a54:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d02f      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a64:	693a      	ldr	r2, [r7, #16]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d028      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a6a:	4b2a      	ldr	r3, [pc, #168]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a72:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a74:	4b29      	ldr	r3, [pc, #164]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005a76:	2201      	movs	r2, #1
 8005a78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a7a:	4b28      	ldr	r3, [pc, #160]	; (8005b1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005a80:	4a24      	ldr	r2, [pc, #144]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a86:	4b23      	ldr	r3, [pc, #140]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a8a:	f003 0301 	and.w	r3, r3, #1
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d114      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005a92:	f7fe fc27 	bl	80042e4 <HAL_GetTick>
 8005a96:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a98:	e00a      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a9a:	f7fe fc23 	bl	80042e4 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d901      	bls.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e02a      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ab0:	4b18      	ldr	r3, [pc, #96]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab4:	f003 0302 	and.w	r3, r3, #2
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d0ee      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ac4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ac8:	d10d      	bne.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005aca:	4b12      	ldr	r3, [pc, #72]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005ada:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ade:	490d      	ldr	r1, [pc, #52]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	608b      	str	r3, [r1, #8]
 8005ae4:	e005      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005ae6:	4b0b      	ldr	r3, [pc, #44]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	4a0a      	ldr	r2, [pc, #40]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005aec:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005af0:	6093      	str	r3, [r2, #8]
 8005af2:	4b08      	ldr	r3, [pc, #32]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005af4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005afe:	4905      	ldr	r1, [pc, #20]	; (8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3718      	adds	r7, #24
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	42470068 	.word	0x42470068
 8005b14:	40023800 	.word	0x40023800
 8005b18:	40007000 	.word	0x40007000
 8005b1c:	42470e40 	.word	0x42470e40

08005b20 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e083      	b.n	8005c3a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	7f5b      	ldrb	r3, [r3, #29]
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d105      	bne.n	8005b48 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f7fe f8a0 	bl	8003c88 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2202      	movs	r2, #2
 8005b4c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	22ca      	movs	r2, #202	; 0xca
 8005b54:	625a      	str	r2, [r3, #36]	; 0x24
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2253      	movs	r2, #83	; 0x53
 8005b5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 f897 	bl	8005c92 <RTC_EnterInitMode>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d008      	beq.n	8005b7c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	22ff      	movs	r2, #255	; 0xff
 8005b70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2204      	movs	r2, #4
 8005b76:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e05e      	b.n	8005c3a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	6812      	ldr	r2, [r2, #0]
 8005b86:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005b8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b8e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6899      	ldr	r1, [r3, #8]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685a      	ldr	r2, [r3, #4]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	68d2      	ldr	r2, [r2, #12]
 8005bb6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	6919      	ldr	r1, [r3, #16]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	041a      	lsls	r2, r3, #16
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bda:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 0320 	and.w	r3, r3, #32
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10e      	bne.n	8005c08 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f829 	bl	8005c42 <HAL_RTC_WaitForSynchro>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d008      	beq.n	8005c08 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	22ff      	movs	r2, #255	; 0xff
 8005bfc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2204      	movs	r2, #4
 8005c02:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e018      	b.n	8005c3a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c16:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699a      	ldr	r2, [r3, #24]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	22ff      	movs	r2, #255	; 0xff
 8005c30:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005c38:	2300      	movs	r3, #0
  }
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b084      	sub	sp, #16
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005c5c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c5e:	f7fe fb41 	bl	80042e4 <HAL_GetTick>
 8005c62:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005c64:	e009      	b.n	8005c7a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005c66:	f7fe fb3d 	bl	80042e4 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c74:	d901      	bls.n	8005c7a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e007      	b.n	8005c8a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	f003 0320 	and.w	r3, r3, #32
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d0ee      	beq.n	8005c66 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b084      	sub	sp, #16
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d119      	bne.n	8005ce0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005cb4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005cb6:	f7fe fb15 	bl	80042e4 <HAL_GetTick>
 8005cba:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005cbc:	e009      	b.n	8005cd2 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005cbe:	f7fe fb11 	bl	80042e4 <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ccc:	d901      	bls.n	8005cd2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	e007      	b.n	8005ce2 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d0ee      	beq.n	8005cbe <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3710      	adds	r7, #16
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8005cea:	b480      	push	{r7}
 8005cec:	b083      	sub	sp, #12
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
 8005cf2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	7f1b      	ldrb	r3, [r3, #28]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d101      	bne.n	8005d00 <HAL_RTCEx_SetCalibrationOutPut+0x16>
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	e030      	b.n	8005d62 <HAL_RTCEx_SetCalibrationOutPut+0x78>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2202      	movs	r2, #2
 8005d0a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	22ca      	movs	r2, #202	; 0xca
 8005d12:	625a      	str	r2, [r3, #36]	; 0x24
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2253      	movs	r2, #83	; 0x53
 8005d1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	689a      	ldr	r2, [r3, #8]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8005d2a:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6899      	ldr	r1, [r3, #8]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689a      	ldr	r2, [r3, #8]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005d4a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	22ff      	movs	r2, #255	; 0xff
 8005d52:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b082      	sub	sp, #8
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e041      	b.n	8005e04 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d106      	bne.n	8005d9a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f7fd ffa1 	bl	8003cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2202      	movs	r2, #2
 8005d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	3304      	adds	r3, #4
 8005daa:	4619      	mov	r1, r3
 8005dac:	4610      	mov	r0, r2
 8005dae:	f000 fff3 	bl	8006d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3708      	adds	r7, #8
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d001      	beq.n	8005e24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e046      	b.n	8005eb2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2202      	movs	r2, #2
 8005e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a23      	ldr	r2, [pc, #140]	; (8005ec0 <HAL_TIM_Base_Start+0xb4>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d022      	beq.n	8005e7c <HAL_TIM_Base_Start+0x70>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e3e:	d01d      	beq.n	8005e7c <HAL_TIM_Base_Start+0x70>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a1f      	ldr	r2, [pc, #124]	; (8005ec4 <HAL_TIM_Base_Start+0xb8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d018      	beq.n	8005e7c <HAL_TIM_Base_Start+0x70>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a1e      	ldr	r2, [pc, #120]	; (8005ec8 <HAL_TIM_Base_Start+0xbc>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d013      	beq.n	8005e7c <HAL_TIM_Base_Start+0x70>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a1c      	ldr	r2, [pc, #112]	; (8005ecc <HAL_TIM_Base_Start+0xc0>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d00e      	beq.n	8005e7c <HAL_TIM_Base_Start+0x70>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a1b      	ldr	r2, [pc, #108]	; (8005ed0 <HAL_TIM_Base_Start+0xc4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d009      	beq.n	8005e7c <HAL_TIM_Base_Start+0x70>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a19      	ldr	r2, [pc, #100]	; (8005ed4 <HAL_TIM_Base_Start+0xc8>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d004      	beq.n	8005e7c <HAL_TIM_Base_Start+0x70>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a18      	ldr	r2, [pc, #96]	; (8005ed8 <HAL_TIM_Base_Start+0xcc>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d111      	bne.n	8005ea0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f003 0307 	and.w	r3, r3, #7
 8005e86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2b06      	cmp	r3, #6
 8005e8c:	d010      	beq.n	8005eb0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f042 0201 	orr.w	r2, r2, #1
 8005e9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e9e:	e007      	b.n	8005eb0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3714      	adds	r7, #20
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	40010000 	.word	0x40010000
 8005ec4:	40000400 	.word	0x40000400
 8005ec8:	40000800 	.word	0x40000800
 8005ecc:	40000c00 	.word	0x40000c00
 8005ed0:	40010400 	.word	0x40010400
 8005ed4:	40014000 	.word	0x40014000
 8005ed8:	40001800 	.word	0x40001800

08005edc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e041      	b.n	8005f72 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d106      	bne.n	8005f08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7fe f80c 	bl	8003f20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	3304      	adds	r3, #4
 8005f18:	4619      	mov	r1, r3
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	f000 ff3c 	bl	8006d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
	...

08005f7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d109      	bne.n	8005fa0 <HAL_TIM_PWM_Start+0x24>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	bf14      	ite	ne
 8005f98:	2301      	movne	r3, #1
 8005f9a:	2300      	moveq	r3, #0
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	e022      	b.n	8005fe6 <HAL_TIM_PWM_Start+0x6a>
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	d109      	bne.n	8005fba <HAL_TIM_PWM_Start+0x3e>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	bf14      	ite	ne
 8005fb2:	2301      	movne	r3, #1
 8005fb4:	2300      	moveq	r3, #0
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	e015      	b.n	8005fe6 <HAL_TIM_PWM_Start+0x6a>
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d109      	bne.n	8005fd4 <HAL_TIM_PWM_Start+0x58>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	bf14      	ite	ne
 8005fcc:	2301      	movne	r3, #1
 8005fce:	2300      	moveq	r3, #0
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	e008      	b.n	8005fe6 <HAL_TIM_PWM_Start+0x6a>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	bf14      	ite	ne
 8005fe0:	2301      	movne	r3, #1
 8005fe2:	2300      	moveq	r3, #0
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d001      	beq.n	8005fee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e07c      	b.n	80060e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d104      	bne.n	8005ffe <HAL_TIM_PWM_Start+0x82>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ffc:	e013      	b.n	8006026 <HAL_TIM_PWM_Start+0xaa>
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b04      	cmp	r3, #4
 8006002:	d104      	bne.n	800600e <HAL_TIM_PWM_Start+0x92>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800600c:	e00b      	b.n	8006026 <HAL_TIM_PWM_Start+0xaa>
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b08      	cmp	r3, #8
 8006012:	d104      	bne.n	800601e <HAL_TIM_PWM_Start+0xa2>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800601c:	e003      	b.n	8006026 <HAL_TIM_PWM_Start+0xaa>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2202      	movs	r2, #2
 8006022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2201      	movs	r2, #1
 800602c:	6839      	ldr	r1, [r7, #0]
 800602e:	4618      	mov	r0, r3
 8006030:	f001 fac6 	bl	80075c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a2d      	ldr	r2, [pc, #180]	; (80060f0 <HAL_TIM_PWM_Start+0x174>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d004      	beq.n	8006048 <HAL_TIM_PWM_Start+0xcc>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a2c      	ldr	r2, [pc, #176]	; (80060f4 <HAL_TIM_PWM_Start+0x178>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d101      	bne.n	800604c <HAL_TIM_PWM_Start+0xd0>
 8006048:	2301      	movs	r3, #1
 800604a:	e000      	b.n	800604e <HAL_TIM_PWM_Start+0xd2>
 800604c:	2300      	movs	r3, #0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d007      	beq.n	8006062 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006060:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a22      	ldr	r2, [pc, #136]	; (80060f0 <HAL_TIM_PWM_Start+0x174>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d022      	beq.n	80060b2 <HAL_TIM_PWM_Start+0x136>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006074:	d01d      	beq.n	80060b2 <HAL_TIM_PWM_Start+0x136>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a1f      	ldr	r2, [pc, #124]	; (80060f8 <HAL_TIM_PWM_Start+0x17c>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d018      	beq.n	80060b2 <HAL_TIM_PWM_Start+0x136>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a1d      	ldr	r2, [pc, #116]	; (80060fc <HAL_TIM_PWM_Start+0x180>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d013      	beq.n	80060b2 <HAL_TIM_PWM_Start+0x136>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a1c      	ldr	r2, [pc, #112]	; (8006100 <HAL_TIM_PWM_Start+0x184>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d00e      	beq.n	80060b2 <HAL_TIM_PWM_Start+0x136>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a16      	ldr	r2, [pc, #88]	; (80060f4 <HAL_TIM_PWM_Start+0x178>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d009      	beq.n	80060b2 <HAL_TIM_PWM_Start+0x136>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a18      	ldr	r2, [pc, #96]	; (8006104 <HAL_TIM_PWM_Start+0x188>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d004      	beq.n	80060b2 <HAL_TIM_PWM_Start+0x136>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a16      	ldr	r2, [pc, #88]	; (8006108 <HAL_TIM_PWM_Start+0x18c>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d111      	bne.n	80060d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 0307 	and.w	r3, r3, #7
 80060bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2b06      	cmp	r3, #6
 80060c2:	d010      	beq.n	80060e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0201 	orr.w	r2, r2, #1
 80060d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d4:	e007      	b.n	80060e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f042 0201 	orr.w	r2, r2, #1
 80060e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	40010000 	.word	0x40010000
 80060f4:	40010400 	.word	0x40010400
 80060f8:	40000400 	.word	0x40000400
 80060fc:	40000800 	.word	0x40000800
 8006100:	40000c00 	.word	0x40000c00
 8006104:	40014000 	.word	0x40014000
 8006108:	40001800 	.word	0x40001800

0800610c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e041      	b.n	80061a2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	d106      	bne.n	8006138 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f7fd fea4 	bl	8003e80 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2202      	movs	r2, #2
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	3304      	adds	r3, #4
 8006148:	4619      	mov	r1, r3
 800614a:	4610      	mov	r0, r2
 800614c:	f000 fe24 	bl	8006d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061b6:	2300      	movs	r3, #0
 80061b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d104      	bne.n	80061ca <HAL_TIM_IC_Start_IT+0x1e>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	e013      	b.n	80061f2 <HAL_TIM_IC_Start_IT+0x46>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	2b04      	cmp	r3, #4
 80061ce:	d104      	bne.n	80061da <HAL_TIM_IC_Start_IT+0x2e>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	e00b      	b.n	80061f2 <HAL_TIM_IC_Start_IT+0x46>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d104      	bne.n	80061ea <HAL_TIM_IC_Start_IT+0x3e>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	e003      	b.n	80061f2 <HAL_TIM_IC_Start_IT+0x46>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d104      	bne.n	8006204 <HAL_TIM_IC_Start_IT+0x58>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006200:	b2db      	uxtb	r3, r3
 8006202:	e013      	b.n	800622c <HAL_TIM_IC_Start_IT+0x80>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	2b04      	cmp	r3, #4
 8006208:	d104      	bne.n	8006214 <HAL_TIM_IC_Start_IT+0x68>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006210:	b2db      	uxtb	r3, r3
 8006212:	e00b      	b.n	800622c <HAL_TIM_IC_Start_IT+0x80>
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	2b08      	cmp	r3, #8
 8006218:	d104      	bne.n	8006224 <HAL_TIM_IC_Start_IT+0x78>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006220:	b2db      	uxtb	r3, r3
 8006222:	e003      	b.n	800622c <HAL_TIM_IC_Start_IT+0x80>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800622a:	b2db      	uxtb	r3, r3
 800622c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800622e:	7bbb      	ldrb	r3, [r7, #14]
 8006230:	2b01      	cmp	r3, #1
 8006232:	d102      	bne.n	800623a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006234:	7b7b      	ldrb	r3, [r7, #13]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d001      	beq.n	800623e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e0cc      	b.n	80063d8 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d104      	bne.n	800624e <HAL_TIM_IC_Start_IT+0xa2>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2202      	movs	r2, #2
 8006248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800624c:	e013      	b.n	8006276 <HAL_TIM_IC_Start_IT+0xca>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b04      	cmp	r3, #4
 8006252:	d104      	bne.n	800625e <HAL_TIM_IC_Start_IT+0xb2>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2202      	movs	r2, #2
 8006258:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800625c:	e00b      	b.n	8006276 <HAL_TIM_IC_Start_IT+0xca>
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b08      	cmp	r3, #8
 8006262:	d104      	bne.n	800626e <HAL_TIM_IC_Start_IT+0xc2>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800626c:	e003      	b.n	8006276 <HAL_TIM_IC_Start_IT+0xca>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2202      	movs	r2, #2
 8006272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d104      	bne.n	8006286 <HAL_TIM_IC_Start_IT+0xda>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006284:	e013      	b.n	80062ae <HAL_TIM_IC_Start_IT+0x102>
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	2b04      	cmp	r3, #4
 800628a:	d104      	bne.n	8006296 <HAL_TIM_IC_Start_IT+0xea>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2202      	movs	r2, #2
 8006290:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006294:	e00b      	b.n	80062ae <HAL_TIM_IC_Start_IT+0x102>
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2b08      	cmp	r3, #8
 800629a:	d104      	bne.n	80062a6 <HAL_TIM_IC_Start_IT+0xfa>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062a4:	e003      	b.n	80062ae <HAL_TIM_IC_Start_IT+0x102>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2202      	movs	r2, #2
 80062aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	2b0c      	cmp	r3, #12
 80062b2:	d841      	bhi.n	8006338 <HAL_TIM_IC_Start_IT+0x18c>
 80062b4:	a201      	add	r2, pc, #4	; (adr r2, 80062bc <HAL_TIM_IC_Start_IT+0x110>)
 80062b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ba:	bf00      	nop
 80062bc:	080062f1 	.word	0x080062f1
 80062c0:	08006339 	.word	0x08006339
 80062c4:	08006339 	.word	0x08006339
 80062c8:	08006339 	.word	0x08006339
 80062cc:	08006303 	.word	0x08006303
 80062d0:	08006339 	.word	0x08006339
 80062d4:	08006339 	.word	0x08006339
 80062d8:	08006339 	.word	0x08006339
 80062dc:	08006315 	.word	0x08006315
 80062e0:	08006339 	.word	0x08006339
 80062e4:	08006339 	.word	0x08006339
 80062e8:	08006339 	.word	0x08006339
 80062ec:	08006327 	.word	0x08006327
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f042 0202 	orr.w	r2, r2, #2
 80062fe:	60da      	str	r2, [r3, #12]
      break;
 8006300:	e01d      	b.n	800633e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68da      	ldr	r2, [r3, #12]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f042 0204 	orr.w	r2, r2, #4
 8006310:	60da      	str	r2, [r3, #12]
      break;
 8006312:	e014      	b.n	800633e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68da      	ldr	r2, [r3, #12]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0208 	orr.w	r2, r2, #8
 8006322:	60da      	str	r2, [r3, #12]
      break;
 8006324:	e00b      	b.n	800633e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68da      	ldr	r2, [r3, #12]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f042 0210 	orr.w	r2, r2, #16
 8006334:	60da      	str	r2, [r3, #12]
      break;
 8006336:	e002      	b.n	800633e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	73fb      	strb	r3, [r7, #15]
      break;
 800633c:	bf00      	nop
  }

  if (status == HAL_OK)
 800633e:	7bfb      	ldrb	r3, [r7, #15]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d148      	bne.n	80063d6 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2201      	movs	r2, #1
 800634a:	6839      	ldr	r1, [r7, #0]
 800634c:	4618      	mov	r0, r3
 800634e:	f001 f937 	bl	80075c0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a22      	ldr	r2, [pc, #136]	; (80063e0 <HAL_TIM_IC_Start_IT+0x234>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d022      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0x1f6>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006364:	d01d      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a1e      	ldr	r2, [pc, #120]	; (80063e4 <HAL_TIM_IC_Start_IT+0x238>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d018      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a1c      	ldr	r2, [pc, #112]	; (80063e8 <HAL_TIM_IC_Start_IT+0x23c>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d013      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0x1f6>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a1b      	ldr	r2, [pc, #108]	; (80063ec <HAL_TIM_IC_Start_IT+0x240>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d00e      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a19      	ldr	r2, [pc, #100]	; (80063f0 <HAL_TIM_IC_Start_IT+0x244>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d009      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0x1f6>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a18      	ldr	r2, [pc, #96]	; (80063f4 <HAL_TIM_IC_Start_IT+0x248>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d004      	beq.n	80063a2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a16      	ldr	r2, [pc, #88]	; (80063f8 <HAL_TIM_IC_Start_IT+0x24c>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d111      	bne.n	80063c6 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f003 0307 	and.w	r3, r3, #7
 80063ac:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	2b06      	cmp	r3, #6
 80063b2:	d010      	beq.n	80063d6 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f042 0201 	orr.w	r2, r2, #1
 80063c2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c4:	e007      	b.n	80063d6 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f042 0201 	orr.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	40010000 	.word	0x40010000
 80063e4:	40000400 	.word	0x40000400
 80063e8:	40000800 	.word	0x40000800
 80063ec:	40000c00 	.word	0x40000c00
 80063f0:	40010400 	.word	0x40010400
 80063f4:	40014000 	.word	0x40014000
 80063f8:	40001800 	.word	0x40001800

080063fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d101      	bne.n	8006410 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e097      	b.n	8006540 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b00      	cmp	r3, #0
 800641a:	d106      	bne.n	800642a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f7fd fc91 	bl	8003d4c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2202      	movs	r2, #2
 800642e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	6812      	ldr	r2, [r2, #0]
 800643c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006440:	f023 0307 	bic.w	r3, r3, #7
 8006444:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	3304      	adds	r3, #4
 800644e:	4619      	mov	r1, r3
 8006450:	4610      	mov	r0, r2
 8006452:	f000 fca1 	bl	8006d98 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	6a1b      	ldr	r3, [r3, #32]
 800646c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	4313      	orrs	r3, r2
 8006476:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800647e:	f023 0303 	bic.w	r3, r3, #3
 8006482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	689a      	ldr	r2, [r3, #8]
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	699b      	ldr	r3, [r3, #24]
 800648c:	021b      	lsls	r3, r3, #8
 800648e:	4313      	orrs	r3, r2
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	4313      	orrs	r3, r2
 8006494:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800649c:	f023 030c 	bic.w	r3, r3, #12
 80064a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	021b      	lsls	r3, r3, #8
 80064b8:	4313      	orrs	r3, r2
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	4313      	orrs	r3, r2
 80064be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	011a      	lsls	r2, r3, #4
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	031b      	lsls	r3, r3, #12
 80064cc:	4313      	orrs	r3, r2
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80064da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80064e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	4313      	orrs	r3, r2
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006558:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006560:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006568:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006570:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d110      	bne.n	800659a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006578:	7bfb      	ldrb	r3, [r7, #15]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d102      	bne.n	8006584 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800657e:	7b7b      	ldrb	r3, [r7, #13]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d001      	beq.n	8006588 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e069      	b.n	800665c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2202      	movs	r2, #2
 800658c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006598:	e031      	b.n	80065fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b04      	cmp	r3, #4
 800659e:	d110      	bne.n	80065c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80065a0:	7bbb      	ldrb	r3, [r7, #14]
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d102      	bne.n	80065ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80065a6:	7b3b      	ldrb	r3, [r7, #12]
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d001      	beq.n	80065b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e055      	b.n	800665c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2202      	movs	r2, #2
 80065bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065c0:	e01d      	b.n	80065fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80065c2:	7bfb      	ldrb	r3, [r7, #15]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d108      	bne.n	80065da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80065c8:	7bbb      	ldrb	r3, [r7, #14]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d105      	bne.n	80065da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80065ce:	7b7b      	ldrb	r3, [r7, #13]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d102      	bne.n	80065da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80065d4:	7b3b      	ldrb	r3, [r7, #12]
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d001      	beq.n	80065de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e03e      	b.n	800665c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2202      	movs	r2, #2
 80065ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2202      	movs	r2, #2
 80065f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2202      	movs	r2, #2
 80065fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d003      	beq.n	800660c <HAL_TIM_Encoder_Start+0xc4>
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	2b04      	cmp	r3, #4
 8006608:	d008      	beq.n	800661c <HAL_TIM_Encoder_Start+0xd4>
 800660a:	e00f      	b.n	800662c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2201      	movs	r2, #1
 8006612:	2100      	movs	r1, #0
 8006614:	4618      	mov	r0, r3
 8006616:	f000 ffd3 	bl	80075c0 <TIM_CCxChannelCmd>
      break;
 800661a:	e016      	b.n	800664a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2201      	movs	r2, #1
 8006622:	2104      	movs	r1, #4
 8006624:	4618      	mov	r0, r3
 8006626:	f000 ffcb 	bl	80075c0 <TIM_CCxChannelCmd>
      break;
 800662a:	e00e      	b.n	800664a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2201      	movs	r2, #1
 8006632:	2100      	movs	r1, #0
 8006634:	4618      	mov	r0, r3
 8006636:	f000 ffc3 	bl	80075c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2201      	movs	r2, #1
 8006640:	2104      	movs	r1, #4
 8006642:	4618      	mov	r0, r3
 8006644:	f000 ffbc 	bl	80075c0 <TIM_CCxChannelCmd>
      break;
 8006648:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f042 0201 	orr.w	r2, r2, #1
 8006658:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b02      	cmp	r3, #2
 8006678:	d122      	bne.n	80066c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b02      	cmp	r3, #2
 8006686:	d11b      	bne.n	80066c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f06f 0202 	mvn.w	r2, #2
 8006690:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2201      	movs	r2, #1
 8006696:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	f003 0303 	and.w	r3, r3, #3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d003      	beq.n	80066ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7fa fd12 	bl	80010d0 <HAL_TIM_IC_CaptureCallback>
 80066ac:	e005      	b.n	80066ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 fb54 	bl	8006d5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 fb5b 	bl	8006d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	f003 0304 	and.w	r3, r3, #4
 80066ca:	2b04      	cmp	r3, #4
 80066cc:	d122      	bne.n	8006714 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f003 0304 	and.w	r3, r3, #4
 80066d8:	2b04      	cmp	r3, #4
 80066da:	d11b      	bne.n	8006714 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f06f 0204 	mvn.w	r2, #4
 80066e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2202      	movs	r2, #2
 80066ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7fa fce8 	bl	80010d0 <HAL_TIM_IC_CaptureCallback>
 8006700:	e005      	b.n	800670e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fb2a 	bl	8006d5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 fb31 	bl	8006d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	f003 0308 	and.w	r3, r3, #8
 800671e:	2b08      	cmp	r3, #8
 8006720:	d122      	bne.n	8006768 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f003 0308 	and.w	r3, r3, #8
 800672c:	2b08      	cmp	r3, #8
 800672e:	d11b      	bne.n	8006768 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0208 	mvn.w	r2, #8
 8006738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2204      	movs	r2, #4
 800673e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	f003 0303 	and.w	r3, r3, #3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d003      	beq.n	8006756 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f7fa fcbe 	bl	80010d0 <HAL_TIM_IC_CaptureCallback>
 8006754:	e005      	b.n	8006762 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fb00 	bl	8006d5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 fb07 	bl	8006d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	f003 0310 	and.w	r3, r3, #16
 8006772:	2b10      	cmp	r3, #16
 8006774:	d122      	bne.n	80067bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f003 0310 	and.w	r3, r3, #16
 8006780:	2b10      	cmp	r3, #16
 8006782:	d11b      	bne.n	80067bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f06f 0210 	mvn.w	r2, #16
 800678c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2208      	movs	r2, #8
 8006792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	69db      	ldr	r3, [r3, #28]
 800679a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d003      	beq.n	80067aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7fa fc94 	bl	80010d0 <HAL_TIM_IC_CaptureCallback>
 80067a8:	e005      	b.n	80067b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fad6 	bl	8006d5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 fadd 	bl	8006d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d10e      	bne.n	80067e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d107      	bne.n	80067e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f06f 0201 	mvn.w	r2, #1
 80067e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 fab0 	bl	8006d48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f2:	2b80      	cmp	r3, #128	; 0x80
 80067f4:	d10e      	bne.n	8006814 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006800:	2b80      	cmp	r3, #128	; 0x80
 8006802:	d107      	bne.n	8006814 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800680c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 ffd4 	bl	80077bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800681e:	2b40      	cmp	r3, #64	; 0x40
 8006820:	d10e      	bne.n	8006840 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800682c:	2b40      	cmp	r3, #64	; 0x40
 800682e:	d107      	bne.n	8006840 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 faa2 	bl	8006d84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	f003 0320 	and.w	r3, r3, #32
 800684a:	2b20      	cmp	r3, #32
 800684c:	d10e      	bne.n	800686c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	f003 0320 	and.w	r3, r3, #32
 8006858:	2b20      	cmp	r3, #32
 800685a:	d107      	bne.n	800686c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f06f 0220 	mvn.w	r2, #32
 8006864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 ff9e 	bl	80077a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800686c:	bf00      	nop
 800686e:	3708      	adds	r7, #8
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006880:	2300      	movs	r3, #0
 8006882:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800688a:	2b01      	cmp	r3, #1
 800688c:	d101      	bne.n	8006892 <HAL_TIM_IC_ConfigChannel+0x1e>
 800688e:	2302      	movs	r3, #2
 8006890:	e088      	b.n	80069a4 <HAL_TIM_IC_ConfigChannel+0x130>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d11b      	bne.n	80068d8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	6819      	ldr	r1, [r3, #0]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f000 fcc2 	bl	8007238 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	699a      	ldr	r2, [r3, #24]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f022 020c 	bic.w	r2, r2, #12
 80068c2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6999      	ldr	r1, [r3, #24]
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	689a      	ldr	r2, [r3, #8]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	430a      	orrs	r2, r1
 80068d4:	619a      	str	r2, [r3, #24]
 80068d6:	e060      	b.n	800699a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b04      	cmp	r3, #4
 80068dc:	d11c      	bne.n	8006918 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6818      	ldr	r0, [r3, #0]
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	6819      	ldr	r1, [r3, #0]
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f000 fd46 	bl	800737e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	699a      	ldr	r2, [r3, #24]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006900:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	6999      	ldr	r1, [r3, #24]
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	021a      	lsls	r2, r3, #8
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	430a      	orrs	r2, r1
 8006914:	619a      	str	r2, [r3, #24]
 8006916:	e040      	b.n	800699a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b08      	cmp	r3, #8
 800691c:	d11b      	bne.n	8006956 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6818      	ldr	r0, [r3, #0]
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	6819      	ldr	r1, [r3, #0]
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	685a      	ldr	r2, [r3, #4]
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f000 fd93 	bl	8007458 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69da      	ldr	r2, [r3, #28]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f022 020c 	bic.w	r2, r2, #12
 8006940:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	69d9      	ldr	r1, [r3, #28]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	689a      	ldr	r2, [r3, #8]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	430a      	orrs	r2, r1
 8006952:	61da      	str	r2, [r3, #28]
 8006954:	e021      	b.n	800699a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b0c      	cmp	r3, #12
 800695a:	d11c      	bne.n	8006996 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6818      	ldr	r0, [r3, #0]
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	6819      	ldr	r1, [r3, #0]
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	685a      	ldr	r2, [r3, #4]
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	f000 fdb0 	bl	80074d0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	69da      	ldr	r2, [r3, #28]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800697e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	69d9      	ldr	r1, [r3, #28]
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	021a      	lsls	r2, r3, #8
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	430a      	orrs	r2, r1
 8006992:	61da      	str	r2, [r3, #28]
 8006994:	e001      	b.n	800699a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069b8:	2300      	movs	r3, #0
 80069ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d101      	bne.n	80069ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80069c6:	2302      	movs	r3, #2
 80069c8:	e0ae      	b.n	8006b28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2201      	movs	r2, #1
 80069ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b0c      	cmp	r3, #12
 80069d6:	f200 809f 	bhi.w	8006b18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80069da:	a201      	add	r2, pc, #4	; (adr r2, 80069e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e0:	08006a15 	.word	0x08006a15
 80069e4:	08006b19 	.word	0x08006b19
 80069e8:	08006b19 	.word	0x08006b19
 80069ec:	08006b19 	.word	0x08006b19
 80069f0:	08006a55 	.word	0x08006a55
 80069f4:	08006b19 	.word	0x08006b19
 80069f8:	08006b19 	.word	0x08006b19
 80069fc:	08006b19 	.word	0x08006b19
 8006a00:	08006a97 	.word	0x08006a97
 8006a04:	08006b19 	.word	0x08006b19
 8006a08:	08006b19 	.word	0x08006b19
 8006a0c:	08006b19 	.word	0x08006b19
 8006a10:	08006ad7 	.word	0x08006ad7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68b9      	ldr	r1, [r7, #8]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 fa5c 	bl	8006ed8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	699a      	ldr	r2, [r3, #24]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f042 0208 	orr.w	r2, r2, #8
 8006a2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	699a      	ldr	r2, [r3, #24]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f022 0204 	bic.w	r2, r2, #4
 8006a3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6999      	ldr	r1, [r3, #24]
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	691a      	ldr	r2, [r3, #16]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	430a      	orrs	r2, r1
 8006a50:	619a      	str	r2, [r3, #24]
      break;
 8006a52:	e064      	b.n	8006b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68b9      	ldr	r1, [r7, #8]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 faac 	bl	8006fb8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	699a      	ldr	r2, [r3, #24]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	699a      	ldr	r2, [r3, #24]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	6999      	ldr	r1, [r3, #24]
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	021a      	lsls	r2, r3, #8
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	619a      	str	r2, [r3, #24]
      break;
 8006a94:	e043      	b.n	8006b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68b9      	ldr	r1, [r7, #8]
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f000 fb01 	bl	80070a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	69da      	ldr	r2, [r3, #28]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f042 0208 	orr.w	r2, r2, #8
 8006ab0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	69da      	ldr	r2, [r3, #28]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 0204 	bic.w	r2, r2, #4
 8006ac0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	69d9      	ldr	r1, [r3, #28]
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	691a      	ldr	r2, [r3, #16]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	61da      	str	r2, [r3, #28]
      break;
 8006ad4:	e023      	b.n	8006b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68b9      	ldr	r1, [r7, #8]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f000 fb55 	bl	800718c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	69da      	ldr	r2, [r3, #28]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006af0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	69da      	ldr	r2, [r3, #28]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	69d9      	ldr	r1, [r3, #28]
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	691b      	ldr	r3, [r3, #16]
 8006b0c:	021a      	lsls	r2, r3, #8
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	430a      	orrs	r2, r1
 8006b14:	61da      	str	r2, [r3, #28]
      break;
 8006b16:	e002      	b.n	8006b1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	75fb      	strb	r3, [r7, #23]
      break;
 8006b1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b26:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3718      	adds	r7, #24
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d101      	bne.n	8006b4c <HAL_TIM_ConfigClockSource+0x1c>
 8006b48:	2302      	movs	r3, #2
 8006b4a:	e0b4      	b.n	8006cb6 <HAL_TIM_ConfigClockSource+0x186>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2202      	movs	r2, #2
 8006b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b84:	d03e      	beq.n	8006c04 <HAL_TIM_ConfigClockSource+0xd4>
 8006b86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b8a:	f200 8087 	bhi.w	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b92:	f000 8086 	beq.w	8006ca2 <HAL_TIM_ConfigClockSource+0x172>
 8006b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b9a:	d87f      	bhi.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006b9c:	2b70      	cmp	r3, #112	; 0x70
 8006b9e:	d01a      	beq.n	8006bd6 <HAL_TIM_ConfigClockSource+0xa6>
 8006ba0:	2b70      	cmp	r3, #112	; 0x70
 8006ba2:	d87b      	bhi.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006ba4:	2b60      	cmp	r3, #96	; 0x60
 8006ba6:	d050      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0x11a>
 8006ba8:	2b60      	cmp	r3, #96	; 0x60
 8006baa:	d877      	bhi.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006bac:	2b50      	cmp	r3, #80	; 0x50
 8006bae:	d03c      	beq.n	8006c2a <HAL_TIM_ConfigClockSource+0xfa>
 8006bb0:	2b50      	cmp	r3, #80	; 0x50
 8006bb2:	d873      	bhi.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006bb4:	2b40      	cmp	r3, #64	; 0x40
 8006bb6:	d058      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x13a>
 8006bb8:	2b40      	cmp	r3, #64	; 0x40
 8006bba:	d86f      	bhi.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006bbc:	2b30      	cmp	r3, #48	; 0x30
 8006bbe:	d064      	beq.n	8006c8a <HAL_TIM_ConfigClockSource+0x15a>
 8006bc0:	2b30      	cmp	r3, #48	; 0x30
 8006bc2:	d86b      	bhi.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006bc4:	2b20      	cmp	r3, #32
 8006bc6:	d060      	beq.n	8006c8a <HAL_TIM_ConfigClockSource+0x15a>
 8006bc8:	2b20      	cmp	r3, #32
 8006bca:	d867      	bhi.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d05c      	beq.n	8006c8a <HAL_TIM_ConfigClockSource+0x15a>
 8006bd0:	2b10      	cmp	r3, #16
 8006bd2:	d05a      	beq.n	8006c8a <HAL_TIM_ConfigClockSource+0x15a>
 8006bd4:	e062      	b.n	8006c9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6818      	ldr	r0, [r3, #0]
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	6899      	ldr	r1, [r3, #8]
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685a      	ldr	r2, [r3, #4]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	f000 fccb 	bl	8007580 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006bf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	609a      	str	r2, [r3, #8]
      break;
 8006c02:	e04f      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6818      	ldr	r0, [r3, #0]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	6899      	ldr	r1, [r3, #8]
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	685a      	ldr	r2, [r3, #4]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	f000 fcb4 	bl	8007580 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	689a      	ldr	r2, [r3, #8]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c26:	609a      	str	r2, [r3, #8]
      break;
 8006c28:	e03c      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6818      	ldr	r0, [r3, #0]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	6859      	ldr	r1, [r3, #4]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	461a      	mov	r2, r3
 8006c38:	f000 fb72 	bl	8007320 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2150      	movs	r1, #80	; 0x50
 8006c42:	4618      	mov	r0, r3
 8006c44:	f000 fc81 	bl	800754a <TIM_ITRx_SetConfig>
      break;
 8006c48:	e02c      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6818      	ldr	r0, [r3, #0]
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	6859      	ldr	r1, [r3, #4]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	461a      	mov	r2, r3
 8006c58:	f000 fbce 	bl	80073f8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2160      	movs	r1, #96	; 0x60
 8006c62:	4618      	mov	r0, r3
 8006c64:	f000 fc71 	bl	800754a <TIM_ITRx_SetConfig>
      break;
 8006c68:	e01c      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6818      	ldr	r0, [r3, #0]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	6859      	ldr	r1, [r3, #4]
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	461a      	mov	r2, r3
 8006c78:	f000 fb52 	bl	8007320 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2140      	movs	r1, #64	; 0x40
 8006c82:	4618      	mov	r0, r3
 8006c84:	f000 fc61 	bl	800754a <TIM_ITRx_SetConfig>
      break;
 8006c88:	e00c      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4619      	mov	r1, r3
 8006c94:	4610      	mov	r0, r2
 8006c96:	f000 fc58 	bl	800754a <TIM_ITRx_SetConfig>
      break;
 8006c9a:	e003      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8006ca0:	e000      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006ca2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
	...

08006cc0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	60fb      	str	r3, [r7, #12]
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b0c      	cmp	r3, #12
 8006cd2:	d831      	bhi.n	8006d38 <HAL_TIM_ReadCapturedValue+0x78>
 8006cd4:	a201      	add	r2, pc, #4	; (adr r2, 8006cdc <HAL_TIM_ReadCapturedValue+0x1c>)
 8006cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cda:	bf00      	nop
 8006cdc:	08006d11 	.word	0x08006d11
 8006ce0:	08006d39 	.word	0x08006d39
 8006ce4:	08006d39 	.word	0x08006d39
 8006ce8:	08006d39 	.word	0x08006d39
 8006cec:	08006d1b 	.word	0x08006d1b
 8006cf0:	08006d39 	.word	0x08006d39
 8006cf4:	08006d39 	.word	0x08006d39
 8006cf8:	08006d39 	.word	0x08006d39
 8006cfc:	08006d25 	.word	0x08006d25
 8006d00:	08006d39 	.word	0x08006d39
 8006d04:	08006d39 	.word	0x08006d39
 8006d08:	08006d39 	.word	0x08006d39
 8006d0c:	08006d2f 	.word	0x08006d2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d16:	60fb      	str	r3, [r7, #12]

      break;
 8006d18:	e00f      	b.n	8006d3a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d20:	60fb      	str	r3, [r7, #12]

      break;
 8006d22:	e00a      	b.n	8006d3a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d2a:	60fb      	str	r3, [r7, #12]

      break;
 8006d2c:	e005      	b.n	8006d3a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d34:	60fb      	str	r3, [r7, #12]

      break;
 8006d36:	e000      	b.n	8006d3a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006d38:	bf00      	nop
  }

  return tmpreg;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3714      	adds	r7, #20
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a40      	ldr	r2, [pc, #256]	; (8006eac <TIM_Base_SetConfig+0x114>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d013      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006db6:	d00f      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a3d      	ldr	r2, [pc, #244]	; (8006eb0 <TIM_Base_SetConfig+0x118>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d00b      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a3c      	ldr	r2, [pc, #240]	; (8006eb4 <TIM_Base_SetConfig+0x11c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d007      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a3b      	ldr	r2, [pc, #236]	; (8006eb8 <TIM_Base_SetConfig+0x120>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d003      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a3a      	ldr	r2, [pc, #232]	; (8006ebc <TIM_Base_SetConfig+0x124>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d108      	bne.n	8006dea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	68fa      	ldr	r2, [r7, #12]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a2f      	ldr	r2, [pc, #188]	; (8006eac <TIM_Base_SetConfig+0x114>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d02b      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006df8:	d027      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a2c      	ldr	r2, [pc, #176]	; (8006eb0 <TIM_Base_SetConfig+0x118>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d023      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a2b      	ldr	r2, [pc, #172]	; (8006eb4 <TIM_Base_SetConfig+0x11c>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d01f      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a2a      	ldr	r2, [pc, #168]	; (8006eb8 <TIM_Base_SetConfig+0x120>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d01b      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a29      	ldr	r2, [pc, #164]	; (8006ebc <TIM_Base_SetConfig+0x124>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d017      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a28      	ldr	r2, [pc, #160]	; (8006ec0 <TIM_Base_SetConfig+0x128>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d013      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a27      	ldr	r2, [pc, #156]	; (8006ec4 <TIM_Base_SetConfig+0x12c>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d00f      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a26      	ldr	r2, [pc, #152]	; (8006ec8 <TIM_Base_SetConfig+0x130>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d00b      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a25      	ldr	r2, [pc, #148]	; (8006ecc <TIM_Base_SetConfig+0x134>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d007      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a24      	ldr	r2, [pc, #144]	; (8006ed0 <TIM_Base_SetConfig+0x138>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d003      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a23      	ldr	r2, [pc, #140]	; (8006ed4 <TIM_Base_SetConfig+0x13c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d108      	bne.n	8006e5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	689a      	ldr	r2, [r3, #8]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a0a      	ldr	r2, [pc, #40]	; (8006eac <TIM_Base_SetConfig+0x114>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d003      	beq.n	8006e90 <TIM_Base_SetConfig+0xf8>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a0c      	ldr	r2, [pc, #48]	; (8006ebc <TIM_Base_SetConfig+0x124>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d103      	bne.n	8006e98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	691a      	ldr	r2, [r3, #16]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	615a      	str	r2, [r3, #20]
}
 8006e9e:	bf00      	nop
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	40010000 	.word	0x40010000
 8006eb0:	40000400 	.word	0x40000400
 8006eb4:	40000800 	.word	0x40000800
 8006eb8:	40000c00 	.word	0x40000c00
 8006ebc:	40010400 	.word	0x40010400
 8006ec0:	40014000 	.word	0x40014000
 8006ec4:	40014400 	.word	0x40014400
 8006ec8:	40014800 	.word	0x40014800
 8006ecc:	40001800 	.word	0x40001800
 8006ed0:	40001c00 	.word	0x40001c00
 8006ed4:	40002000 	.word	0x40002000

08006ed8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	f023 0201 	bic.w	r2, r3, #1
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f023 0303 	bic.w	r3, r3, #3
 8006f0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	68fa      	ldr	r2, [r7, #12]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f023 0302 	bic.w	r3, r3, #2
 8006f20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a20      	ldr	r2, [pc, #128]	; (8006fb0 <TIM_OC1_SetConfig+0xd8>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d003      	beq.n	8006f3c <TIM_OC1_SetConfig+0x64>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a1f      	ldr	r2, [pc, #124]	; (8006fb4 <TIM_OC1_SetConfig+0xdc>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d10c      	bne.n	8006f56 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f023 0308 	bic.w	r3, r3, #8
 8006f42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	f023 0304 	bic.w	r3, r3, #4
 8006f54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a15      	ldr	r2, [pc, #84]	; (8006fb0 <TIM_OC1_SetConfig+0xd8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d003      	beq.n	8006f66 <TIM_OC1_SetConfig+0x8e>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a14      	ldr	r2, [pc, #80]	; (8006fb4 <TIM_OC1_SetConfig+0xdc>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d111      	bne.n	8006f8a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	693a      	ldr	r2, [r7, #16]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	699b      	ldr	r3, [r3, #24]
 8006f84:	693a      	ldr	r2, [r7, #16]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	693a      	ldr	r2, [r7, #16]
 8006f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	697a      	ldr	r2, [r7, #20]
 8006fa2:	621a      	str	r2, [r3, #32]
}
 8006fa4:	bf00      	nop
 8006fa6:	371c      	adds	r7, #28
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr
 8006fb0:	40010000 	.word	0x40010000
 8006fb4:	40010400 	.word	0x40010400

08006fb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b087      	sub	sp, #28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a1b      	ldr	r3, [r3, #32]
 8006fc6:	f023 0210 	bic.w	r2, r3, #16
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	699b      	ldr	r3, [r3, #24]
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	021b      	lsls	r3, r3, #8
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	f023 0320 	bic.w	r3, r3, #32
 8007002:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	011b      	lsls	r3, r3, #4
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	4313      	orrs	r3, r2
 800700e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a22      	ldr	r2, [pc, #136]	; (800709c <TIM_OC2_SetConfig+0xe4>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d003      	beq.n	8007020 <TIM_OC2_SetConfig+0x68>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a21      	ldr	r2, [pc, #132]	; (80070a0 <TIM_OC2_SetConfig+0xe8>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d10d      	bne.n	800703c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007026:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	011b      	lsls	r3, r3, #4
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	4313      	orrs	r3, r2
 8007032:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800703a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a17      	ldr	r2, [pc, #92]	; (800709c <TIM_OC2_SetConfig+0xe4>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d003      	beq.n	800704c <TIM_OC2_SetConfig+0x94>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a16      	ldr	r2, [pc, #88]	; (80070a0 <TIM_OC2_SetConfig+0xe8>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d113      	bne.n	8007074 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007052:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800705a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	009b      	lsls	r3, r3, #2
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	4313      	orrs	r3, r2
 8007066:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	4313      	orrs	r3, r2
 8007072:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	621a      	str	r2, [r3, #32]
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	40010000 	.word	0x40010000
 80070a0:	40010400 	.word	0x40010400

080070a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b087      	sub	sp, #28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f023 0303 	bic.w	r3, r3, #3
 80070da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	021b      	lsls	r3, r3, #8
 80070f4:	697a      	ldr	r2, [r7, #20]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a21      	ldr	r2, [pc, #132]	; (8007184 <TIM_OC3_SetConfig+0xe0>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d003      	beq.n	800710a <TIM_OC3_SetConfig+0x66>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a20      	ldr	r2, [pc, #128]	; (8007188 <TIM_OC3_SetConfig+0xe4>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d10d      	bne.n	8007126 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007110:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	021b      	lsls	r3, r3, #8
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	4313      	orrs	r3, r2
 800711c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a16      	ldr	r2, [pc, #88]	; (8007184 <TIM_OC3_SetConfig+0xe0>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d003      	beq.n	8007136 <TIM_OC3_SetConfig+0x92>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a15      	ldr	r2, [pc, #84]	; (8007188 <TIM_OC3_SetConfig+0xe4>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d113      	bne.n	800715e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800713c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007144:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	011b      	lsls	r3, r3, #4
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	4313      	orrs	r3, r2
 8007150:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	011b      	lsls	r3, r3, #4
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	4313      	orrs	r3, r2
 800715c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	685a      	ldr	r2, [r3, #4]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	697a      	ldr	r2, [r7, #20]
 8007176:	621a      	str	r2, [r3, #32]
}
 8007178:	bf00      	nop
 800717a:	371c      	adds	r7, #28
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr
 8007184:	40010000 	.word	0x40010000
 8007188:	40010400 	.word	0x40010400

0800718c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800718c:	b480      	push	{r7}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	69db      	ldr	r3, [r3, #28]
 80071b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	021b      	lsls	r3, r3, #8
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	031b      	lsls	r3, r3, #12
 80071de:	693a      	ldr	r2, [r7, #16]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a12      	ldr	r2, [pc, #72]	; (8007230 <TIM_OC4_SetConfig+0xa4>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d003      	beq.n	80071f4 <TIM_OC4_SetConfig+0x68>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	4a11      	ldr	r2, [pc, #68]	; (8007234 <TIM_OC4_SetConfig+0xa8>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d109      	bne.n	8007208 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	695b      	ldr	r3, [r3, #20]
 8007200:	019b      	lsls	r3, r3, #6
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	4313      	orrs	r3, r2
 8007206:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	68fa      	ldr	r2, [r7, #12]
 8007212:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	621a      	str	r2, [r3, #32]
}
 8007222:	bf00      	nop
 8007224:	371c      	adds	r7, #28
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	40010000 	.word	0x40010000
 8007234:	40010400 	.word	0x40010400

08007238 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007238:	b480      	push	{r7}
 800723a:	b087      	sub	sp, #28
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
 8007244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6a1b      	ldr	r3, [r3, #32]
 800724a:	f023 0201 	bic.w	r2, r3, #1
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	699b      	ldr	r3, [r3, #24]
 8007256:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6a1b      	ldr	r3, [r3, #32]
 800725c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	4a28      	ldr	r2, [pc, #160]	; (8007304 <TIM_TI1_SetConfig+0xcc>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d01b      	beq.n	800729e <TIM_TI1_SetConfig+0x66>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800726c:	d017      	beq.n	800729e <TIM_TI1_SetConfig+0x66>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4a25      	ldr	r2, [pc, #148]	; (8007308 <TIM_TI1_SetConfig+0xd0>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d013      	beq.n	800729e <TIM_TI1_SetConfig+0x66>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	4a24      	ldr	r2, [pc, #144]	; (800730c <TIM_TI1_SetConfig+0xd4>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d00f      	beq.n	800729e <TIM_TI1_SetConfig+0x66>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	4a23      	ldr	r2, [pc, #140]	; (8007310 <TIM_TI1_SetConfig+0xd8>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d00b      	beq.n	800729e <TIM_TI1_SetConfig+0x66>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	4a22      	ldr	r2, [pc, #136]	; (8007314 <TIM_TI1_SetConfig+0xdc>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d007      	beq.n	800729e <TIM_TI1_SetConfig+0x66>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	4a21      	ldr	r2, [pc, #132]	; (8007318 <TIM_TI1_SetConfig+0xe0>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d003      	beq.n	800729e <TIM_TI1_SetConfig+0x66>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4a20      	ldr	r2, [pc, #128]	; (800731c <TIM_TI1_SetConfig+0xe4>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d101      	bne.n	80072a2 <TIM_TI1_SetConfig+0x6a>
 800729e:	2301      	movs	r3, #1
 80072a0:	e000      	b.n	80072a4 <TIM_TI1_SetConfig+0x6c>
 80072a2:	2300      	movs	r3, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d008      	beq.n	80072ba <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	f023 0303 	bic.w	r3, r3, #3
 80072ae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80072b0:	697a      	ldr	r2, [r7, #20]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4313      	orrs	r3, r2
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	e003      	b.n	80072c2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f043 0301 	orr.w	r3, r3, #1
 80072c0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	011b      	lsls	r3, r3, #4
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	f023 030a 	bic.w	r3, r3, #10
 80072dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	f003 030a 	and.w	r3, r3, #10
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	621a      	str	r2, [r3, #32]
}
 80072f6:	bf00      	nop
 80072f8:	371c      	adds	r7, #28
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	40010000 	.word	0x40010000
 8007308:	40000400 	.word	0x40000400
 800730c:	40000800 	.word	0x40000800
 8007310:	40000c00 	.word	0x40000c00
 8007314:	40010400 	.word	0x40010400
 8007318:	40014000 	.word	0x40014000
 800731c:	40001800 	.word	0x40001800

08007320 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007320:	b480      	push	{r7}
 8007322:	b087      	sub	sp, #28
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6a1b      	ldr	r3, [r3, #32]
 8007330:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6a1b      	ldr	r3, [r3, #32]
 8007336:	f023 0201 	bic.w	r2, r3, #1
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800734a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	011b      	lsls	r3, r3, #4
 8007350:	693a      	ldr	r2, [r7, #16]
 8007352:	4313      	orrs	r3, r2
 8007354:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f023 030a 	bic.w	r3, r3, #10
 800735c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	4313      	orrs	r3, r2
 8007364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	697a      	ldr	r2, [r7, #20]
 8007370:	621a      	str	r2, [r3, #32]
}
 8007372:	bf00      	nop
 8007374:	371c      	adds	r7, #28
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800737e:	b480      	push	{r7}
 8007380:	b087      	sub	sp, #28
 8007382:	af00      	add	r7, sp, #0
 8007384:	60f8      	str	r0, [r7, #12]
 8007386:	60b9      	str	r1, [r7, #8]
 8007388:	607a      	str	r2, [r7, #4]
 800738a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6a1b      	ldr	r3, [r3, #32]
 8007390:	f023 0210 	bic.w	r2, r3, #16
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	699b      	ldr	r3, [r3, #24]
 800739c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	021b      	lsls	r3, r3, #8
 80073b0:	697a      	ldr	r2, [r7, #20]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	031b      	lsls	r3, r3, #12
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073d0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	4313      	orrs	r3, r2
 80073de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	697a      	ldr	r2, [r7, #20]
 80073e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	693a      	ldr	r2, [r7, #16]
 80073ea:	621a      	str	r2, [r3, #32]
}
 80073ec:	bf00      	nop
 80073ee:	371c      	adds	r7, #28
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b087      	sub	sp, #28
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6a1b      	ldr	r3, [r3, #32]
 8007408:	f023 0210 	bic.w	r2, r3, #16
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	6a1b      	ldr	r3, [r3, #32]
 800741a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007422:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	031b      	lsls	r3, r3, #12
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007434:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	011b      	lsls	r3, r3, #4
 800743a:	693a      	ldr	r2, [r7, #16]
 800743c:	4313      	orrs	r3, r2
 800743e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	697a      	ldr	r2, [r7, #20]
 8007444:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	693a      	ldr	r2, [r7, #16]
 800744a:	621a      	str	r2, [r3, #32]
}
 800744c:	bf00      	nop
 800744e:	371c      	adds	r7, #28
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007458:	b480      	push	{r7}
 800745a:	b087      	sub	sp, #28
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]
 8007464:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	69db      	ldr	r3, [r3, #28]
 8007476:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6a1b      	ldr	r3, [r3, #32]
 800747c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	f023 0303 	bic.w	r3, r3, #3
 8007484:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007486:	697a      	ldr	r2, [r7, #20]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4313      	orrs	r3, r2
 800748c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007494:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	011b      	lsls	r3, r3, #4
 800749a:	b2db      	uxtb	r3, r3
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	4313      	orrs	r3, r2
 80074a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80074a8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	021b      	lsls	r3, r3, #8
 80074ae:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	697a      	ldr	r2, [r7, #20]
 80074bc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	693a      	ldr	r2, [r7, #16]
 80074c2:	621a      	str	r2, [r3, #32]
}
 80074c4:	bf00      	nop
 80074c6:	371c      	adds	r7, #28
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b087      	sub	sp, #28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
 80074dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6a1b      	ldr	r3, [r3, #32]
 80074e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6a1b      	ldr	r3, [r3, #32]
 80074f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	021b      	lsls	r3, r3, #8
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	4313      	orrs	r3, r2
 8007506:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800750e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	031b      	lsls	r3, r3, #12
 8007514:	b29b      	uxth	r3, r3
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	4313      	orrs	r3, r2
 800751a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007522:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	031b      	lsls	r3, r3, #12
 8007528:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800752c:	693a      	ldr	r2, [r7, #16]
 800752e:	4313      	orrs	r3, r2
 8007530:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	693a      	ldr	r2, [r7, #16]
 800753c:	621a      	str	r2, [r3, #32]
}
 800753e:	bf00      	nop
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr

0800754a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800754a:	b480      	push	{r7}
 800754c:	b085      	sub	sp, #20
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
 8007552:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007560:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007562:	683a      	ldr	r2, [r7, #0]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	4313      	orrs	r3, r2
 8007568:	f043 0307 	orr.w	r3, r3, #7
 800756c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	609a      	str	r2, [r3, #8]
}
 8007574:	bf00      	nop
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
 800758c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800759a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	021a      	lsls	r2, r3, #8
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	431a      	orrs	r2, r3
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	609a      	str	r2, [r3, #8]
}
 80075b4:	bf00      	nop
 80075b6:	371c      	adds	r7, #28
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b087      	sub	sp, #28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	60b9      	str	r1, [r7, #8]
 80075ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	f003 031f 	and.w	r3, r3, #31
 80075d2:	2201      	movs	r2, #1
 80075d4:	fa02 f303 	lsl.w	r3, r2, r3
 80075d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6a1a      	ldr	r2, [r3, #32]
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	43db      	mvns	r3, r3
 80075e2:	401a      	ands	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6a1a      	ldr	r2, [r3, #32]
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f003 031f 	and.w	r3, r3, #31
 80075f2:	6879      	ldr	r1, [r7, #4]
 80075f4:	fa01 f303 	lsl.w	r3, r1, r3
 80075f8:	431a      	orrs	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	621a      	str	r2, [r3, #32]
}
 80075fe:	bf00      	nop
 8007600:	371c      	adds	r7, #28
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
	...

0800760c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800760c:	b480      	push	{r7}
 800760e:	b085      	sub	sp, #20
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800761c:	2b01      	cmp	r3, #1
 800761e:	d101      	bne.n	8007624 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007620:	2302      	movs	r3, #2
 8007622:	e05a      	b.n	80076da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2202      	movs	r2, #2
 8007630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800764a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	4313      	orrs	r3, r2
 8007654:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a21      	ldr	r2, [pc, #132]	; (80076e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d022      	beq.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007670:	d01d      	beq.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a1d      	ldr	r2, [pc, #116]	; (80076ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d018      	beq.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a1b      	ldr	r2, [pc, #108]	; (80076f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d013      	beq.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a1a      	ldr	r2, [pc, #104]	; (80076f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d00e      	beq.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a18      	ldr	r2, [pc, #96]	; (80076f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d009      	beq.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a17      	ldr	r2, [pc, #92]	; (80076fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d004      	beq.n	80076ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a15      	ldr	r2, [pc, #84]	; (8007700 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d10c      	bne.n	80076c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	68ba      	ldr	r2, [r7, #8]
 80076bc:	4313      	orrs	r3, r2
 80076be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3714      	adds	r7, #20
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	40010000 	.word	0x40010000
 80076ec:	40000400 	.word	0x40000400
 80076f0:	40000800 	.word	0x40000800
 80076f4:	40000c00 	.word	0x40000c00
 80076f8:	40010400 	.word	0x40010400
 80076fc:	40014000 	.word	0x40014000
 8007700:	40001800 	.word	0x40001800

08007704 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800770e:	2300      	movs	r3, #0
 8007710:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007718:	2b01      	cmp	r3, #1
 800771a:	d101      	bne.n	8007720 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800771c:	2302      	movs	r3, #2
 800771e:	e03d      	b.n	800779c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	4313      	orrs	r3, r2
 8007734:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	4313      	orrs	r3, r2
 8007742:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	4313      	orrs	r3, r2
 8007750:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4313      	orrs	r3, r2
 800775e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	4313      	orrs	r3, r2
 800776c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	695b      	ldr	r3, [r3, #20]
 8007778:	4313      	orrs	r3, r2
 800777a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	3714      	adds	r7, #20
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b083      	sub	sp, #12
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077b0:	bf00      	nop
 80077b2:	370c      	adds	r7, #12
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077c4:	bf00      	nop
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d101      	bne.n	80077e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e03f      	b.n	8007862 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d106      	bne.n	80077fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f7fc fc14 	bl	8004024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2224      	movs	r2, #36	; 0x24
 8007800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68da      	ldr	r2, [r3, #12]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007812:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 fe1f 	bl	8008458 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	691a      	ldr	r2, [r3, #16]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007828:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695a      	ldr	r2, [r3, #20]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007838:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68da      	ldr	r2, [r3, #12]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007848:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2220      	movs	r2, #32
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2220      	movs	r2, #32
 800785c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3708      	adds	r7, #8
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b08a      	sub	sp, #40	; 0x28
 800786e:	af02      	add	r7, sp, #8
 8007870:	60f8      	str	r0, [r7, #12]
 8007872:	60b9      	str	r1, [r7, #8]
 8007874:	603b      	str	r3, [r7, #0]
 8007876:	4613      	mov	r3, r2
 8007878:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800787a:	2300      	movs	r3, #0
 800787c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007884:	b2db      	uxtb	r3, r3
 8007886:	2b20      	cmp	r3, #32
 8007888:	d17c      	bne.n	8007984 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d002      	beq.n	8007896 <HAL_UART_Transmit+0x2c>
 8007890:	88fb      	ldrh	r3, [r7, #6]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e075      	b.n	8007986 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_UART_Transmit+0x3e>
 80078a4:	2302      	movs	r3, #2
 80078a6:	e06e      	b.n	8007986 <HAL_UART_Transmit+0x11c>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2221      	movs	r2, #33	; 0x21
 80078ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078be:	f7fc fd11 	bl	80042e4 <HAL_GetTick>
 80078c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	88fa      	ldrh	r2, [r7, #6]
 80078c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	88fa      	ldrh	r2, [r7, #6]
 80078ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078d8:	d108      	bne.n	80078ec <HAL_UART_Transmit+0x82>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d104      	bne.n	80078ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80078e2:	2300      	movs	r3, #0
 80078e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	61bb      	str	r3, [r7, #24]
 80078ea:	e003      	b.n	80078f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078f0:	2300      	movs	r3, #0
 80078f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80078fc:	e02a      	b.n	8007954 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	9300      	str	r3, [sp, #0]
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	2200      	movs	r2, #0
 8007906:	2180      	movs	r1, #128	; 0x80
 8007908:	68f8      	ldr	r0, [r7, #12]
 800790a:	f000 fb63 	bl	8007fd4 <UART_WaitOnFlagUntilTimeout>
 800790e:	4603      	mov	r3, r0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d001      	beq.n	8007918 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e036      	b.n	8007986 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d10b      	bne.n	8007936 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	461a      	mov	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800792c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	3302      	adds	r3, #2
 8007932:	61bb      	str	r3, [r7, #24]
 8007934:	e007      	b.n	8007946 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	781a      	ldrb	r2, [r3, #0]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007940:	69fb      	ldr	r3, [r7, #28]
 8007942:	3301      	adds	r3, #1
 8007944:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800794a:	b29b      	uxth	r3, r3
 800794c:	3b01      	subs	r3, #1
 800794e:	b29a      	uxth	r2, r3
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007958:	b29b      	uxth	r3, r3
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1cf      	bne.n	80078fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	9300      	str	r3, [sp, #0]
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	2200      	movs	r2, #0
 8007966:	2140      	movs	r1, #64	; 0x40
 8007968:	68f8      	ldr	r0, [r7, #12]
 800796a:	f000 fb33 	bl	8007fd4 <UART_WaitOnFlagUntilTimeout>
 800796e:	4603      	mov	r3, r0
 8007970:	2b00      	cmp	r3, #0
 8007972:	d001      	beq.n	8007978 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007974:	2303      	movs	r3, #3
 8007976:	e006      	b.n	8007986 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2220      	movs	r2, #32
 800797c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007980:	2300      	movs	r3, #0
 8007982:	e000      	b.n	8007986 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007984:	2302      	movs	r3, #2
  }
}
 8007986:	4618      	mov	r0, r3
 8007988:	3720      	adds	r7, #32
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800798e:	b480      	push	{r7}
 8007990:	b085      	sub	sp, #20
 8007992:	af00      	add	r7, sp, #0
 8007994:	60f8      	str	r0, [r7, #12]
 8007996:	60b9      	str	r1, [r7, #8]
 8007998:	4613      	mov	r3, r2
 800799a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	2b20      	cmp	r3, #32
 80079a6:	d130      	bne.n	8007a0a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d002      	beq.n	80079b4 <HAL_UART_Transmit_IT+0x26>
 80079ae:	88fb      	ldrh	r3, [r7, #6]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d101      	bne.n	80079b8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e029      	b.n	8007a0c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d101      	bne.n	80079c6 <HAL_UART_Transmit_IT+0x38>
 80079c2:	2302      	movs	r3, #2
 80079c4:	e022      	b.n	8007a0c <HAL_UART_Transmit_IT+0x7e>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	88fa      	ldrh	r2, [r7, #6]
 80079d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	88fa      	ldrh	r2, [r7, #6]
 80079de:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2221      	movs	r2, #33	; 0x21
 80079ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68da      	ldr	r2, [r3, #12]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a04:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	e000      	b.n	8007a0c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007a0a:	2302      	movs	r3, #2
  }
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3714      	adds	r7, #20
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	4613      	mov	r3, r2
 8007a24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	2b20      	cmp	r3, #32
 8007a30:	d11d      	bne.n	8007a6e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d002      	beq.n	8007a3e <HAL_UART_Receive_IT+0x26>
 8007a38:	88fb      	ldrh	r3, [r7, #6]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d101      	bne.n	8007a42 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e016      	b.n	8007a70 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d101      	bne.n	8007a50 <HAL_UART_Receive_IT+0x38>
 8007a4c:	2302      	movs	r3, #2
 8007a4e:	e00f      	b.n	8007a70 <HAL_UART_Receive_IT+0x58>
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007a5e:	88fb      	ldrh	r3, [r7, #6]
 8007a60:	461a      	mov	r2, r3
 8007a62:	68b9      	ldr	r1, [r7, #8]
 8007a64:	68f8      	ldr	r0, [r7, #12]
 8007a66:	f000 fb23 	bl	80080b0 <UART_Start_Receive_IT>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	e000      	b.n	8007a70 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007a6e:	2302      	movs	r3, #2
  }
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b0ba      	sub	sp, #232	; 0xe8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	695b      	ldr	r3, [r3, #20]
 8007a9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aae:	f003 030f 	and.w	r3, r3, #15
 8007ab2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007ab6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d10f      	bne.n	8007ade <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ac2:	f003 0320 	and.w	r3, r3, #32
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d009      	beq.n	8007ade <HAL_UART_IRQHandler+0x66>
 8007aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ace:	f003 0320 	and.w	r3, r3, #32
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d003      	beq.n	8007ade <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fc03 	bl	80082e2 <UART_Receive_IT>
      return;
 8007adc:	e256      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007ade:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 80de 	beq.w	8007ca4 <HAL_UART_IRQHandler+0x22c>
 8007ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007aec:	f003 0301 	and.w	r3, r3, #1
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d106      	bne.n	8007b02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007af8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f000 80d1 	beq.w	8007ca4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d00b      	beq.n	8007b26 <HAL_UART_IRQHandler+0xae>
 8007b0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d005      	beq.n	8007b26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1e:	f043 0201 	orr.w	r2, r3, #1
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b2a:	f003 0304 	and.w	r3, r3, #4
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00b      	beq.n	8007b4a <HAL_UART_IRQHandler+0xd2>
 8007b32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b36:	f003 0301 	and.w	r3, r3, #1
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d005      	beq.n	8007b4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b42:	f043 0202 	orr.w	r2, r3, #2
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b4e:	f003 0302 	and.w	r3, r3, #2
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00b      	beq.n	8007b6e <HAL_UART_IRQHandler+0xf6>
 8007b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d005      	beq.n	8007b6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b66:	f043 0204 	orr.w	r2, r3, #4
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b72:	f003 0308 	and.w	r3, r3, #8
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d011      	beq.n	8007b9e <HAL_UART_IRQHandler+0x126>
 8007b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b7e:	f003 0320 	and.w	r3, r3, #32
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d105      	bne.n	8007b92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b8a:	f003 0301 	and.w	r3, r3, #1
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d005      	beq.n	8007b9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b96:	f043 0208 	orr.w	r2, r3, #8
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 81ed 	beq.w	8007f82 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bac:	f003 0320 	and.w	r3, r3, #32
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d008      	beq.n	8007bc6 <HAL_UART_IRQHandler+0x14e>
 8007bb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bb8:	f003 0320 	and.w	r3, r3, #32
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 fb8e 	bl	80082e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	695b      	ldr	r3, [r3, #20]
 8007bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bd0:	2b40      	cmp	r3, #64	; 0x40
 8007bd2:	bf0c      	ite	eq
 8007bd4:	2301      	moveq	r3, #1
 8007bd6:	2300      	movne	r3, #0
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be2:	f003 0308 	and.w	r3, r3, #8
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d103      	bne.n	8007bf2 <HAL_UART_IRQHandler+0x17a>
 8007bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d04f      	beq.n	8007c92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 fa96 	bl	8008124 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c02:	2b40      	cmp	r3, #64	; 0x40
 8007c04:	d141      	bne.n	8007c8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	3314      	adds	r3, #20
 8007c0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007c14:	e853 3f00 	ldrex	r3, [r3]
 8007c18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007c1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3314      	adds	r3, #20
 8007c2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007c32:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007c36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007c3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007c42:	e841 2300 	strex	r3, r2, [r1]
 8007c46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007c4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1d9      	bne.n	8007c06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d013      	beq.n	8007c82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c5e:	4a7d      	ldr	r2, [pc, #500]	; (8007e54 <HAL_UART_IRQHandler+0x3dc>)
 8007c60:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c66:	4618      	mov	r0, r3
 8007c68:	f7fd f82f 	bl	8004cca <HAL_DMA_Abort_IT>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d016      	beq.n	8007ca0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c80:	e00e      	b.n	8007ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 f990 	bl	8007fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c88:	e00a      	b.n	8007ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f98c 	bl	8007fa8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c90:	e006      	b.n	8007ca0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 f988 	bl	8007fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007c9e:	e170      	b.n	8007f82 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ca0:	bf00      	nop
    return;
 8007ca2:	e16e      	b.n	8007f82 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	f040 814a 	bne.w	8007f42 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cb2:	f003 0310 	and.w	r3, r3, #16
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f000 8143 	beq.w	8007f42 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cc0:	f003 0310 	and.w	r3, r3, #16
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f000 813c 	beq.w	8007f42 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007cca:	2300      	movs	r3, #0
 8007ccc:	60bb      	str	r3, [r7, #8]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	60bb      	str	r3, [r7, #8]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	60bb      	str	r3, [r7, #8]
 8007cde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cea:	2b40      	cmp	r3, #64	; 0x40
 8007cec:	f040 80b4 	bne.w	8007e58 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007cfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	f000 8140 	beq.w	8007f86 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	f080 8139 	bcs.w	8007f86 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007d1a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d20:	69db      	ldr	r3, [r3, #28]
 8007d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d26:	f000 8088 	beq.w	8007e3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	330c      	adds	r3, #12
 8007d30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007d40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	330c      	adds	r3, #12
 8007d52:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007d56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007d62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007d6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d1d9      	bne.n	8007d2a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	3314      	adds	r3, #20
 8007d7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d80:	e853 3f00 	ldrex	r3, [r3]
 8007d84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007d86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d88:	f023 0301 	bic.w	r3, r3, #1
 8007d8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	3314      	adds	r3, #20
 8007d96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007d9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007d9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007da2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007da6:	e841 2300 	strex	r3, r2, [r1]
 8007daa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007dac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1e1      	bne.n	8007d76 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	3314      	adds	r3, #20
 8007db8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007dbc:	e853 3f00 	ldrex	r3, [r3]
 8007dc0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007dc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	3314      	adds	r3, #20
 8007dd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007dd6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007dd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007ddc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007dde:	e841 2300 	strex	r3, r2, [r1]
 8007de2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007de4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1e3      	bne.n	8007db2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2220      	movs	r2, #32
 8007dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	330c      	adds	r3, #12
 8007dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e02:	e853 3f00 	ldrex	r3, [r3]
 8007e06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007e08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e0a:	f023 0310 	bic.w	r3, r3, #16
 8007e0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	330c      	adds	r3, #12
 8007e18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007e1c:	65ba      	str	r2, [r7, #88]	; 0x58
 8007e1e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007e22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e24:	e841 2300 	strex	r3, r2, [r1]
 8007e28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007e2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1e3      	bne.n	8007df8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7fc fed8 	bl	8004bea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	4619      	mov	r1, r3
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 f8b6 	bl	8007fbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e50:	e099      	b.n	8007f86 <HAL_UART_IRQHandler+0x50e>
 8007e52:	bf00      	nop
 8007e54:	080081eb 	.word	0x080081eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	f000 808b 	beq.w	8007f8a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007e74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 8086 	beq.w	8007f8a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	330c      	adds	r3, #12
 8007e84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e88:	e853 3f00 	ldrex	r3, [r3]
 8007e8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	330c      	adds	r3, #12
 8007e9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007ea2:	647a      	str	r2, [r7, #68]	; 0x44
 8007ea4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ea8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007eaa:	e841 2300 	strex	r3, r2, [r1]
 8007eae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1e3      	bne.n	8007e7e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3314      	adds	r3, #20
 8007ebc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec0:	e853 3f00 	ldrex	r3, [r3]
 8007ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8007ec6:	6a3b      	ldr	r3, [r7, #32]
 8007ec8:	f023 0301 	bic.w	r3, r3, #1
 8007ecc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3314      	adds	r3, #20
 8007ed6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007eda:	633a      	str	r2, [r7, #48]	; 0x30
 8007edc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ede:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ee0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ee2:	e841 2300 	strex	r3, r2, [r1]
 8007ee6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1e3      	bne.n	8007eb6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	330c      	adds	r3, #12
 8007f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	e853 3f00 	ldrex	r3, [r3]
 8007f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f023 0310 	bic.w	r3, r3, #16
 8007f12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	330c      	adds	r3, #12
 8007f1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007f20:	61fa      	str	r2, [r7, #28]
 8007f22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f24:	69b9      	ldr	r1, [r7, #24]
 8007f26:	69fa      	ldr	r2, [r7, #28]
 8007f28:	e841 2300 	strex	r3, r2, [r1]
 8007f2c:	617b      	str	r3, [r7, #20]
   return(result);
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1e3      	bne.n	8007efc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f38:	4619      	mov	r1, r3
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f83e 	bl	8007fbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f40:	e023      	b.n	8007f8a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d009      	beq.n	8007f62 <HAL_UART_IRQHandler+0x4ea>
 8007f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f959 	bl	8008212 <UART_Transmit_IT>
    return;
 8007f60:	e014      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00e      	beq.n	8007f8c <HAL_UART_IRQHandler+0x514>
 8007f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d008      	beq.n	8007f8c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 f999 	bl	80082b2 <UART_EndTransmit_IT>
    return;
 8007f80:	e004      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
    return;
 8007f82:	bf00      	nop
 8007f84:	e002      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
      return;
 8007f86:	bf00      	nop
 8007f88:	e000      	b.n	8007f8c <HAL_UART_IRQHandler+0x514>
      return;
 8007f8a:	bf00      	nop
  }
}
 8007f8c:	37e8      	adds	r7, #232	; 0xe8
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
 8007f92:	bf00      	nop

08007f94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f9c:	bf00      	nop
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b090      	sub	sp, #64	; 0x40
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	603b      	str	r3, [r7, #0]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fe4:	e050      	b.n	8008088 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fe8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fec:	d04c      	beq.n	8008088 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007fee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d007      	beq.n	8008004 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ff4:	f7fc f976 	bl	80042e4 <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008000:	429a      	cmp	r2, r3
 8008002:	d241      	bcs.n	8008088 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	330c      	adds	r3, #12
 800800a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800800e:	e853 3f00 	ldrex	r3, [r3]
 8008012:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008016:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800801a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	330c      	adds	r3, #12
 8008022:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008024:	637a      	str	r2, [r7, #52]	; 0x34
 8008026:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008028:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800802a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800802c:	e841 2300 	strex	r3, r2, [r1]
 8008030:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1e5      	bne.n	8008004 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	3314      	adds	r3, #20
 800803e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	e853 3f00 	ldrex	r3, [r3]
 8008046:	613b      	str	r3, [r7, #16]
   return(result);
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	f023 0301 	bic.w	r3, r3, #1
 800804e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	3314      	adds	r3, #20
 8008056:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008058:	623a      	str	r2, [r7, #32]
 800805a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805c:	69f9      	ldr	r1, [r7, #28]
 800805e:	6a3a      	ldr	r2, [r7, #32]
 8008060:	e841 2300 	strex	r3, r2, [r1]
 8008064:	61bb      	str	r3, [r7, #24]
   return(result);
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1e5      	bne.n	8008038 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2220      	movs	r2, #32
 8008070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2220      	movs	r2, #32
 8008078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e00f      	b.n	80080a8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	4013      	ands	r3, r2
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	429a      	cmp	r2, r3
 8008096:	bf0c      	ite	eq
 8008098:	2301      	moveq	r3, #1
 800809a:	2300      	movne	r3, #0
 800809c:	b2db      	uxtb	r3, r3
 800809e:	461a      	mov	r2, r3
 80080a0:	79fb      	ldrb	r3, [r7, #7]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d09f      	beq.n	8007fe6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3740      	adds	r7, #64	; 0x40
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b085      	sub	sp, #20
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	4613      	mov	r3, r2
 80080bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	88fa      	ldrh	r2, [r7, #6]
 80080c8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	88fa      	ldrh	r2, [r7, #6]
 80080ce:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2222      	movs	r2, #34	; 0x22
 80080da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68da      	ldr	r2, [r3, #12]
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080f4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	695a      	ldr	r2, [r3, #20]
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f042 0201 	orr.w	r2, r2, #1
 8008104:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	68da      	ldr	r2, [r3, #12]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f042 0220 	orr.w	r2, r2, #32
 8008114:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3714      	adds	r7, #20
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr

08008124 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008124:	b480      	push	{r7}
 8008126:	b095      	sub	sp, #84	; 0x54
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	330c      	adds	r3, #12
 8008132:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008136:	e853 3f00 	ldrex	r3, [r3]
 800813a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008142:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	330c      	adds	r3, #12
 800814a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800814c:	643a      	str	r2, [r7, #64]	; 0x40
 800814e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008150:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008152:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008154:	e841 2300 	strex	r3, r2, [r1]
 8008158:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800815a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800815c:	2b00      	cmp	r3, #0
 800815e:	d1e5      	bne.n	800812c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	3314      	adds	r3, #20
 8008166:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008168:	6a3b      	ldr	r3, [r7, #32]
 800816a:	e853 3f00 	ldrex	r3, [r3]
 800816e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	f023 0301 	bic.w	r3, r3, #1
 8008176:	64bb      	str	r3, [r7, #72]	; 0x48
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	3314      	adds	r3, #20
 800817e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008180:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008182:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008184:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008186:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008188:	e841 2300 	strex	r3, r2, [r1]
 800818c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800818e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1e5      	bne.n	8008160 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008198:	2b01      	cmp	r3, #1
 800819a:	d119      	bne.n	80081d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	330c      	adds	r3, #12
 80081a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	e853 3f00 	ldrex	r3, [r3]
 80081aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	f023 0310 	bic.w	r3, r3, #16
 80081b2:	647b      	str	r3, [r7, #68]	; 0x44
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	330c      	adds	r3, #12
 80081ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081bc:	61ba      	str	r2, [r7, #24]
 80081be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c0:	6979      	ldr	r1, [r7, #20]
 80081c2:	69ba      	ldr	r2, [r7, #24]
 80081c4:	e841 2300 	strex	r3, r2, [r1]
 80081c8:	613b      	str	r3, [r7, #16]
   return(result);
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1e5      	bne.n	800819c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2220      	movs	r2, #32
 80081d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80081de:	bf00      	nop
 80081e0:	3754      	adds	r7, #84	; 0x54
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr

080081ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b084      	sub	sp, #16
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2200      	movs	r2, #0
 80081fc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2200      	movs	r2, #0
 8008202:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008204:	68f8      	ldr	r0, [r7, #12]
 8008206:	f7ff fecf 	bl	8007fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800820a:	bf00      	nop
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008212:	b480      	push	{r7}
 8008214:	b085      	sub	sp, #20
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008220:	b2db      	uxtb	r3, r3
 8008222:	2b21      	cmp	r3, #33	; 0x21
 8008224:	d13e      	bne.n	80082a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800822e:	d114      	bne.n	800825a <UART_Transmit_IT+0x48>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d110      	bne.n	800825a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6a1b      	ldr	r3, [r3, #32]
 800823c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	881b      	ldrh	r3, [r3, #0]
 8008242:	461a      	mov	r2, r3
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800824c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a1b      	ldr	r3, [r3, #32]
 8008252:	1c9a      	adds	r2, r3, #2
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	621a      	str	r2, [r3, #32]
 8008258:	e008      	b.n	800826c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6a1b      	ldr	r3, [r3, #32]
 800825e:	1c59      	adds	r1, r3, #1
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	6211      	str	r1, [r2, #32]
 8008264:	781a      	ldrb	r2, [r3, #0]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008270:	b29b      	uxth	r3, r3
 8008272:	3b01      	subs	r3, #1
 8008274:	b29b      	uxth	r3, r3
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	4619      	mov	r1, r3
 800827a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10f      	bne.n	80082a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68da      	ldr	r2, [r3, #12]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800828e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68da      	ldr	r2, [r3, #12]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800829e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80082a0:	2300      	movs	r3, #0
 80082a2:	e000      	b.n	80082a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80082a4:	2302      	movs	r3, #2
  }
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3714      	adds	r7, #20
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr

080082b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082b2:	b580      	push	{r7, lr}
 80082b4:	b082      	sub	sp, #8
 80082b6:	af00      	add	r7, sp, #0
 80082b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	68da      	ldr	r2, [r3, #12]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2220      	movs	r2, #32
 80082ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f7ff fe5e 	bl	8007f94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b08c      	sub	sp, #48	; 0x30
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	2b22      	cmp	r3, #34	; 0x22
 80082f4:	f040 80ab 	bne.w	800844e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008300:	d117      	bne.n	8008332 <UART_Receive_IT+0x50>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d113      	bne.n	8008332 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800830a:	2300      	movs	r3, #0
 800830c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008312:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	b29b      	uxth	r3, r3
 800831c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008320:	b29a      	uxth	r2, r3
 8008322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008324:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832a:	1c9a      	adds	r2, r3, #2
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	629a      	str	r2, [r3, #40]	; 0x28
 8008330:	e026      	b.n	8008380 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008336:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008338:	2300      	movs	r3, #0
 800833a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008344:	d007      	beq.n	8008356 <UART_Receive_IT+0x74>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10a      	bne.n	8008364 <UART_Receive_IT+0x82>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d106      	bne.n	8008364 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	b2da      	uxtb	r2, r3
 800835e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008360:	701a      	strb	r2, [r3, #0]
 8008362:	e008      	b.n	8008376 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	b2db      	uxtb	r3, r3
 800836c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008370:	b2da      	uxtb	r2, r3
 8008372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008374:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800837a:	1c5a      	adds	r2, r3, #1
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008384:	b29b      	uxth	r3, r3
 8008386:	3b01      	subs	r3, #1
 8008388:	b29b      	uxth	r3, r3
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	4619      	mov	r1, r3
 800838e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008390:	2b00      	cmp	r3, #0
 8008392:	d15a      	bne.n	800844a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	68da      	ldr	r2, [r3, #12]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f022 0220 	bic.w	r2, r2, #32
 80083a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68da      	ldr	r2, [r3, #12]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80083b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	695a      	ldr	r2, [r3, #20]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f022 0201 	bic.w	r2, r2, #1
 80083c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2220      	movs	r2, #32
 80083c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	d135      	bne.n	8008440 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	330c      	adds	r3, #12
 80083e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	e853 3f00 	ldrex	r3, [r3]
 80083e8:	613b      	str	r3, [r7, #16]
   return(result);
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	f023 0310 	bic.w	r3, r3, #16
 80083f0:	627b      	str	r3, [r7, #36]	; 0x24
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	330c      	adds	r3, #12
 80083f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083fa:	623a      	str	r2, [r7, #32]
 80083fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fe:	69f9      	ldr	r1, [r7, #28]
 8008400:	6a3a      	ldr	r2, [r7, #32]
 8008402:	e841 2300 	strex	r3, r2, [r1]
 8008406:	61bb      	str	r3, [r7, #24]
   return(result);
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1e5      	bne.n	80083da <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 0310 	and.w	r3, r3, #16
 8008418:	2b10      	cmp	r3, #16
 800841a:	d10a      	bne.n	8008432 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800841c:	2300      	movs	r3, #0
 800841e:	60fb      	str	r3, [r7, #12]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	60fb      	str	r3, [r7, #12]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	60fb      	str	r3, [r7, #12]
 8008430:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008436:	4619      	mov	r1, r3
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f7ff fdbf 	bl	8007fbc <HAL_UARTEx_RxEventCallback>
 800843e:	e002      	b.n	8008446 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f7fa fd0b 	bl	8002e5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008446:	2300      	movs	r3, #0
 8008448:	e002      	b.n	8008450 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800844a:	2300      	movs	r3, #0
 800844c:	e000      	b.n	8008450 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800844e:	2302      	movs	r3, #2
  }
}
 8008450:	4618      	mov	r0, r3
 8008452:	3730      	adds	r7, #48	; 0x30
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845c:	b09f      	sub	sp, #124	; 0x7c
 800845e:	af00      	add	r7, sp, #0
 8008460:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	691b      	ldr	r3, [r3, #16]
 8008468:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800846c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800846e:	68d9      	ldr	r1, [r3, #12]
 8008470:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	ea40 0301 	orr.w	r3, r0, r1
 8008478:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800847a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800847c:	689a      	ldr	r2, [r3, #8]
 800847e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	431a      	orrs	r2, r3
 8008484:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	431a      	orrs	r2, r3
 800848a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	4313      	orrs	r3, r2
 8008490:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008492:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800849c:	f021 010c 	bic.w	r1, r1, #12
 80084a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084a6:	430b      	orrs	r3, r1
 80084a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80084aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	695b      	ldr	r3, [r3, #20]
 80084b0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80084b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084b6:	6999      	ldr	r1, [r3, #24]
 80084b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	ea40 0301 	orr.w	r3, r0, r1
 80084c0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80084c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	4bc5      	ldr	r3, [pc, #788]	; (80087dc <UART_SetConfig+0x384>)
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d004      	beq.n	80084d6 <UART_SetConfig+0x7e>
 80084cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084ce:	681a      	ldr	r2, [r3, #0]
 80084d0:	4bc3      	ldr	r3, [pc, #780]	; (80087e0 <UART_SetConfig+0x388>)
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d103      	bne.n	80084de <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80084d6:	f7fd fa2d 	bl	8005934 <HAL_RCC_GetPCLK2Freq>
 80084da:	6778      	str	r0, [r7, #116]	; 0x74
 80084dc:	e002      	b.n	80084e4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80084de:	f7fd fa15 	bl	800590c <HAL_RCC_GetPCLK1Freq>
 80084e2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084e6:	69db      	ldr	r3, [r3, #28]
 80084e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084ec:	f040 80b6 	bne.w	800865c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084f2:	461c      	mov	r4, r3
 80084f4:	f04f 0500 	mov.w	r5, #0
 80084f8:	4622      	mov	r2, r4
 80084fa:	462b      	mov	r3, r5
 80084fc:	1891      	adds	r1, r2, r2
 80084fe:	6439      	str	r1, [r7, #64]	; 0x40
 8008500:	415b      	adcs	r3, r3
 8008502:	647b      	str	r3, [r7, #68]	; 0x44
 8008504:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008508:	1912      	adds	r2, r2, r4
 800850a:	eb45 0303 	adc.w	r3, r5, r3
 800850e:	f04f 0000 	mov.w	r0, #0
 8008512:	f04f 0100 	mov.w	r1, #0
 8008516:	00d9      	lsls	r1, r3, #3
 8008518:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800851c:	00d0      	lsls	r0, r2, #3
 800851e:	4602      	mov	r2, r0
 8008520:	460b      	mov	r3, r1
 8008522:	1911      	adds	r1, r2, r4
 8008524:	6639      	str	r1, [r7, #96]	; 0x60
 8008526:	416b      	adcs	r3, r5
 8008528:	667b      	str	r3, [r7, #100]	; 0x64
 800852a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	461a      	mov	r2, r3
 8008530:	f04f 0300 	mov.w	r3, #0
 8008534:	1891      	adds	r1, r2, r2
 8008536:	63b9      	str	r1, [r7, #56]	; 0x38
 8008538:	415b      	adcs	r3, r3
 800853a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800853c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008540:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008544:	f7f8 fb78 	bl	8000c38 <__aeabi_uldivmod>
 8008548:	4602      	mov	r2, r0
 800854a:	460b      	mov	r3, r1
 800854c:	4ba5      	ldr	r3, [pc, #660]	; (80087e4 <UART_SetConfig+0x38c>)
 800854e:	fba3 2302 	umull	r2, r3, r3, r2
 8008552:	095b      	lsrs	r3, r3, #5
 8008554:	011e      	lsls	r6, r3, #4
 8008556:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008558:	461c      	mov	r4, r3
 800855a:	f04f 0500 	mov.w	r5, #0
 800855e:	4622      	mov	r2, r4
 8008560:	462b      	mov	r3, r5
 8008562:	1891      	adds	r1, r2, r2
 8008564:	6339      	str	r1, [r7, #48]	; 0x30
 8008566:	415b      	adcs	r3, r3
 8008568:	637b      	str	r3, [r7, #52]	; 0x34
 800856a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800856e:	1912      	adds	r2, r2, r4
 8008570:	eb45 0303 	adc.w	r3, r5, r3
 8008574:	f04f 0000 	mov.w	r0, #0
 8008578:	f04f 0100 	mov.w	r1, #0
 800857c:	00d9      	lsls	r1, r3, #3
 800857e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008582:	00d0      	lsls	r0, r2, #3
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	1911      	adds	r1, r2, r4
 800858a:	65b9      	str	r1, [r7, #88]	; 0x58
 800858c:	416b      	adcs	r3, r5
 800858e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	461a      	mov	r2, r3
 8008596:	f04f 0300 	mov.w	r3, #0
 800859a:	1891      	adds	r1, r2, r2
 800859c:	62b9      	str	r1, [r7, #40]	; 0x28
 800859e:	415b      	adcs	r3, r3
 80085a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80085a6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80085aa:	f7f8 fb45 	bl	8000c38 <__aeabi_uldivmod>
 80085ae:	4602      	mov	r2, r0
 80085b0:	460b      	mov	r3, r1
 80085b2:	4b8c      	ldr	r3, [pc, #560]	; (80087e4 <UART_SetConfig+0x38c>)
 80085b4:	fba3 1302 	umull	r1, r3, r3, r2
 80085b8:	095b      	lsrs	r3, r3, #5
 80085ba:	2164      	movs	r1, #100	; 0x64
 80085bc:	fb01 f303 	mul.w	r3, r1, r3
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	00db      	lsls	r3, r3, #3
 80085c4:	3332      	adds	r3, #50	; 0x32
 80085c6:	4a87      	ldr	r2, [pc, #540]	; (80087e4 <UART_SetConfig+0x38c>)
 80085c8:	fba2 2303 	umull	r2, r3, r2, r3
 80085cc:	095b      	lsrs	r3, r3, #5
 80085ce:	005b      	lsls	r3, r3, #1
 80085d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80085d4:	441e      	add	r6, r3
 80085d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085d8:	4618      	mov	r0, r3
 80085da:	f04f 0100 	mov.w	r1, #0
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	1894      	adds	r4, r2, r2
 80085e4:	623c      	str	r4, [r7, #32]
 80085e6:	415b      	adcs	r3, r3
 80085e8:	627b      	str	r3, [r7, #36]	; 0x24
 80085ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80085ee:	1812      	adds	r2, r2, r0
 80085f0:	eb41 0303 	adc.w	r3, r1, r3
 80085f4:	f04f 0400 	mov.w	r4, #0
 80085f8:	f04f 0500 	mov.w	r5, #0
 80085fc:	00dd      	lsls	r5, r3, #3
 80085fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008602:	00d4      	lsls	r4, r2, #3
 8008604:	4622      	mov	r2, r4
 8008606:	462b      	mov	r3, r5
 8008608:	1814      	adds	r4, r2, r0
 800860a:	653c      	str	r4, [r7, #80]	; 0x50
 800860c:	414b      	adcs	r3, r1
 800860e:	657b      	str	r3, [r7, #84]	; 0x54
 8008610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	461a      	mov	r2, r3
 8008616:	f04f 0300 	mov.w	r3, #0
 800861a:	1891      	adds	r1, r2, r2
 800861c:	61b9      	str	r1, [r7, #24]
 800861e:	415b      	adcs	r3, r3
 8008620:	61fb      	str	r3, [r7, #28]
 8008622:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008626:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800862a:	f7f8 fb05 	bl	8000c38 <__aeabi_uldivmod>
 800862e:	4602      	mov	r2, r0
 8008630:	460b      	mov	r3, r1
 8008632:	4b6c      	ldr	r3, [pc, #432]	; (80087e4 <UART_SetConfig+0x38c>)
 8008634:	fba3 1302 	umull	r1, r3, r3, r2
 8008638:	095b      	lsrs	r3, r3, #5
 800863a:	2164      	movs	r1, #100	; 0x64
 800863c:	fb01 f303 	mul.w	r3, r1, r3
 8008640:	1ad3      	subs	r3, r2, r3
 8008642:	00db      	lsls	r3, r3, #3
 8008644:	3332      	adds	r3, #50	; 0x32
 8008646:	4a67      	ldr	r2, [pc, #412]	; (80087e4 <UART_SetConfig+0x38c>)
 8008648:	fba2 2303 	umull	r2, r3, r2, r3
 800864c:	095b      	lsrs	r3, r3, #5
 800864e:	f003 0207 	and.w	r2, r3, #7
 8008652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4432      	add	r2, r6
 8008658:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800865a:	e0b9      	b.n	80087d0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800865c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800865e:	461c      	mov	r4, r3
 8008660:	f04f 0500 	mov.w	r5, #0
 8008664:	4622      	mov	r2, r4
 8008666:	462b      	mov	r3, r5
 8008668:	1891      	adds	r1, r2, r2
 800866a:	6139      	str	r1, [r7, #16]
 800866c:	415b      	adcs	r3, r3
 800866e:	617b      	str	r3, [r7, #20]
 8008670:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008674:	1912      	adds	r2, r2, r4
 8008676:	eb45 0303 	adc.w	r3, r5, r3
 800867a:	f04f 0000 	mov.w	r0, #0
 800867e:	f04f 0100 	mov.w	r1, #0
 8008682:	00d9      	lsls	r1, r3, #3
 8008684:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008688:	00d0      	lsls	r0, r2, #3
 800868a:	4602      	mov	r2, r0
 800868c:	460b      	mov	r3, r1
 800868e:	eb12 0804 	adds.w	r8, r2, r4
 8008692:	eb43 0905 	adc.w	r9, r3, r5
 8008696:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	4618      	mov	r0, r3
 800869c:	f04f 0100 	mov.w	r1, #0
 80086a0:	f04f 0200 	mov.w	r2, #0
 80086a4:	f04f 0300 	mov.w	r3, #0
 80086a8:	008b      	lsls	r3, r1, #2
 80086aa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80086ae:	0082      	lsls	r2, r0, #2
 80086b0:	4640      	mov	r0, r8
 80086b2:	4649      	mov	r1, r9
 80086b4:	f7f8 fac0 	bl	8000c38 <__aeabi_uldivmod>
 80086b8:	4602      	mov	r2, r0
 80086ba:	460b      	mov	r3, r1
 80086bc:	4b49      	ldr	r3, [pc, #292]	; (80087e4 <UART_SetConfig+0x38c>)
 80086be:	fba3 2302 	umull	r2, r3, r3, r2
 80086c2:	095b      	lsrs	r3, r3, #5
 80086c4:	011e      	lsls	r6, r3, #4
 80086c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80086c8:	4618      	mov	r0, r3
 80086ca:	f04f 0100 	mov.w	r1, #0
 80086ce:	4602      	mov	r2, r0
 80086d0:	460b      	mov	r3, r1
 80086d2:	1894      	adds	r4, r2, r2
 80086d4:	60bc      	str	r4, [r7, #8]
 80086d6:	415b      	adcs	r3, r3
 80086d8:	60fb      	str	r3, [r7, #12]
 80086da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80086de:	1812      	adds	r2, r2, r0
 80086e0:	eb41 0303 	adc.w	r3, r1, r3
 80086e4:	f04f 0400 	mov.w	r4, #0
 80086e8:	f04f 0500 	mov.w	r5, #0
 80086ec:	00dd      	lsls	r5, r3, #3
 80086ee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80086f2:	00d4      	lsls	r4, r2, #3
 80086f4:	4622      	mov	r2, r4
 80086f6:	462b      	mov	r3, r5
 80086f8:	1814      	adds	r4, r2, r0
 80086fa:	64bc      	str	r4, [r7, #72]	; 0x48
 80086fc:	414b      	adcs	r3, r1
 80086fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008700:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	4618      	mov	r0, r3
 8008706:	f04f 0100 	mov.w	r1, #0
 800870a:	f04f 0200 	mov.w	r2, #0
 800870e:	f04f 0300 	mov.w	r3, #0
 8008712:	008b      	lsls	r3, r1, #2
 8008714:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008718:	0082      	lsls	r2, r0, #2
 800871a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800871e:	f7f8 fa8b 	bl	8000c38 <__aeabi_uldivmod>
 8008722:	4602      	mov	r2, r0
 8008724:	460b      	mov	r3, r1
 8008726:	4b2f      	ldr	r3, [pc, #188]	; (80087e4 <UART_SetConfig+0x38c>)
 8008728:	fba3 1302 	umull	r1, r3, r3, r2
 800872c:	095b      	lsrs	r3, r3, #5
 800872e:	2164      	movs	r1, #100	; 0x64
 8008730:	fb01 f303 	mul.w	r3, r1, r3
 8008734:	1ad3      	subs	r3, r2, r3
 8008736:	011b      	lsls	r3, r3, #4
 8008738:	3332      	adds	r3, #50	; 0x32
 800873a:	4a2a      	ldr	r2, [pc, #168]	; (80087e4 <UART_SetConfig+0x38c>)
 800873c:	fba2 2303 	umull	r2, r3, r2, r3
 8008740:	095b      	lsrs	r3, r3, #5
 8008742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008746:	441e      	add	r6, r3
 8008748:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800874a:	4618      	mov	r0, r3
 800874c:	f04f 0100 	mov.w	r1, #0
 8008750:	4602      	mov	r2, r0
 8008752:	460b      	mov	r3, r1
 8008754:	1894      	adds	r4, r2, r2
 8008756:	603c      	str	r4, [r7, #0]
 8008758:	415b      	adcs	r3, r3
 800875a:	607b      	str	r3, [r7, #4]
 800875c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008760:	1812      	adds	r2, r2, r0
 8008762:	eb41 0303 	adc.w	r3, r1, r3
 8008766:	f04f 0400 	mov.w	r4, #0
 800876a:	f04f 0500 	mov.w	r5, #0
 800876e:	00dd      	lsls	r5, r3, #3
 8008770:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008774:	00d4      	lsls	r4, r2, #3
 8008776:	4622      	mov	r2, r4
 8008778:	462b      	mov	r3, r5
 800877a:	eb12 0a00 	adds.w	sl, r2, r0
 800877e:	eb43 0b01 	adc.w	fp, r3, r1
 8008782:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	4618      	mov	r0, r3
 8008788:	f04f 0100 	mov.w	r1, #0
 800878c:	f04f 0200 	mov.w	r2, #0
 8008790:	f04f 0300 	mov.w	r3, #0
 8008794:	008b      	lsls	r3, r1, #2
 8008796:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800879a:	0082      	lsls	r2, r0, #2
 800879c:	4650      	mov	r0, sl
 800879e:	4659      	mov	r1, fp
 80087a0:	f7f8 fa4a 	bl	8000c38 <__aeabi_uldivmod>
 80087a4:	4602      	mov	r2, r0
 80087a6:	460b      	mov	r3, r1
 80087a8:	4b0e      	ldr	r3, [pc, #56]	; (80087e4 <UART_SetConfig+0x38c>)
 80087aa:	fba3 1302 	umull	r1, r3, r3, r2
 80087ae:	095b      	lsrs	r3, r3, #5
 80087b0:	2164      	movs	r1, #100	; 0x64
 80087b2:	fb01 f303 	mul.w	r3, r1, r3
 80087b6:	1ad3      	subs	r3, r2, r3
 80087b8:	011b      	lsls	r3, r3, #4
 80087ba:	3332      	adds	r3, #50	; 0x32
 80087bc:	4a09      	ldr	r2, [pc, #36]	; (80087e4 <UART_SetConfig+0x38c>)
 80087be:	fba2 2303 	umull	r2, r3, r2, r3
 80087c2:	095b      	lsrs	r3, r3, #5
 80087c4:	f003 020f 	and.w	r2, r3, #15
 80087c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4432      	add	r2, r6
 80087ce:	609a      	str	r2, [r3, #8]
}
 80087d0:	bf00      	nop
 80087d2:	377c      	adds	r7, #124	; 0x7c
 80087d4:	46bd      	mov	sp, r7
 80087d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087da:	bf00      	nop
 80087dc:	40011000 	.word	0x40011000
 80087e0:	40011400 	.word	0x40011400
 80087e4:	51eb851f 	.word	0x51eb851f

080087e8 <__NVIC_SetPriority>:
{
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	4603      	mov	r3, r0
 80087f0:	6039      	str	r1, [r7, #0]
 80087f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80087f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	db0a      	blt.n	8008812 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	b2da      	uxtb	r2, r3
 8008800:	490c      	ldr	r1, [pc, #48]	; (8008834 <__NVIC_SetPriority+0x4c>)
 8008802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008806:	0112      	lsls	r2, r2, #4
 8008808:	b2d2      	uxtb	r2, r2
 800880a:	440b      	add	r3, r1
 800880c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008810:	e00a      	b.n	8008828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	b2da      	uxtb	r2, r3
 8008816:	4908      	ldr	r1, [pc, #32]	; (8008838 <__NVIC_SetPriority+0x50>)
 8008818:	79fb      	ldrb	r3, [r7, #7]
 800881a:	f003 030f 	and.w	r3, r3, #15
 800881e:	3b04      	subs	r3, #4
 8008820:	0112      	lsls	r2, r2, #4
 8008822:	b2d2      	uxtb	r2, r2
 8008824:	440b      	add	r3, r1
 8008826:	761a      	strb	r2, [r3, #24]
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr
 8008834:	e000e100 	.word	0xe000e100
 8008838:	e000ed00 	.word	0xe000ed00

0800883c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800883c:	b580      	push	{r7, lr}
 800883e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008840:	2100      	movs	r1, #0
 8008842:	f06f 0004 	mvn.w	r0, #4
 8008846:	f7ff ffcf 	bl	80087e8 <__NVIC_SetPriority>
#endif
}
 800884a:	bf00      	nop
 800884c:	bd80      	pop	{r7, pc}
	...

08008850 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008856:	f3ef 8305 	mrs	r3, IPSR
 800885a:	603b      	str	r3, [r7, #0]
  return(result);
 800885c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800885e:	2b00      	cmp	r3, #0
 8008860:	d003      	beq.n	800886a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008862:	f06f 0305 	mvn.w	r3, #5
 8008866:	607b      	str	r3, [r7, #4]
 8008868:	e00c      	b.n	8008884 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800886a:	4b0a      	ldr	r3, [pc, #40]	; (8008894 <osKernelInitialize+0x44>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d105      	bne.n	800887e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008872:	4b08      	ldr	r3, [pc, #32]	; (8008894 <osKernelInitialize+0x44>)
 8008874:	2201      	movs	r2, #1
 8008876:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008878:	2300      	movs	r3, #0
 800887a:	607b      	str	r3, [r7, #4]
 800887c:	e002      	b.n	8008884 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800887e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008882:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008884:	687b      	ldr	r3, [r7, #4]
}
 8008886:	4618      	mov	r0, r3
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop
 8008894:	200000e0 	.word	0x200000e0

08008898 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800889e:	f3ef 8305 	mrs	r3, IPSR
 80088a2:	603b      	str	r3, [r7, #0]
  return(result);
 80088a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d003      	beq.n	80088b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80088aa:	f06f 0305 	mvn.w	r3, #5
 80088ae:	607b      	str	r3, [r7, #4]
 80088b0:	e010      	b.n	80088d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80088b2:	4b0b      	ldr	r3, [pc, #44]	; (80088e0 <osKernelStart+0x48>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d109      	bne.n	80088ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80088ba:	f7ff ffbf 	bl	800883c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80088be:	4b08      	ldr	r3, [pc, #32]	; (80088e0 <osKernelStart+0x48>)
 80088c0:	2202      	movs	r2, #2
 80088c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80088c4:	f001 f866 	bl	8009994 <vTaskStartScheduler>
      stat = osOK;
 80088c8:	2300      	movs	r3, #0
 80088ca:	607b      	str	r3, [r7, #4]
 80088cc:	e002      	b.n	80088d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80088ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80088d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80088d4:	687b      	ldr	r3, [r7, #4]
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3708      	adds	r7, #8
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	bf00      	nop
 80088e0:	200000e0 	.word	0x200000e0

080088e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b08e      	sub	sp, #56	; 0x38
 80088e8:	af04      	add	r7, sp, #16
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80088f0:	2300      	movs	r3, #0
 80088f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088f4:	f3ef 8305 	mrs	r3, IPSR
 80088f8:	617b      	str	r3, [r7, #20]
  return(result);
 80088fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d17e      	bne.n	80089fe <osThreadNew+0x11a>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d07b      	beq.n	80089fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008906:	2380      	movs	r3, #128	; 0x80
 8008908:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800890a:	2318      	movs	r3, #24
 800890c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800890e:	2300      	movs	r3, #0
 8008910:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008912:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008916:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d045      	beq.n	80089aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d002      	beq.n	800892c <osThreadNew+0x48>
        name = attr->name;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	699b      	ldr	r3, [r3, #24]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d002      	beq.n	800893a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	699b      	ldr	r3, [r3, #24]
 8008938:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800893a:	69fb      	ldr	r3, [r7, #28]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d008      	beq.n	8008952 <osThreadNew+0x6e>
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	2b38      	cmp	r3, #56	; 0x38
 8008944:	d805      	bhi.n	8008952 <osThreadNew+0x6e>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d001      	beq.n	8008956 <osThreadNew+0x72>
        return (NULL);
 8008952:	2300      	movs	r3, #0
 8008954:	e054      	b.n	8008a00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	695b      	ldr	r3, [r3, #20]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d003      	beq.n	8008966 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	695b      	ldr	r3, [r3, #20]
 8008962:	089b      	lsrs	r3, r3, #2
 8008964:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00e      	beq.n	800898c <osThreadNew+0xa8>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	2b5b      	cmp	r3, #91	; 0x5b
 8008974:	d90a      	bls.n	800898c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800897a:	2b00      	cmp	r3, #0
 800897c:	d006      	beq.n	800898c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	695b      	ldr	r3, [r3, #20]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d002      	beq.n	800898c <osThreadNew+0xa8>
        mem = 1;
 8008986:	2301      	movs	r3, #1
 8008988:	61bb      	str	r3, [r7, #24]
 800898a:	e010      	b.n	80089ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d10c      	bne.n	80089ae <osThreadNew+0xca>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d108      	bne.n	80089ae <osThreadNew+0xca>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	691b      	ldr	r3, [r3, #16]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d104      	bne.n	80089ae <osThreadNew+0xca>
          mem = 0;
 80089a4:	2300      	movs	r3, #0
 80089a6:	61bb      	str	r3, [r7, #24]
 80089a8:	e001      	b.n	80089ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80089aa:	2300      	movs	r3, #0
 80089ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d110      	bne.n	80089d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80089bc:	9202      	str	r2, [sp, #8]
 80089be:	9301      	str	r3, [sp, #4]
 80089c0:	69fb      	ldr	r3, [r7, #28]
 80089c2:	9300      	str	r3, [sp, #0]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	6a3a      	ldr	r2, [r7, #32]
 80089c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089ca:	68f8      	ldr	r0, [r7, #12]
 80089cc:	f000 fe0c 	bl	80095e8 <xTaskCreateStatic>
 80089d0:	4603      	mov	r3, r0
 80089d2:	613b      	str	r3, [r7, #16]
 80089d4:	e013      	b.n	80089fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d110      	bne.n	80089fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80089dc:	6a3b      	ldr	r3, [r7, #32]
 80089de:	b29a      	uxth	r2, r3
 80089e0:	f107 0310 	add.w	r3, r7, #16
 80089e4:	9301      	str	r3, [sp, #4]
 80089e6:	69fb      	ldr	r3, [r7, #28]
 80089e8:	9300      	str	r3, [sp, #0]
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f000 fe57 	bl	80096a2 <xTaskCreate>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d001      	beq.n	80089fe <osThreadNew+0x11a>
            hTask = NULL;
 80089fa:	2300      	movs	r3, #0
 80089fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80089fe:	693b      	ldr	r3, [r7, #16]
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3728      	adds	r7, #40	; 0x28
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}

08008a08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a10:	f3ef 8305 	mrs	r3, IPSR
 8008a14:	60bb      	str	r3, [r7, #8]
  return(result);
 8008a16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d003      	beq.n	8008a24 <osDelay+0x1c>
    stat = osErrorISR;
 8008a1c:	f06f 0305 	mvn.w	r3, #5
 8008a20:	60fb      	str	r3, [r7, #12]
 8008a22:	e007      	b.n	8008a34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008a24:	2300      	movs	r3, #0
 8008a26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d002      	beq.n	8008a34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 ff7c 	bl	800992c <vTaskDelay>
    }
  }

  return (stat);
 8008a34:	68fb      	ldr	r3, [r7, #12]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
	...

08008a40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008a40:	b480      	push	{r7}
 8008a42:	b085      	sub	sp, #20
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	4a07      	ldr	r2, [pc, #28]	; (8008a6c <vApplicationGetIdleTaskMemory+0x2c>)
 8008a50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	4a06      	ldr	r2, [pc, #24]	; (8008a70 <vApplicationGetIdleTaskMemory+0x30>)
 8008a56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2280      	movs	r2, #128	; 0x80
 8008a5c:	601a      	str	r2, [r3, #0]
}
 8008a5e:	bf00      	nop
 8008a60:	3714      	adds	r7, #20
 8008a62:	46bd      	mov	sp, r7
 8008a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a68:	4770      	bx	lr
 8008a6a:	bf00      	nop
 8008a6c:	200000e4 	.word	0x200000e4
 8008a70:	20000140 	.word	0x20000140

08008a74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	4a07      	ldr	r2, [pc, #28]	; (8008aa0 <vApplicationGetTimerTaskMemory+0x2c>)
 8008a84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	4a06      	ldr	r2, [pc, #24]	; (8008aa4 <vApplicationGetTimerTaskMemory+0x30>)
 8008a8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a92:	601a      	str	r2, [r3, #0]
}
 8008a94:	bf00      	nop
 8008a96:	3714      	adds	r7, #20
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr
 8008aa0:	20000340 	.word	0x20000340
 8008aa4:	2000039c 	.word	0x2000039c

08008aa8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f103 0208 	add.w	r2, r3, #8
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008ac0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f103 0208 	add.w	r2, r3, #8
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f103 0208 	add.w	r2, r3, #8
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008af6:	bf00      	nop
 8008af8:	370c      	adds	r7, #12
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr

08008b02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b02:	b480      	push	{r7}
 8008b04:	b085      	sub	sp, #20
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	689a      	ldr	r2, [r3, #8]
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	683a      	ldr	r2, [r7, #0]
 8008b26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	683a      	ldr	r2, [r7, #0]
 8008b2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	1c5a      	adds	r2, r3, #1
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	601a      	str	r2, [r3, #0]
}
 8008b3e:	bf00      	nop
 8008b40:	3714      	adds	r7, #20
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr

08008b4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b4a:	b480      	push	{r7}
 8008b4c:	b085      	sub	sp, #20
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
 8008b52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b60:	d103      	bne.n	8008b6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	691b      	ldr	r3, [r3, #16]
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	e00c      	b.n	8008b84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	3308      	adds	r3, #8
 8008b6e:	60fb      	str	r3, [r7, #12]
 8008b70:	e002      	b.n	8008b78 <vListInsert+0x2e>
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	60fb      	str	r3, [r7, #12]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	68ba      	ldr	r2, [r7, #8]
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d2f6      	bcs.n	8008b72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	685a      	ldr	r2, [r3, #4]
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	683a      	ldr	r2, [r7, #0]
 8008b92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	683a      	ldr	r2, [r7, #0]
 8008b9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	1c5a      	adds	r2, r3, #1
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	601a      	str	r2, [r3, #0]
}
 8008bb0:	bf00      	nop
 8008bb2:	3714      	adds	r7, #20
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	6892      	ldr	r2, [r2, #8]
 8008bd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	689b      	ldr	r3, [r3, #8]
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	6852      	ldr	r2, [r2, #4]
 8008bdc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d103      	bne.n	8008bf0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	689a      	ldr	r2, [r3, #8]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	1e5a      	subs	r2, r3, #1
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3714      	adds	r7, #20
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10a      	bne.n	8008c3a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c28:	f383 8811 	msr	BASEPRI, r3
 8008c2c:	f3bf 8f6f 	isb	sy
 8008c30:	f3bf 8f4f 	dsb	sy
 8008c34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008c36:	bf00      	nop
 8008c38:	e7fe      	b.n	8008c38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008c3a:	f002 f84b 	bl	800acd4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681a      	ldr	r2, [r3, #0]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c46:	68f9      	ldr	r1, [r7, #12]
 8008c48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008c4a:	fb01 f303 	mul.w	r3, r1, r3
 8008c4e:	441a      	add	r2, r3
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2200      	movs	r2, #0
 8008c58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681a      	ldr	r2, [r3, #0]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	68f9      	ldr	r1, [r7, #12]
 8008c6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008c70:	fb01 f303 	mul.w	r3, r1, r3
 8008c74:	441a      	add	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	22ff      	movs	r2, #255	; 0xff
 8008c7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	22ff      	movs	r2, #255	; 0xff
 8008c86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d114      	bne.n	8008cba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	691b      	ldr	r3, [r3, #16]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d01a      	beq.n	8008cce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3310      	adds	r3, #16
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f001 f903 	bl	8009ea8 <xTaskRemoveFromEventList>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d012      	beq.n	8008cce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008ca8:	4b0c      	ldr	r3, [pc, #48]	; (8008cdc <xQueueGenericReset+0xcc>)
 8008caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cae:	601a      	str	r2, [r3, #0]
 8008cb0:	f3bf 8f4f 	dsb	sy
 8008cb4:	f3bf 8f6f 	isb	sy
 8008cb8:	e009      	b.n	8008cce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	3310      	adds	r3, #16
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7ff fef2 	bl	8008aa8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	3324      	adds	r3, #36	; 0x24
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f7ff feed 	bl	8008aa8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008cce:	f002 f831 	bl	800ad34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008cd2:	2301      	movs	r3, #1
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3710      	adds	r7, #16
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}
 8008cdc:	e000ed04 	.word	0xe000ed04

08008ce0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b08e      	sub	sp, #56	; 0x38
 8008ce4:	af02      	add	r7, sp, #8
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	607a      	str	r2, [r7, #4]
 8008cec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d10a      	bne.n	8008d0a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf8:	f383 8811 	msr	BASEPRI, r3
 8008cfc:	f3bf 8f6f 	isb	sy
 8008d00:	f3bf 8f4f 	dsb	sy
 8008d04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008d06:	bf00      	nop
 8008d08:	e7fe      	b.n	8008d08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10a      	bne.n	8008d26 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008d22:	bf00      	nop
 8008d24:	e7fe      	b.n	8008d24 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d002      	beq.n	8008d32 <xQueueGenericCreateStatic+0x52>
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d001      	beq.n	8008d36 <xQueueGenericCreateStatic+0x56>
 8008d32:	2301      	movs	r3, #1
 8008d34:	e000      	b.n	8008d38 <xQueueGenericCreateStatic+0x58>
 8008d36:	2300      	movs	r3, #0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d10a      	bne.n	8008d52 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d40:	f383 8811 	msr	BASEPRI, r3
 8008d44:	f3bf 8f6f 	isb	sy
 8008d48:	f3bf 8f4f 	dsb	sy
 8008d4c:	623b      	str	r3, [r7, #32]
}
 8008d4e:	bf00      	nop
 8008d50:	e7fe      	b.n	8008d50 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d102      	bne.n	8008d5e <xQueueGenericCreateStatic+0x7e>
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d101      	bne.n	8008d62 <xQueueGenericCreateStatic+0x82>
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e000      	b.n	8008d64 <xQueueGenericCreateStatic+0x84>
 8008d62:	2300      	movs	r3, #0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d10a      	bne.n	8008d7e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6c:	f383 8811 	msr	BASEPRI, r3
 8008d70:	f3bf 8f6f 	isb	sy
 8008d74:	f3bf 8f4f 	dsb	sy
 8008d78:	61fb      	str	r3, [r7, #28]
}
 8008d7a:	bf00      	nop
 8008d7c:	e7fe      	b.n	8008d7c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008d7e:	2350      	movs	r3, #80	; 0x50
 8008d80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	2b50      	cmp	r3, #80	; 0x50
 8008d86:	d00a      	beq.n	8008d9e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d8c:	f383 8811 	msr	BASEPRI, r3
 8008d90:	f3bf 8f6f 	isb	sy
 8008d94:	f3bf 8f4f 	dsb	sy
 8008d98:	61bb      	str	r3, [r7, #24]
}
 8008d9a:	bf00      	nop
 8008d9c:	e7fe      	b.n	8008d9c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008d9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d00d      	beq.n	8008dc6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008db2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008db8:	9300      	str	r3, [sp, #0]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	68b9      	ldr	r1, [r7, #8]
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	f000 f805 	bl	8008dd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3730      	adds	r7, #48	; 0x30
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
 8008ddc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d103      	bne.n	8008dec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	69ba      	ldr	r2, [r7, #24]
 8008de8:	601a      	str	r2, [r3, #0]
 8008dea:	e002      	b.n	8008df2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008dec:	69bb      	ldr	r3, [r7, #24]
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008df2:	69bb      	ldr	r3, [r7, #24]
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008df8:	69bb      	ldr	r3, [r7, #24]
 8008dfa:	68ba      	ldr	r2, [r7, #8]
 8008dfc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008dfe:	2101      	movs	r1, #1
 8008e00:	69b8      	ldr	r0, [r7, #24]
 8008e02:	f7ff ff05 	bl	8008c10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	78fa      	ldrb	r2, [r7, #3]
 8008e0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008e0e:	bf00      	nop
 8008e10:	3710      	adds	r7, #16
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
	...

08008e18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b08e      	sub	sp, #56	; 0x38
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	60f8      	str	r0, [r7, #12]
 8008e20:	60b9      	str	r1, [r7, #8]
 8008e22:	607a      	str	r2, [r7, #4]
 8008e24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008e26:	2300      	movs	r3, #0
 8008e28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d10a      	bne.n	8008e4a <xQueueGenericSend+0x32>
	__asm volatile
 8008e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e38:	f383 8811 	msr	BASEPRI, r3
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008e46:	bf00      	nop
 8008e48:	e7fe      	b.n	8008e48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d103      	bne.n	8008e58 <xQueueGenericSend+0x40>
 8008e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d101      	bne.n	8008e5c <xQueueGenericSend+0x44>
 8008e58:	2301      	movs	r3, #1
 8008e5a:	e000      	b.n	8008e5e <xQueueGenericSend+0x46>
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d10a      	bne.n	8008e78 <xQueueGenericSend+0x60>
	__asm volatile
 8008e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e66:	f383 8811 	msr	BASEPRI, r3
 8008e6a:	f3bf 8f6f 	isb	sy
 8008e6e:	f3bf 8f4f 	dsb	sy
 8008e72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008e74:	bf00      	nop
 8008e76:	e7fe      	b.n	8008e76 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	2b02      	cmp	r3, #2
 8008e7c:	d103      	bne.n	8008e86 <xQueueGenericSend+0x6e>
 8008e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d101      	bne.n	8008e8a <xQueueGenericSend+0x72>
 8008e86:	2301      	movs	r3, #1
 8008e88:	e000      	b.n	8008e8c <xQueueGenericSend+0x74>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10a      	bne.n	8008ea6 <xQueueGenericSend+0x8e>
	__asm volatile
 8008e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e94:	f383 8811 	msr	BASEPRI, r3
 8008e98:	f3bf 8f6f 	isb	sy
 8008e9c:	f3bf 8f4f 	dsb	sy
 8008ea0:	623b      	str	r3, [r7, #32]
}
 8008ea2:	bf00      	nop
 8008ea4:	e7fe      	b.n	8008ea4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ea6:	f001 f9bd 	bl	800a224 <xTaskGetSchedulerState>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d102      	bne.n	8008eb6 <xQueueGenericSend+0x9e>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <xQueueGenericSend+0xa2>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e000      	b.n	8008ebc <xQueueGenericSend+0xa4>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d10a      	bne.n	8008ed6 <xQueueGenericSend+0xbe>
	__asm volatile
 8008ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec4:	f383 8811 	msr	BASEPRI, r3
 8008ec8:	f3bf 8f6f 	isb	sy
 8008ecc:	f3bf 8f4f 	dsb	sy
 8008ed0:	61fb      	str	r3, [r7, #28]
}
 8008ed2:	bf00      	nop
 8008ed4:	e7fe      	b.n	8008ed4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ed6:	f001 fefd 	bl	800acd4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008edc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d302      	bcc.n	8008eec <xQueueGenericSend+0xd4>
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	2b02      	cmp	r3, #2
 8008eea:	d129      	bne.n	8008f40 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008eec:	683a      	ldr	r2, [r7, #0]
 8008eee:	68b9      	ldr	r1, [r7, #8]
 8008ef0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ef2:	f000 fa0b 	bl	800930c <prvCopyDataToQueue>
 8008ef6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d010      	beq.n	8008f22 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f02:	3324      	adds	r3, #36	; 0x24
 8008f04:	4618      	mov	r0, r3
 8008f06:	f000 ffcf 	bl	8009ea8 <xTaskRemoveFromEventList>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d013      	beq.n	8008f38 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008f10:	4b3f      	ldr	r3, [pc, #252]	; (8009010 <xQueueGenericSend+0x1f8>)
 8008f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	f3bf 8f4f 	dsb	sy
 8008f1c:	f3bf 8f6f 	isb	sy
 8008f20:	e00a      	b.n	8008f38 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d007      	beq.n	8008f38 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008f28:	4b39      	ldr	r3, [pc, #228]	; (8009010 <xQueueGenericSend+0x1f8>)
 8008f2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f2e:	601a      	str	r2, [r3, #0]
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008f38:	f001 fefc 	bl	800ad34 <vPortExitCritical>
				return pdPASS;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e063      	b.n	8009008 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d103      	bne.n	8008f4e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f46:	f001 fef5 	bl	800ad34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	e05c      	b.n	8009008 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d106      	bne.n	8008f62 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f54:	f107 0314 	add.w	r3, r7, #20
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f001 f809 	bl	8009f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008f62:	f001 fee7 	bl	800ad34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008f66:	f000 fd7b 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f6a:	f001 feb3 	bl	800acd4 <vPortEnterCritical>
 8008f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008f74:	b25b      	sxtb	r3, r3
 8008f76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f7a:	d103      	bne.n	8008f84 <xQueueGenericSend+0x16c>
 8008f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f8a:	b25b      	sxtb	r3, r3
 8008f8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f90:	d103      	bne.n	8008f9a <xQueueGenericSend+0x182>
 8008f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f9a:	f001 fecb 	bl	800ad34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f9e:	1d3a      	adds	r2, r7, #4
 8008fa0:	f107 0314 	add.w	r3, r7, #20
 8008fa4:	4611      	mov	r1, r2
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f000 fff8 	bl	8009f9c <xTaskCheckForTimeOut>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d124      	bne.n	8008ffc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008fb2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fb4:	f000 faa2 	bl	80094fc <prvIsQueueFull>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d018      	beq.n	8008ff0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fc0:	3310      	adds	r3, #16
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	4611      	mov	r1, r2
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f000 ff1e 	bl	8009e08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008fcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fce:	f000 fa2d 	bl	800942c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008fd2:	f000 fd53 	bl	8009a7c <xTaskResumeAll>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	f47f af7c 	bne.w	8008ed6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008fde:	4b0c      	ldr	r3, [pc, #48]	; (8009010 <xQueueGenericSend+0x1f8>)
 8008fe0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fe4:	601a      	str	r2, [r3, #0]
 8008fe6:	f3bf 8f4f 	dsb	sy
 8008fea:	f3bf 8f6f 	isb	sy
 8008fee:	e772      	b.n	8008ed6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ff2:	f000 fa1b 	bl	800942c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ff6:	f000 fd41 	bl	8009a7c <xTaskResumeAll>
 8008ffa:	e76c      	b.n	8008ed6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008ffc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ffe:	f000 fa15 	bl	800942c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009002:	f000 fd3b 	bl	8009a7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009006:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009008:	4618      	mov	r0, r3
 800900a:	3738      	adds	r7, #56	; 0x38
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}
 8009010:	e000ed04 	.word	0xe000ed04

08009014 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b090      	sub	sp, #64	; 0x40
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	607a      	str	r2, [r7, #4]
 8009020:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009028:	2b00      	cmp	r3, #0
 800902a:	d10a      	bne.n	8009042 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800902c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009030:	f383 8811 	msr	BASEPRI, r3
 8009034:	f3bf 8f6f 	isb	sy
 8009038:	f3bf 8f4f 	dsb	sy
 800903c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800903e:	bf00      	nop
 8009040:	e7fe      	b.n	8009040 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d103      	bne.n	8009050 <xQueueGenericSendFromISR+0x3c>
 8009048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800904a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800904c:	2b00      	cmp	r3, #0
 800904e:	d101      	bne.n	8009054 <xQueueGenericSendFromISR+0x40>
 8009050:	2301      	movs	r3, #1
 8009052:	e000      	b.n	8009056 <xQueueGenericSendFromISR+0x42>
 8009054:	2300      	movs	r3, #0
 8009056:	2b00      	cmp	r3, #0
 8009058:	d10a      	bne.n	8009070 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800905a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800905e:	f383 8811 	msr	BASEPRI, r3
 8009062:	f3bf 8f6f 	isb	sy
 8009066:	f3bf 8f4f 	dsb	sy
 800906a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800906c:	bf00      	nop
 800906e:	e7fe      	b.n	800906e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	2b02      	cmp	r3, #2
 8009074:	d103      	bne.n	800907e <xQueueGenericSendFromISR+0x6a>
 8009076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800907a:	2b01      	cmp	r3, #1
 800907c:	d101      	bne.n	8009082 <xQueueGenericSendFromISR+0x6e>
 800907e:	2301      	movs	r3, #1
 8009080:	e000      	b.n	8009084 <xQueueGenericSendFromISR+0x70>
 8009082:	2300      	movs	r3, #0
 8009084:	2b00      	cmp	r3, #0
 8009086:	d10a      	bne.n	800909e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800908c:	f383 8811 	msr	BASEPRI, r3
 8009090:	f3bf 8f6f 	isb	sy
 8009094:	f3bf 8f4f 	dsb	sy
 8009098:	623b      	str	r3, [r7, #32]
}
 800909a:	bf00      	nop
 800909c:	e7fe      	b.n	800909c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800909e:	f001 fefb 	bl	800ae98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80090a2:	f3ef 8211 	mrs	r2, BASEPRI
 80090a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090aa:	f383 8811 	msr	BASEPRI, r3
 80090ae:	f3bf 8f6f 	isb	sy
 80090b2:	f3bf 8f4f 	dsb	sy
 80090b6:	61fa      	str	r2, [r7, #28]
 80090b8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80090ba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090bc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80090be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d302      	bcc.n	80090d0 <xQueueGenericSendFromISR+0xbc>
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	2b02      	cmp	r3, #2
 80090ce:	d12f      	bne.n	8009130 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80090d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80090d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090de:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80090e0:	683a      	ldr	r2, [r7, #0]
 80090e2:	68b9      	ldr	r1, [r7, #8]
 80090e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80090e6:	f000 f911 	bl	800930c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80090ea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80090ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090f2:	d112      	bne.n	800911a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d016      	beq.n	800912a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fe:	3324      	adds	r3, #36	; 0x24
 8009100:	4618      	mov	r0, r3
 8009102:	f000 fed1 	bl	8009ea8 <xTaskRemoveFromEventList>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d00e      	beq.n	800912a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00b      	beq.n	800912a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2201      	movs	r2, #1
 8009116:	601a      	str	r2, [r3, #0]
 8009118:	e007      	b.n	800912a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800911a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800911e:	3301      	adds	r3, #1
 8009120:	b2db      	uxtb	r3, r3
 8009122:	b25a      	sxtb	r2, r3
 8009124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009126:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800912a:	2301      	movs	r3, #1
 800912c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800912e:	e001      	b.n	8009134 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009130:	2300      	movs	r3, #0
 8009132:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009136:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800913e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009140:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009142:	4618      	mov	r0, r3
 8009144:	3740      	adds	r7, #64	; 0x40
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
	...

0800914c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b08c      	sub	sp, #48	; 0x30
 8009150:	af00      	add	r7, sp, #0
 8009152:	60f8      	str	r0, [r7, #12]
 8009154:	60b9      	str	r1, [r7, #8]
 8009156:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009158:	2300      	movs	r3, #0
 800915a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009162:	2b00      	cmp	r3, #0
 8009164:	d10a      	bne.n	800917c <xQueueReceive+0x30>
	__asm volatile
 8009166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800916a:	f383 8811 	msr	BASEPRI, r3
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	f3bf 8f4f 	dsb	sy
 8009176:	623b      	str	r3, [r7, #32]
}
 8009178:	bf00      	nop
 800917a:	e7fe      	b.n	800917a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d103      	bne.n	800918a <xQueueReceive+0x3e>
 8009182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009186:	2b00      	cmp	r3, #0
 8009188:	d101      	bne.n	800918e <xQueueReceive+0x42>
 800918a:	2301      	movs	r3, #1
 800918c:	e000      	b.n	8009190 <xQueueReceive+0x44>
 800918e:	2300      	movs	r3, #0
 8009190:	2b00      	cmp	r3, #0
 8009192:	d10a      	bne.n	80091aa <xQueueReceive+0x5e>
	__asm volatile
 8009194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009198:	f383 8811 	msr	BASEPRI, r3
 800919c:	f3bf 8f6f 	isb	sy
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	61fb      	str	r3, [r7, #28]
}
 80091a6:	bf00      	nop
 80091a8:	e7fe      	b.n	80091a8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091aa:	f001 f83b 	bl	800a224 <xTaskGetSchedulerState>
 80091ae:	4603      	mov	r3, r0
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d102      	bne.n	80091ba <xQueueReceive+0x6e>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d101      	bne.n	80091be <xQueueReceive+0x72>
 80091ba:	2301      	movs	r3, #1
 80091bc:	e000      	b.n	80091c0 <xQueueReceive+0x74>
 80091be:	2300      	movs	r3, #0
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d10a      	bne.n	80091da <xQueueReceive+0x8e>
	__asm volatile
 80091c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c8:	f383 8811 	msr	BASEPRI, r3
 80091cc:	f3bf 8f6f 	isb	sy
 80091d0:	f3bf 8f4f 	dsb	sy
 80091d4:	61bb      	str	r3, [r7, #24]
}
 80091d6:	bf00      	nop
 80091d8:	e7fe      	b.n	80091d8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091da:	f001 fd7b 	bl	800acd4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d01f      	beq.n	800922a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80091ea:	68b9      	ldr	r1, [r7, #8]
 80091ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80091ee:	f000 f8f7 	bl	80093e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80091f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091f4:	1e5a      	subs	r2, r3, #1
 80091f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00f      	beq.n	8009222 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009204:	3310      	adds	r3, #16
 8009206:	4618      	mov	r0, r3
 8009208:	f000 fe4e 	bl	8009ea8 <xTaskRemoveFromEventList>
 800920c:	4603      	mov	r3, r0
 800920e:	2b00      	cmp	r3, #0
 8009210:	d007      	beq.n	8009222 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009212:	4b3d      	ldr	r3, [pc, #244]	; (8009308 <xQueueReceive+0x1bc>)
 8009214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009218:	601a      	str	r2, [r3, #0]
 800921a:	f3bf 8f4f 	dsb	sy
 800921e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009222:	f001 fd87 	bl	800ad34 <vPortExitCritical>
				return pdPASS;
 8009226:	2301      	movs	r3, #1
 8009228:	e069      	b.n	80092fe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d103      	bne.n	8009238 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009230:	f001 fd80 	bl	800ad34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009234:	2300      	movs	r3, #0
 8009236:	e062      	b.n	80092fe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800923a:	2b00      	cmp	r3, #0
 800923c:	d106      	bne.n	800924c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800923e:	f107 0310 	add.w	r3, r7, #16
 8009242:	4618      	mov	r0, r3
 8009244:	f000 fe94 	bl	8009f70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009248:	2301      	movs	r3, #1
 800924a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800924c:	f001 fd72 	bl	800ad34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009250:	f000 fc06 	bl	8009a60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009254:	f001 fd3e 	bl	800acd4 <vPortEnterCritical>
 8009258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800925a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800925e:	b25b      	sxtb	r3, r3
 8009260:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009264:	d103      	bne.n	800926e <xQueueReceive+0x122>
 8009266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009268:	2200      	movs	r2, #0
 800926a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800926e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009270:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009274:	b25b      	sxtb	r3, r3
 8009276:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800927a:	d103      	bne.n	8009284 <xQueueReceive+0x138>
 800927c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800927e:	2200      	movs	r2, #0
 8009280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009284:	f001 fd56 	bl	800ad34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009288:	1d3a      	adds	r2, r7, #4
 800928a:	f107 0310 	add.w	r3, r7, #16
 800928e:	4611      	mov	r1, r2
 8009290:	4618      	mov	r0, r3
 8009292:	f000 fe83 	bl	8009f9c <xTaskCheckForTimeOut>
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d123      	bne.n	80092e4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800929c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800929e:	f000 f917 	bl	80094d0 <prvIsQueueEmpty>
 80092a2:	4603      	mov	r3, r0
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d017      	beq.n	80092d8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80092a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092aa:	3324      	adds	r3, #36	; 0x24
 80092ac:	687a      	ldr	r2, [r7, #4]
 80092ae:	4611      	mov	r1, r2
 80092b0:	4618      	mov	r0, r3
 80092b2:	f000 fda9 	bl	8009e08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80092b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092b8:	f000 f8b8 	bl	800942c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80092bc:	f000 fbde 	bl	8009a7c <xTaskResumeAll>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d189      	bne.n	80091da <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80092c6:	4b10      	ldr	r3, [pc, #64]	; (8009308 <xQueueReceive+0x1bc>)
 80092c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092cc:	601a      	str	r2, [r3, #0]
 80092ce:	f3bf 8f4f 	dsb	sy
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	e780      	b.n	80091da <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80092d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092da:	f000 f8a7 	bl	800942c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80092de:	f000 fbcd 	bl	8009a7c <xTaskResumeAll>
 80092e2:	e77a      	b.n	80091da <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80092e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092e6:	f000 f8a1 	bl	800942c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80092ea:	f000 fbc7 	bl	8009a7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092f0:	f000 f8ee 	bl	80094d0 <prvIsQueueEmpty>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	f43f af6f 	beq.w	80091da <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80092fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3730      	adds	r7, #48	; 0x30
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	e000ed04 	.word	0xe000ed04

0800930c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b086      	sub	sp, #24
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009318:	2300      	movs	r3, #0
 800931a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009320:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10d      	bne.n	8009346 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d14d      	bne.n	80093ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	4618      	mov	r0, r3
 8009338:	f000 ff92 	bl	800a260 <xTaskPriorityDisinherit>
 800933c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	609a      	str	r2, [r3, #8]
 8009344:	e043      	b.n	80093ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d119      	bne.n	8009380 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	6858      	ldr	r0, [r3, #4]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009354:	461a      	mov	r2, r3
 8009356:	68b9      	ldr	r1, [r7, #8]
 8009358:	f002 fa24 	bl	800b7a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009364:	441a      	add	r2, r3
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	685a      	ldr	r2, [r3, #4]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	429a      	cmp	r2, r3
 8009374:	d32b      	bcc.n	80093ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	605a      	str	r2, [r3, #4]
 800937e:	e026      	b.n	80093ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	68d8      	ldr	r0, [r3, #12]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009388:	461a      	mov	r2, r3
 800938a:	68b9      	ldr	r1, [r7, #8]
 800938c:	f002 fa0a 	bl	800b7a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	68da      	ldr	r2, [r3, #12]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009398:	425b      	negs	r3, r3
 800939a:	441a      	add	r2, r3
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	68da      	ldr	r2, [r3, #12]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d207      	bcs.n	80093bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	689a      	ldr	r2, [r3, #8]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093b4:	425b      	negs	r3, r3
 80093b6:	441a      	add	r2, r3
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2b02      	cmp	r3, #2
 80093c0:	d105      	bne.n	80093ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d002      	beq.n	80093ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	3b01      	subs	r3, #1
 80093cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	1c5a      	adds	r2, r3, #1
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80093d6:	697b      	ldr	r3, [r7, #20]
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3718      	adds	r7, #24
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d018      	beq.n	8009424 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	68da      	ldr	r2, [r3, #12]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fa:	441a      	add	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	68da      	ldr	r2, [r3, #12]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	429a      	cmp	r2, r3
 800940a:	d303      	bcc.n	8009414 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68d9      	ldr	r1, [r3, #12]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800941c:	461a      	mov	r2, r3
 800941e:	6838      	ldr	r0, [r7, #0]
 8009420:	f002 f9c0 	bl	800b7a4 <memcpy>
	}
}
 8009424:	bf00      	nop
 8009426:	3708      	adds	r7, #8
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009434:	f001 fc4e 	bl	800acd4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800943e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009440:	e011      	b.n	8009466 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009446:	2b00      	cmp	r3, #0
 8009448:	d012      	beq.n	8009470 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	3324      	adds	r3, #36	; 0x24
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fd2a 	bl	8009ea8 <xTaskRemoveFromEventList>
 8009454:	4603      	mov	r3, r0
 8009456:	2b00      	cmp	r3, #0
 8009458:	d001      	beq.n	800945e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800945a:	f000 fe01 	bl	800a060 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800945e:	7bfb      	ldrb	r3, [r7, #15]
 8009460:	3b01      	subs	r3, #1
 8009462:	b2db      	uxtb	r3, r3
 8009464:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800946a:	2b00      	cmp	r3, #0
 800946c:	dce9      	bgt.n	8009442 <prvUnlockQueue+0x16>
 800946e:	e000      	b.n	8009472 <prvUnlockQueue+0x46>
					break;
 8009470:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	22ff      	movs	r2, #255	; 0xff
 8009476:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800947a:	f001 fc5b 	bl	800ad34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800947e:	f001 fc29 	bl	800acd4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009488:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800948a:	e011      	b.n	80094b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	691b      	ldr	r3, [r3, #16]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d012      	beq.n	80094ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	3310      	adds	r3, #16
 8009498:	4618      	mov	r0, r3
 800949a:	f000 fd05 	bl	8009ea8 <xTaskRemoveFromEventList>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d001      	beq.n	80094a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80094a4:	f000 fddc 	bl	800a060 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	3b01      	subs	r3, #1
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dce9      	bgt.n	800948c <prvUnlockQueue+0x60>
 80094b8:	e000      	b.n	80094bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80094ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	22ff      	movs	r2, #255	; 0xff
 80094c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80094c4:	f001 fc36 	bl	800ad34 <vPortExitCritical>
}
 80094c8:	bf00      	nop
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094d8:	f001 fbfc 	bl	800acd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d102      	bne.n	80094ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80094e4:	2301      	movs	r3, #1
 80094e6:	60fb      	str	r3, [r7, #12]
 80094e8:	e001      	b.n	80094ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80094ea:	2300      	movs	r3, #0
 80094ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094ee:	f001 fc21 	bl	800ad34 <vPortExitCritical>

	return xReturn;
 80094f2:	68fb      	ldr	r3, [r7, #12]
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3710      	adds	r7, #16
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009504:	f001 fbe6 	bl	800acd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009510:	429a      	cmp	r2, r3
 8009512:	d102      	bne.n	800951a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009514:	2301      	movs	r3, #1
 8009516:	60fb      	str	r3, [r7, #12]
 8009518:	e001      	b.n	800951e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800951a:	2300      	movs	r3, #0
 800951c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800951e:	f001 fc09 	bl	800ad34 <vPortExitCritical>

	return xReturn;
 8009522:	68fb      	ldr	r3, [r7, #12]
}
 8009524:	4618      	mov	r0, r3
 8009526:	3710      	adds	r7, #16
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800952c:	b480      	push	{r7}
 800952e:	b085      	sub	sp, #20
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009536:	2300      	movs	r3, #0
 8009538:	60fb      	str	r3, [r7, #12]
 800953a:	e014      	b.n	8009566 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800953c:	4a0f      	ldr	r2, [pc, #60]	; (800957c <vQueueAddToRegistry+0x50>)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10b      	bne.n	8009560 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009548:	490c      	ldr	r1, [pc, #48]	; (800957c <vQueueAddToRegistry+0x50>)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009552:	4a0a      	ldr	r2, [pc, #40]	; (800957c <vQueueAddToRegistry+0x50>)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	00db      	lsls	r3, r3, #3
 8009558:	4413      	add	r3, r2
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800955e:	e006      	b.n	800956e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	3301      	adds	r3, #1
 8009564:	60fb      	str	r3, [r7, #12]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2b07      	cmp	r3, #7
 800956a:	d9e7      	bls.n	800953c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800956c:	bf00      	nop
 800956e:	bf00      	nop
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	20004d10 	.word	0x20004d10

08009580 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009580:	b580      	push	{r7, lr}
 8009582:	b086      	sub	sp, #24
 8009584:	af00      	add	r7, sp, #0
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	60b9      	str	r1, [r7, #8]
 800958a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009590:	f001 fba0 	bl	800acd4 <vPortEnterCritical>
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800959a:	b25b      	sxtb	r3, r3
 800959c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095a0:	d103      	bne.n	80095aa <vQueueWaitForMessageRestricted+0x2a>
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095b0:	b25b      	sxtb	r3, r3
 80095b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095b6:	d103      	bne.n	80095c0 <vQueueWaitForMessageRestricted+0x40>
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	2200      	movs	r2, #0
 80095bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80095c0:	f001 fbb8 	bl	800ad34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d106      	bne.n	80095da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	3324      	adds	r3, #36	; 0x24
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	68b9      	ldr	r1, [r7, #8]
 80095d4:	4618      	mov	r0, r3
 80095d6:	f000 fc3b 	bl	8009e50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80095da:	6978      	ldr	r0, [r7, #20]
 80095dc:	f7ff ff26 	bl	800942c <prvUnlockQueue>
	}
 80095e0:	bf00      	nop
 80095e2:	3718      	adds	r7, #24
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b08e      	sub	sp, #56	; 0x38
 80095ec:	af04      	add	r7, sp, #16
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	607a      	str	r2, [r7, #4]
 80095f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80095f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d10a      	bne.n	8009612 <xTaskCreateStatic+0x2a>
	__asm volatile
 80095fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009600:	f383 8811 	msr	BASEPRI, r3
 8009604:	f3bf 8f6f 	isb	sy
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	623b      	str	r3, [r7, #32]
}
 800960e:	bf00      	nop
 8009610:	e7fe      	b.n	8009610 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009614:	2b00      	cmp	r3, #0
 8009616:	d10a      	bne.n	800962e <xTaskCreateStatic+0x46>
	__asm volatile
 8009618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800961c:	f383 8811 	msr	BASEPRI, r3
 8009620:	f3bf 8f6f 	isb	sy
 8009624:	f3bf 8f4f 	dsb	sy
 8009628:	61fb      	str	r3, [r7, #28]
}
 800962a:	bf00      	nop
 800962c:	e7fe      	b.n	800962c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800962e:	235c      	movs	r3, #92	; 0x5c
 8009630:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	2b5c      	cmp	r3, #92	; 0x5c
 8009636:	d00a      	beq.n	800964e <xTaskCreateStatic+0x66>
	__asm volatile
 8009638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800963c:	f383 8811 	msr	BASEPRI, r3
 8009640:	f3bf 8f6f 	isb	sy
 8009644:	f3bf 8f4f 	dsb	sy
 8009648:	61bb      	str	r3, [r7, #24]
}
 800964a:	bf00      	nop
 800964c:	e7fe      	b.n	800964c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800964e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009652:	2b00      	cmp	r3, #0
 8009654:	d01e      	beq.n	8009694 <xTaskCreateStatic+0xac>
 8009656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009658:	2b00      	cmp	r3, #0
 800965a:	d01b      	beq.n	8009694 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800965c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800965e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009662:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009664:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009668:	2202      	movs	r2, #2
 800966a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800966e:	2300      	movs	r3, #0
 8009670:	9303      	str	r3, [sp, #12]
 8009672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009674:	9302      	str	r3, [sp, #8]
 8009676:	f107 0314 	add.w	r3, r7, #20
 800967a:	9301      	str	r3, [sp, #4]
 800967c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	68b9      	ldr	r1, [r7, #8]
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f000 f850 	bl	800972c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800968c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800968e:	f000 f8dd 	bl	800984c <prvAddNewTaskToReadyList>
 8009692:	e001      	b.n	8009698 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009694:	2300      	movs	r3, #0
 8009696:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009698:	697b      	ldr	r3, [r7, #20]
	}
 800969a:	4618      	mov	r0, r3
 800969c:	3728      	adds	r7, #40	; 0x28
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}

080096a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b08c      	sub	sp, #48	; 0x30
 80096a6:	af04      	add	r7, sp, #16
 80096a8:	60f8      	str	r0, [r7, #12]
 80096aa:	60b9      	str	r1, [r7, #8]
 80096ac:	603b      	str	r3, [r7, #0]
 80096ae:	4613      	mov	r3, r2
 80096b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80096b2:	88fb      	ldrh	r3, [r7, #6]
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	4618      	mov	r0, r3
 80096b8:	f001 fc2e 	bl	800af18 <pvPortMalloc>
 80096bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d00e      	beq.n	80096e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80096c4:	205c      	movs	r0, #92	; 0x5c
 80096c6:	f001 fc27 	bl	800af18 <pvPortMalloc>
 80096ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80096cc:	69fb      	ldr	r3, [r7, #28]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d003      	beq.n	80096da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80096d2:	69fb      	ldr	r3, [r7, #28]
 80096d4:	697a      	ldr	r2, [r7, #20]
 80096d6:	631a      	str	r2, [r3, #48]	; 0x30
 80096d8:	e005      	b.n	80096e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80096da:	6978      	ldr	r0, [r7, #20]
 80096dc:	f001 fce8 	bl	800b0b0 <vPortFree>
 80096e0:	e001      	b.n	80096e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80096e2:	2300      	movs	r3, #0
 80096e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80096e6:	69fb      	ldr	r3, [r7, #28]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d017      	beq.n	800971c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80096ec:	69fb      	ldr	r3, [r7, #28]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80096f4:	88fa      	ldrh	r2, [r7, #6]
 80096f6:	2300      	movs	r3, #0
 80096f8:	9303      	str	r3, [sp, #12]
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	9302      	str	r3, [sp, #8]
 80096fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009700:	9301      	str	r3, [sp, #4]
 8009702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	68b9      	ldr	r1, [r7, #8]
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f000 f80e 	bl	800972c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009710:	69f8      	ldr	r0, [r7, #28]
 8009712:	f000 f89b 	bl	800984c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009716:	2301      	movs	r3, #1
 8009718:	61bb      	str	r3, [r7, #24]
 800971a:	e002      	b.n	8009722 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800971c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009720:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009722:	69bb      	ldr	r3, [r7, #24]
	}
 8009724:	4618      	mov	r0, r3
 8009726:	3720      	adds	r7, #32
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b088      	sub	sp, #32
 8009730:	af00      	add	r7, sp, #0
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	60b9      	str	r1, [r7, #8]
 8009736:	607a      	str	r2, [r7, #4]
 8009738:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800973a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800973c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	461a      	mov	r2, r3
 8009744:	21a5      	movs	r1, #165	; 0xa5
 8009746:	f002 f83b 	bl	800b7c0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800974a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800974c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009754:	3b01      	subs	r3, #1
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	4413      	add	r3, r2
 800975a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800975c:	69bb      	ldr	r3, [r7, #24]
 800975e:	f023 0307 	bic.w	r3, r3, #7
 8009762:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	f003 0307 	and.w	r3, r3, #7
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00a      	beq.n	8009784 <prvInitialiseNewTask+0x58>
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	617b      	str	r3, [r7, #20]
}
 8009780:	bf00      	nop
 8009782:	e7fe      	b.n	8009782 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d01f      	beq.n	80097ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800978a:	2300      	movs	r3, #0
 800978c:	61fb      	str	r3, [r7, #28]
 800978e:	e012      	b.n	80097b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009790:	68ba      	ldr	r2, [r7, #8]
 8009792:	69fb      	ldr	r3, [r7, #28]
 8009794:	4413      	add	r3, r2
 8009796:	7819      	ldrb	r1, [r3, #0]
 8009798:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800979a:	69fb      	ldr	r3, [r7, #28]
 800979c:	4413      	add	r3, r2
 800979e:	3334      	adds	r3, #52	; 0x34
 80097a0:	460a      	mov	r2, r1
 80097a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	4413      	add	r3, r2
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d006      	beq.n	80097be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	3301      	adds	r3, #1
 80097b4:	61fb      	str	r3, [r7, #28]
 80097b6:	69fb      	ldr	r3, [r7, #28]
 80097b8:	2b0f      	cmp	r3, #15
 80097ba:	d9e9      	bls.n	8009790 <prvInitialiseNewTask+0x64>
 80097bc:	e000      	b.n	80097c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80097be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80097c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097c2:	2200      	movs	r2, #0
 80097c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097c8:	e003      	b.n	80097d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80097ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097cc:	2200      	movs	r2, #0
 80097ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80097d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d4:	2b37      	cmp	r3, #55	; 0x37
 80097d6:	d901      	bls.n	80097dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80097d8:	2337      	movs	r3, #55	; 0x37
 80097da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80097dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80097e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80097e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ea:	2200      	movs	r2, #0
 80097ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80097ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097f0:	3304      	adds	r3, #4
 80097f2:	4618      	mov	r0, r3
 80097f4:	f7ff f978 	bl	8008ae8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80097f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097fa:	3318      	adds	r3, #24
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7ff f973 	bl	8008ae8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009806:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800980a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800980e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009810:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009814:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009816:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800981a:	2200      	movs	r2, #0
 800981c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800981e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009820:	2200      	movs	r2, #0
 8009822:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	68f9      	ldr	r1, [r7, #12]
 800982a:	69b8      	ldr	r0, [r7, #24]
 800982c:	f001 f928 	bl	800aa80 <pxPortInitialiseStack>
 8009830:	4602      	mov	r2, r0
 8009832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009834:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009838:	2b00      	cmp	r3, #0
 800983a:	d002      	beq.n	8009842 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800983c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800983e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009840:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009842:	bf00      	nop
 8009844:	3720      	adds	r7, #32
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}
	...

0800984c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b082      	sub	sp, #8
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009854:	f001 fa3e 	bl	800acd4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009858:	4b2d      	ldr	r3, [pc, #180]	; (8009910 <prvAddNewTaskToReadyList+0xc4>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	3301      	adds	r3, #1
 800985e:	4a2c      	ldr	r2, [pc, #176]	; (8009910 <prvAddNewTaskToReadyList+0xc4>)
 8009860:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009862:	4b2c      	ldr	r3, [pc, #176]	; (8009914 <prvAddNewTaskToReadyList+0xc8>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d109      	bne.n	800987e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800986a:	4a2a      	ldr	r2, [pc, #168]	; (8009914 <prvAddNewTaskToReadyList+0xc8>)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009870:	4b27      	ldr	r3, [pc, #156]	; (8009910 <prvAddNewTaskToReadyList+0xc4>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2b01      	cmp	r3, #1
 8009876:	d110      	bne.n	800989a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009878:	f000 fc16 	bl	800a0a8 <prvInitialiseTaskLists>
 800987c:	e00d      	b.n	800989a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800987e:	4b26      	ldr	r3, [pc, #152]	; (8009918 <prvAddNewTaskToReadyList+0xcc>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d109      	bne.n	800989a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009886:	4b23      	ldr	r3, [pc, #140]	; (8009914 <prvAddNewTaskToReadyList+0xc8>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009890:	429a      	cmp	r2, r3
 8009892:	d802      	bhi.n	800989a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009894:	4a1f      	ldr	r2, [pc, #124]	; (8009914 <prvAddNewTaskToReadyList+0xc8>)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800989a:	4b20      	ldr	r3, [pc, #128]	; (800991c <prvAddNewTaskToReadyList+0xd0>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	3301      	adds	r3, #1
 80098a0:	4a1e      	ldr	r2, [pc, #120]	; (800991c <prvAddNewTaskToReadyList+0xd0>)
 80098a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80098a4:	4b1d      	ldr	r3, [pc, #116]	; (800991c <prvAddNewTaskToReadyList+0xd0>)
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098b0:	4b1b      	ldr	r3, [pc, #108]	; (8009920 <prvAddNewTaskToReadyList+0xd4>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d903      	bls.n	80098c0 <prvAddNewTaskToReadyList+0x74>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098bc:	4a18      	ldr	r2, [pc, #96]	; (8009920 <prvAddNewTaskToReadyList+0xd4>)
 80098be:	6013      	str	r3, [r2, #0]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098c4:	4613      	mov	r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	4413      	add	r3, r2
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	4a15      	ldr	r2, [pc, #84]	; (8009924 <prvAddNewTaskToReadyList+0xd8>)
 80098ce:	441a      	add	r2, r3
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	3304      	adds	r3, #4
 80098d4:	4619      	mov	r1, r3
 80098d6:	4610      	mov	r0, r2
 80098d8:	f7ff f913 	bl	8008b02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80098dc:	f001 fa2a 	bl	800ad34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80098e0:	4b0d      	ldr	r3, [pc, #52]	; (8009918 <prvAddNewTaskToReadyList+0xcc>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00e      	beq.n	8009906 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80098e8:	4b0a      	ldr	r3, [pc, #40]	; (8009914 <prvAddNewTaskToReadyList+0xc8>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d207      	bcs.n	8009906 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80098f6:	4b0c      	ldr	r3, [pc, #48]	; (8009928 <prvAddNewTaskToReadyList+0xdc>)
 80098f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098fc:	601a      	str	r2, [r3, #0]
 80098fe:	f3bf 8f4f 	dsb	sy
 8009902:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009906:	bf00      	nop
 8009908:	3708      	adds	r7, #8
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
 800990e:	bf00      	nop
 8009910:	20000c70 	.word	0x20000c70
 8009914:	2000079c 	.word	0x2000079c
 8009918:	20000c7c 	.word	0x20000c7c
 800991c:	20000c8c 	.word	0x20000c8c
 8009920:	20000c78 	.word	0x20000c78
 8009924:	200007a0 	.word	0x200007a0
 8009928:	e000ed04 	.word	0xe000ed04

0800992c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800992c:	b580      	push	{r7, lr}
 800992e:	b084      	sub	sp, #16
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009934:	2300      	movs	r3, #0
 8009936:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d017      	beq.n	800996e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800993e:	4b13      	ldr	r3, [pc, #76]	; (800998c <vTaskDelay+0x60>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00a      	beq.n	800995c <vTaskDelay+0x30>
	__asm volatile
 8009946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800994a:	f383 8811 	msr	BASEPRI, r3
 800994e:	f3bf 8f6f 	isb	sy
 8009952:	f3bf 8f4f 	dsb	sy
 8009956:	60bb      	str	r3, [r7, #8]
}
 8009958:	bf00      	nop
 800995a:	e7fe      	b.n	800995a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800995c:	f000 f880 	bl	8009a60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009960:	2100      	movs	r1, #0
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 fcea 	bl	800a33c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009968:	f000 f888 	bl	8009a7c <xTaskResumeAll>
 800996c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d107      	bne.n	8009984 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009974:	4b06      	ldr	r3, [pc, #24]	; (8009990 <vTaskDelay+0x64>)
 8009976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800997a:	601a      	str	r2, [r3, #0]
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009984:	bf00      	nop
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}
 800998c:	20000c98 	.word	0x20000c98
 8009990:	e000ed04 	.word	0xe000ed04

08009994 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b08a      	sub	sp, #40	; 0x28
 8009998:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800999a:	2300      	movs	r3, #0
 800999c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800999e:	2300      	movs	r3, #0
 80099a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80099a2:	463a      	mov	r2, r7
 80099a4:	1d39      	adds	r1, r7, #4
 80099a6:	f107 0308 	add.w	r3, r7, #8
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7ff f848 	bl	8008a40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80099b0:	6839      	ldr	r1, [r7, #0]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	68ba      	ldr	r2, [r7, #8]
 80099b6:	9202      	str	r2, [sp, #8]
 80099b8:	9301      	str	r3, [sp, #4]
 80099ba:	2300      	movs	r3, #0
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	2300      	movs	r3, #0
 80099c0:	460a      	mov	r2, r1
 80099c2:	4921      	ldr	r1, [pc, #132]	; (8009a48 <vTaskStartScheduler+0xb4>)
 80099c4:	4821      	ldr	r0, [pc, #132]	; (8009a4c <vTaskStartScheduler+0xb8>)
 80099c6:	f7ff fe0f 	bl	80095e8 <xTaskCreateStatic>
 80099ca:	4603      	mov	r3, r0
 80099cc:	4a20      	ldr	r2, [pc, #128]	; (8009a50 <vTaskStartScheduler+0xbc>)
 80099ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80099d0:	4b1f      	ldr	r3, [pc, #124]	; (8009a50 <vTaskStartScheduler+0xbc>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d002      	beq.n	80099de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80099d8:	2301      	movs	r3, #1
 80099da:	617b      	str	r3, [r7, #20]
 80099dc:	e001      	b.n	80099e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80099de:	2300      	movs	r3, #0
 80099e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d102      	bne.n	80099ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80099e8:	f000 fcfc 	bl	800a3e4 <xTimerCreateTimerTask>
 80099ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d116      	bne.n	8009a22 <vTaskStartScheduler+0x8e>
	__asm volatile
 80099f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f8:	f383 8811 	msr	BASEPRI, r3
 80099fc:	f3bf 8f6f 	isb	sy
 8009a00:	f3bf 8f4f 	dsb	sy
 8009a04:	613b      	str	r3, [r7, #16]
}
 8009a06:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009a08:	4b12      	ldr	r3, [pc, #72]	; (8009a54 <vTaskStartScheduler+0xc0>)
 8009a0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a0e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009a10:	4b11      	ldr	r3, [pc, #68]	; (8009a58 <vTaskStartScheduler+0xc4>)
 8009a12:	2201      	movs	r2, #1
 8009a14:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009a16:	4b11      	ldr	r3, [pc, #68]	; (8009a5c <vTaskStartScheduler+0xc8>)
 8009a18:	2200      	movs	r2, #0
 8009a1a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009a1c:	f001 f8b8 	bl	800ab90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009a20:	e00e      	b.n	8009a40 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a28:	d10a      	bne.n	8009a40 <vTaskStartScheduler+0xac>
	__asm volatile
 8009a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a2e:	f383 8811 	msr	BASEPRI, r3
 8009a32:	f3bf 8f6f 	isb	sy
 8009a36:	f3bf 8f4f 	dsb	sy
 8009a3a:	60fb      	str	r3, [r7, #12]
}
 8009a3c:	bf00      	nop
 8009a3e:	e7fe      	b.n	8009a3e <vTaskStartScheduler+0xaa>
}
 8009a40:	bf00      	nop
 8009a42:	3718      	adds	r7, #24
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}
 8009a48:	0800d9b4 	.word	0x0800d9b4
 8009a4c:	0800a079 	.word	0x0800a079
 8009a50:	20000c94 	.word	0x20000c94
 8009a54:	20000c90 	.word	0x20000c90
 8009a58:	20000c7c 	.word	0x20000c7c
 8009a5c:	20000c74 	.word	0x20000c74

08009a60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a60:	b480      	push	{r7}
 8009a62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a64:	4b04      	ldr	r3, [pc, #16]	; (8009a78 <vTaskSuspendAll+0x18>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	4a03      	ldr	r2, [pc, #12]	; (8009a78 <vTaskSuspendAll+0x18>)
 8009a6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a6e:	bf00      	nop
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	20000c98 	.word	0x20000c98

08009a7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a86:	2300      	movs	r3, #0
 8009a88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a8a:	4b42      	ldr	r3, [pc, #264]	; (8009b94 <xTaskResumeAll+0x118>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10a      	bne.n	8009aa8 <xTaskResumeAll+0x2c>
	__asm volatile
 8009a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a96:	f383 8811 	msr	BASEPRI, r3
 8009a9a:	f3bf 8f6f 	isb	sy
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	603b      	str	r3, [r7, #0]
}
 8009aa4:	bf00      	nop
 8009aa6:	e7fe      	b.n	8009aa6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009aa8:	f001 f914 	bl	800acd4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009aac:	4b39      	ldr	r3, [pc, #228]	; (8009b94 <xTaskResumeAll+0x118>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	3b01      	subs	r3, #1
 8009ab2:	4a38      	ldr	r2, [pc, #224]	; (8009b94 <xTaskResumeAll+0x118>)
 8009ab4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ab6:	4b37      	ldr	r3, [pc, #220]	; (8009b94 <xTaskResumeAll+0x118>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d162      	bne.n	8009b84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009abe:	4b36      	ldr	r3, [pc, #216]	; (8009b98 <xTaskResumeAll+0x11c>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d05e      	beq.n	8009b84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ac6:	e02f      	b.n	8009b28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ac8:	4b34      	ldr	r3, [pc, #208]	; (8009b9c <xTaskResumeAll+0x120>)
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	3318      	adds	r3, #24
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7ff f871 	bl	8008bbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	3304      	adds	r3, #4
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f7ff f86c 	bl	8008bbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ae8:	4b2d      	ldr	r3, [pc, #180]	; (8009ba0 <xTaskResumeAll+0x124>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d903      	bls.n	8009af8 <xTaskResumeAll+0x7c>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af4:	4a2a      	ldr	r2, [pc, #168]	; (8009ba0 <xTaskResumeAll+0x124>)
 8009af6:	6013      	str	r3, [r2, #0]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009afc:	4613      	mov	r3, r2
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	4413      	add	r3, r2
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	4a27      	ldr	r2, [pc, #156]	; (8009ba4 <xTaskResumeAll+0x128>)
 8009b06:	441a      	add	r2, r3
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	3304      	adds	r3, #4
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	4610      	mov	r0, r2
 8009b10:	f7fe fff7 	bl	8008b02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b18:	4b23      	ldr	r3, [pc, #140]	; (8009ba8 <xTaskResumeAll+0x12c>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d302      	bcc.n	8009b28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009b22:	4b22      	ldr	r3, [pc, #136]	; (8009bac <xTaskResumeAll+0x130>)
 8009b24:	2201      	movs	r2, #1
 8009b26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b28:	4b1c      	ldr	r3, [pc, #112]	; (8009b9c <xTaskResumeAll+0x120>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d1cb      	bne.n	8009ac8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d001      	beq.n	8009b3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009b36:	f000 fb55 	bl	800a1e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009b3a:	4b1d      	ldr	r3, [pc, #116]	; (8009bb0 <xTaskResumeAll+0x134>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d010      	beq.n	8009b68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b46:	f000 f847 	bl	8009bd8 <xTaskIncrementTick>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d002      	beq.n	8009b56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009b50:	4b16      	ldr	r3, [pc, #88]	; (8009bac <xTaskResumeAll+0x130>)
 8009b52:	2201      	movs	r2, #1
 8009b54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	3b01      	subs	r3, #1
 8009b5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1f1      	bne.n	8009b46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009b62:	4b13      	ldr	r3, [pc, #76]	; (8009bb0 <xTaskResumeAll+0x134>)
 8009b64:	2200      	movs	r2, #0
 8009b66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b68:	4b10      	ldr	r3, [pc, #64]	; (8009bac <xTaskResumeAll+0x130>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d009      	beq.n	8009b84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b70:	2301      	movs	r3, #1
 8009b72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b74:	4b0f      	ldr	r3, [pc, #60]	; (8009bb4 <xTaskResumeAll+0x138>)
 8009b76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b7a:	601a      	str	r2, [r3, #0]
 8009b7c:	f3bf 8f4f 	dsb	sy
 8009b80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b84:	f001 f8d6 	bl	800ad34 <vPortExitCritical>

	return xAlreadyYielded;
 8009b88:	68bb      	ldr	r3, [r7, #8]
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	20000c98 	.word	0x20000c98
 8009b98:	20000c70 	.word	0x20000c70
 8009b9c:	20000c30 	.word	0x20000c30
 8009ba0:	20000c78 	.word	0x20000c78
 8009ba4:	200007a0 	.word	0x200007a0
 8009ba8:	2000079c 	.word	0x2000079c
 8009bac:	20000c84 	.word	0x20000c84
 8009bb0:	20000c80 	.word	0x20000c80
 8009bb4:	e000ed04 	.word	0xe000ed04

08009bb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009bbe:	4b05      	ldr	r3, [pc, #20]	; (8009bd4 <xTaskGetTickCount+0x1c>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009bc4:	687b      	ldr	r3, [r7, #4]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	370c      	adds	r7, #12
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop
 8009bd4:	20000c74 	.word	0x20000c74

08009bd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009bde:	2300      	movs	r3, #0
 8009be0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009be2:	4b4f      	ldr	r3, [pc, #316]	; (8009d20 <xTaskIncrementTick+0x148>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	f040 808f 	bne.w	8009d0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009bec:	4b4d      	ldr	r3, [pc, #308]	; (8009d24 <xTaskIncrementTick+0x14c>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009bf4:	4a4b      	ldr	r2, [pc, #300]	; (8009d24 <xTaskIncrementTick+0x14c>)
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d120      	bne.n	8009c42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009c00:	4b49      	ldr	r3, [pc, #292]	; (8009d28 <xTaskIncrementTick+0x150>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d00a      	beq.n	8009c20 <xTaskIncrementTick+0x48>
	__asm volatile
 8009c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0e:	f383 8811 	msr	BASEPRI, r3
 8009c12:	f3bf 8f6f 	isb	sy
 8009c16:	f3bf 8f4f 	dsb	sy
 8009c1a:	603b      	str	r3, [r7, #0]
}
 8009c1c:	bf00      	nop
 8009c1e:	e7fe      	b.n	8009c1e <xTaskIncrementTick+0x46>
 8009c20:	4b41      	ldr	r3, [pc, #260]	; (8009d28 <xTaskIncrementTick+0x150>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	60fb      	str	r3, [r7, #12]
 8009c26:	4b41      	ldr	r3, [pc, #260]	; (8009d2c <xTaskIncrementTick+0x154>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a3f      	ldr	r2, [pc, #252]	; (8009d28 <xTaskIncrementTick+0x150>)
 8009c2c:	6013      	str	r3, [r2, #0]
 8009c2e:	4a3f      	ldr	r2, [pc, #252]	; (8009d2c <xTaskIncrementTick+0x154>)
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6013      	str	r3, [r2, #0]
 8009c34:	4b3e      	ldr	r3, [pc, #248]	; (8009d30 <xTaskIncrementTick+0x158>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	4a3d      	ldr	r2, [pc, #244]	; (8009d30 <xTaskIncrementTick+0x158>)
 8009c3c:	6013      	str	r3, [r2, #0]
 8009c3e:	f000 fad1 	bl	800a1e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009c42:	4b3c      	ldr	r3, [pc, #240]	; (8009d34 <xTaskIncrementTick+0x15c>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	693a      	ldr	r2, [r7, #16]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d349      	bcc.n	8009ce0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c4c:	4b36      	ldr	r3, [pc, #216]	; (8009d28 <xTaskIncrementTick+0x150>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d104      	bne.n	8009c60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c56:	4b37      	ldr	r3, [pc, #220]	; (8009d34 <xTaskIncrementTick+0x15c>)
 8009c58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c5c:	601a      	str	r2, [r3, #0]
					break;
 8009c5e:	e03f      	b.n	8009ce0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c60:	4b31      	ldr	r3, [pc, #196]	; (8009d28 <xTaskIncrementTick+0x150>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	68db      	ldr	r3, [r3, #12]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c70:	693a      	ldr	r2, [r7, #16]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d203      	bcs.n	8009c80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c78:	4a2e      	ldr	r2, [pc, #184]	; (8009d34 <xTaskIncrementTick+0x15c>)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c7e:	e02f      	b.n	8009ce0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	3304      	adds	r3, #4
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7fe ff99 	bl	8008bbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d004      	beq.n	8009c9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	3318      	adds	r3, #24
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7fe ff90 	bl	8008bbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ca0:	4b25      	ldr	r3, [pc, #148]	; (8009d38 <xTaskIncrementTick+0x160>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d903      	bls.n	8009cb0 <xTaskIncrementTick+0xd8>
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cac:	4a22      	ldr	r2, [pc, #136]	; (8009d38 <xTaskIncrementTick+0x160>)
 8009cae:	6013      	str	r3, [r2, #0]
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cb4:	4613      	mov	r3, r2
 8009cb6:	009b      	lsls	r3, r3, #2
 8009cb8:	4413      	add	r3, r2
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4a1f      	ldr	r2, [pc, #124]	; (8009d3c <xTaskIncrementTick+0x164>)
 8009cbe:	441a      	add	r2, r3
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	3304      	adds	r3, #4
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	4610      	mov	r0, r2
 8009cc8:	f7fe ff1b 	bl	8008b02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cd0:	4b1b      	ldr	r3, [pc, #108]	; (8009d40 <xTaskIncrementTick+0x168>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cd6:	429a      	cmp	r2, r3
 8009cd8:	d3b8      	bcc.n	8009c4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009cde:	e7b5      	b.n	8009c4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ce0:	4b17      	ldr	r3, [pc, #92]	; (8009d40 <xTaskIncrementTick+0x168>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ce6:	4915      	ldr	r1, [pc, #84]	; (8009d3c <xTaskIncrementTick+0x164>)
 8009ce8:	4613      	mov	r3, r2
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	4413      	add	r3, r2
 8009cee:	009b      	lsls	r3, r3, #2
 8009cf0:	440b      	add	r3, r1
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	d901      	bls.n	8009cfc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009cfc:	4b11      	ldr	r3, [pc, #68]	; (8009d44 <xTaskIncrementTick+0x16c>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d007      	beq.n	8009d14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009d04:	2301      	movs	r3, #1
 8009d06:	617b      	str	r3, [r7, #20]
 8009d08:	e004      	b.n	8009d14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009d0a:	4b0f      	ldr	r3, [pc, #60]	; (8009d48 <xTaskIncrementTick+0x170>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	3301      	adds	r3, #1
 8009d10:	4a0d      	ldr	r2, [pc, #52]	; (8009d48 <xTaskIncrementTick+0x170>)
 8009d12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009d14:	697b      	ldr	r3, [r7, #20]
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3718      	adds	r7, #24
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}
 8009d1e:	bf00      	nop
 8009d20:	20000c98 	.word	0x20000c98
 8009d24:	20000c74 	.word	0x20000c74
 8009d28:	20000c28 	.word	0x20000c28
 8009d2c:	20000c2c 	.word	0x20000c2c
 8009d30:	20000c88 	.word	0x20000c88
 8009d34:	20000c90 	.word	0x20000c90
 8009d38:	20000c78 	.word	0x20000c78
 8009d3c:	200007a0 	.word	0x200007a0
 8009d40:	2000079c 	.word	0x2000079c
 8009d44:	20000c84 	.word	0x20000c84
 8009d48:	20000c80 	.word	0x20000c80

08009d4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009d52:	4b28      	ldr	r3, [pc, #160]	; (8009df4 <vTaskSwitchContext+0xa8>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d003      	beq.n	8009d62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d5a:	4b27      	ldr	r3, [pc, #156]	; (8009df8 <vTaskSwitchContext+0xac>)
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d60:	e041      	b.n	8009de6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8009d62:	4b25      	ldr	r3, [pc, #148]	; (8009df8 <vTaskSwitchContext+0xac>)
 8009d64:	2200      	movs	r2, #0
 8009d66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d68:	4b24      	ldr	r3, [pc, #144]	; (8009dfc <vTaskSwitchContext+0xb0>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	60fb      	str	r3, [r7, #12]
 8009d6e:	e010      	b.n	8009d92 <vTaskSwitchContext+0x46>
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d10a      	bne.n	8009d8c <vTaskSwitchContext+0x40>
	__asm volatile
 8009d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7a:	f383 8811 	msr	BASEPRI, r3
 8009d7e:	f3bf 8f6f 	isb	sy
 8009d82:	f3bf 8f4f 	dsb	sy
 8009d86:	607b      	str	r3, [r7, #4]
}
 8009d88:	bf00      	nop
 8009d8a:	e7fe      	b.n	8009d8a <vTaskSwitchContext+0x3e>
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	3b01      	subs	r3, #1
 8009d90:	60fb      	str	r3, [r7, #12]
 8009d92:	491b      	ldr	r1, [pc, #108]	; (8009e00 <vTaskSwitchContext+0xb4>)
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	4613      	mov	r3, r2
 8009d98:	009b      	lsls	r3, r3, #2
 8009d9a:	4413      	add	r3, r2
 8009d9c:	009b      	lsls	r3, r3, #2
 8009d9e:	440b      	add	r3, r1
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d0e4      	beq.n	8009d70 <vTaskSwitchContext+0x24>
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	4613      	mov	r3, r2
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	4413      	add	r3, r2
 8009dae:	009b      	lsls	r3, r3, #2
 8009db0:	4a13      	ldr	r2, [pc, #76]	; (8009e00 <vTaskSwitchContext+0xb4>)
 8009db2:	4413      	add	r3, r2
 8009db4:	60bb      	str	r3, [r7, #8]
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	685a      	ldr	r2, [r3, #4]
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	605a      	str	r2, [r3, #4]
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	685a      	ldr	r2, [r3, #4]
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	3308      	adds	r3, #8
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d104      	bne.n	8009dd6 <vTaskSwitchContext+0x8a>
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	685a      	ldr	r2, [r3, #4]
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	605a      	str	r2, [r3, #4]
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	68db      	ldr	r3, [r3, #12]
 8009ddc:	4a09      	ldr	r2, [pc, #36]	; (8009e04 <vTaskSwitchContext+0xb8>)
 8009dde:	6013      	str	r3, [r2, #0]
 8009de0:	4a06      	ldr	r2, [pc, #24]	; (8009dfc <vTaskSwitchContext+0xb0>)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	6013      	str	r3, [r2, #0]
}
 8009de6:	bf00      	nop
 8009de8:	3714      	adds	r7, #20
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	20000c98 	.word	0x20000c98
 8009df8:	20000c84 	.word	0x20000c84
 8009dfc:	20000c78 	.word	0x20000c78
 8009e00:	200007a0 	.word	0x200007a0
 8009e04:	2000079c 	.word	0x2000079c

08009e08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10a      	bne.n	8009e2e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1c:	f383 8811 	msr	BASEPRI, r3
 8009e20:	f3bf 8f6f 	isb	sy
 8009e24:	f3bf 8f4f 	dsb	sy
 8009e28:	60fb      	str	r3, [r7, #12]
}
 8009e2a:	bf00      	nop
 8009e2c:	e7fe      	b.n	8009e2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e2e:	4b07      	ldr	r3, [pc, #28]	; (8009e4c <vTaskPlaceOnEventList+0x44>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	3318      	adds	r3, #24
 8009e34:	4619      	mov	r1, r3
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f7fe fe87 	bl	8008b4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e3c:	2101      	movs	r1, #1
 8009e3e:	6838      	ldr	r0, [r7, #0]
 8009e40:	f000 fa7c 	bl	800a33c <prvAddCurrentTaskToDelayedList>
}
 8009e44:	bf00      	nop
 8009e46:	3710      	adds	r7, #16
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}
 8009e4c:	2000079c 	.word	0x2000079c

08009e50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b086      	sub	sp, #24
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	60b9      	str	r1, [r7, #8]
 8009e5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d10a      	bne.n	8009e78 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e66:	f383 8811 	msr	BASEPRI, r3
 8009e6a:	f3bf 8f6f 	isb	sy
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	617b      	str	r3, [r7, #20]
}
 8009e74:	bf00      	nop
 8009e76:	e7fe      	b.n	8009e76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e78:	4b0a      	ldr	r3, [pc, #40]	; (8009ea4 <vTaskPlaceOnEventListRestricted+0x54>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	3318      	adds	r3, #24
 8009e7e:	4619      	mov	r1, r3
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f7fe fe3e 	bl	8008b02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d002      	beq.n	8009e92 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009e8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e90:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009e92:	6879      	ldr	r1, [r7, #4]
 8009e94:	68b8      	ldr	r0, [r7, #8]
 8009e96:	f000 fa51 	bl	800a33c <prvAddCurrentTaskToDelayedList>
	}
 8009e9a:	bf00      	nop
 8009e9c:	3718      	adds	r7, #24
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	2000079c 	.word	0x2000079c

08009ea8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b086      	sub	sp, #24
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	68db      	ldr	r3, [r3, #12]
 8009eb4:	68db      	ldr	r3, [r3, #12]
 8009eb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d10a      	bne.n	8009ed4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec2:	f383 8811 	msr	BASEPRI, r3
 8009ec6:	f3bf 8f6f 	isb	sy
 8009eca:	f3bf 8f4f 	dsb	sy
 8009ece:	60fb      	str	r3, [r7, #12]
}
 8009ed0:	bf00      	nop
 8009ed2:	e7fe      	b.n	8009ed2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	3318      	adds	r3, #24
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f7fe fe6f 	bl	8008bbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ede:	4b1e      	ldr	r3, [pc, #120]	; (8009f58 <xTaskRemoveFromEventList+0xb0>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d11d      	bne.n	8009f22 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	3304      	adds	r3, #4
 8009eea:	4618      	mov	r0, r3
 8009eec:	f7fe fe66 	bl	8008bbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ef4:	4b19      	ldr	r3, [pc, #100]	; (8009f5c <xTaskRemoveFromEventList+0xb4>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d903      	bls.n	8009f04 <xTaskRemoveFromEventList+0x5c>
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f00:	4a16      	ldr	r2, [pc, #88]	; (8009f5c <xTaskRemoveFromEventList+0xb4>)
 8009f02:	6013      	str	r3, [r2, #0]
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f08:	4613      	mov	r3, r2
 8009f0a:	009b      	lsls	r3, r3, #2
 8009f0c:	4413      	add	r3, r2
 8009f0e:	009b      	lsls	r3, r3, #2
 8009f10:	4a13      	ldr	r2, [pc, #76]	; (8009f60 <xTaskRemoveFromEventList+0xb8>)
 8009f12:	441a      	add	r2, r3
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	3304      	adds	r3, #4
 8009f18:	4619      	mov	r1, r3
 8009f1a:	4610      	mov	r0, r2
 8009f1c:	f7fe fdf1 	bl	8008b02 <vListInsertEnd>
 8009f20:	e005      	b.n	8009f2e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	3318      	adds	r3, #24
 8009f26:	4619      	mov	r1, r3
 8009f28:	480e      	ldr	r0, [pc, #56]	; (8009f64 <xTaskRemoveFromEventList+0xbc>)
 8009f2a:	f7fe fdea 	bl	8008b02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f32:	4b0d      	ldr	r3, [pc, #52]	; (8009f68 <xTaskRemoveFromEventList+0xc0>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d905      	bls.n	8009f48 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009f40:	4b0a      	ldr	r3, [pc, #40]	; (8009f6c <xTaskRemoveFromEventList+0xc4>)
 8009f42:	2201      	movs	r2, #1
 8009f44:	601a      	str	r2, [r3, #0]
 8009f46:	e001      	b.n	8009f4c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009f48:	2300      	movs	r3, #0
 8009f4a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009f4c:	697b      	ldr	r3, [r7, #20]
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3718      	adds	r7, #24
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	20000c98 	.word	0x20000c98
 8009f5c:	20000c78 	.word	0x20000c78
 8009f60:	200007a0 	.word	0x200007a0
 8009f64:	20000c30 	.word	0x20000c30
 8009f68:	2000079c 	.word	0x2000079c
 8009f6c:	20000c84 	.word	0x20000c84

08009f70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f78:	4b06      	ldr	r3, [pc, #24]	; (8009f94 <vTaskInternalSetTimeOutState+0x24>)
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f80:	4b05      	ldr	r3, [pc, #20]	; (8009f98 <vTaskInternalSetTimeOutState+0x28>)
 8009f82:	681a      	ldr	r2, [r3, #0]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	605a      	str	r2, [r3, #4]
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr
 8009f94:	20000c88 	.word	0x20000c88
 8009f98:	20000c74 	.word	0x20000c74

08009f9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b088      	sub	sp, #32
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
 8009fa4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d10a      	bne.n	8009fc2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb0:	f383 8811 	msr	BASEPRI, r3
 8009fb4:	f3bf 8f6f 	isb	sy
 8009fb8:	f3bf 8f4f 	dsb	sy
 8009fbc:	613b      	str	r3, [r7, #16]
}
 8009fbe:	bf00      	nop
 8009fc0:	e7fe      	b.n	8009fc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d10a      	bne.n	8009fde <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fcc:	f383 8811 	msr	BASEPRI, r3
 8009fd0:	f3bf 8f6f 	isb	sy
 8009fd4:	f3bf 8f4f 	dsb	sy
 8009fd8:	60fb      	str	r3, [r7, #12]
}
 8009fda:	bf00      	nop
 8009fdc:	e7fe      	b.n	8009fdc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009fde:	f000 fe79 	bl	800acd4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009fe2:	4b1d      	ldr	r3, [pc, #116]	; (800a058 <xTaskCheckForTimeOut+0xbc>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	69ba      	ldr	r2, [r7, #24]
 8009fee:	1ad3      	subs	r3, r2, r3
 8009ff0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ffa:	d102      	bne.n	800a002 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	61fb      	str	r3, [r7, #28]
 800a000:	e023      	b.n	800a04a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	4b15      	ldr	r3, [pc, #84]	; (800a05c <xTaskCheckForTimeOut+0xc0>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d007      	beq.n	800a01e <xTaskCheckForTimeOut+0x82>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	69ba      	ldr	r2, [r7, #24]
 800a014:	429a      	cmp	r2, r3
 800a016:	d302      	bcc.n	800a01e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a018:	2301      	movs	r3, #1
 800a01a:	61fb      	str	r3, [r7, #28]
 800a01c:	e015      	b.n	800a04a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	697a      	ldr	r2, [r7, #20]
 800a024:	429a      	cmp	r2, r3
 800a026:	d20b      	bcs.n	800a040 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	1ad2      	subs	r2, r2, r3
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f7ff ff9b 	bl	8009f70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a03a:	2300      	movs	r3, #0
 800a03c:	61fb      	str	r3, [r7, #28]
 800a03e:	e004      	b.n	800a04a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	2200      	movs	r2, #0
 800a044:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a046:	2301      	movs	r3, #1
 800a048:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a04a:	f000 fe73 	bl	800ad34 <vPortExitCritical>

	return xReturn;
 800a04e:	69fb      	ldr	r3, [r7, #28]
}
 800a050:	4618      	mov	r0, r3
 800a052:	3720      	adds	r7, #32
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	20000c74 	.word	0x20000c74
 800a05c:	20000c88 	.word	0x20000c88

0800a060 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a060:	b480      	push	{r7}
 800a062:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a064:	4b03      	ldr	r3, [pc, #12]	; (800a074 <vTaskMissedYield+0x14>)
 800a066:	2201      	movs	r2, #1
 800a068:	601a      	str	r2, [r3, #0]
}
 800a06a:	bf00      	nop
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr
 800a074:	20000c84 	.word	0x20000c84

0800a078 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a080:	f000 f852 	bl	800a128 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a084:	4b06      	ldr	r3, [pc, #24]	; (800a0a0 <prvIdleTask+0x28>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d9f9      	bls.n	800a080 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a08c:	4b05      	ldr	r3, [pc, #20]	; (800a0a4 <prvIdleTask+0x2c>)
 800a08e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a09c:	e7f0      	b.n	800a080 <prvIdleTask+0x8>
 800a09e:	bf00      	nop
 800a0a0:	200007a0 	.word	0x200007a0
 800a0a4:	e000ed04 	.word	0xe000ed04

0800a0a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b082      	sub	sp, #8
 800a0ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	607b      	str	r3, [r7, #4]
 800a0b2:	e00c      	b.n	800a0ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	4413      	add	r3, r2
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	4a12      	ldr	r2, [pc, #72]	; (800a108 <prvInitialiseTaskLists+0x60>)
 800a0c0:	4413      	add	r3, r2
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7fe fcf0 	bl	8008aa8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	607b      	str	r3, [r7, #4]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2b37      	cmp	r3, #55	; 0x37
 800a0d2:	d9ef      	bls.n	800a0b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a0d4:	480d      	ldr	r0, [pc, #52]	; (800a10c <prvInitialiseTaskLists+0x64>)
 800a0d6:	f7fe fce7 	bl	8008aa8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a0da:	480d      	ldr	r0, [pc, #52]	; (800a110 <prvInitialiseTaskLists+0x68>)
 800a0dc:	f7fe fce4 	bl	8008aa8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a0e0:	480c      	ldr	r0, [pc, #48]	; (800a114 <prvInitialiseTaskLists+0x6c>)
 800a0e2:	f7fe fce1 	bl	8008aa8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a0e6:	480c      	ldr	r0, [pc, #48]	; (800a118 <prvInitialiseTaskLists+0x70>)
 800a0e8:	f7fe fcde 	bl	8008aa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a0ec:	480b      	ldr	r0, [pc, #44]	; (800a11c <prvInitialiseTaskLists+0x74>)
 800a0ee:	f7fe fcdb 	bl	8008aa8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a0f2:	4b0b      	ldr	r3, [pc, #44]	; (800a120 <prvInitialiseTaskLists+0x78>)
 800a0f4:	4a05      	ldr	r2, [pc, #20]	; (800a10c <prvInitialiseTaskLists+0x64>)
 800a0f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a0f8:	4b0a      	ldr	r3, [pc, #40]	; (800a124 <prvInitialiseTaskLists+0x7c>)
 800a0fa:	4a05      	ldr	r2, [pc, #20]	; (800a110 <prvInitialiseTaskLists+0x68>)
 800a0fc:	601a      	str	r2, [r3, #0]
}
 800a0fe:	bf00      	nop
 800a100:	3708      	adds	r7, #8
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
 800a106:	bf00      	nop
 800a108:	200007a0 	.word	0x200007a0
 800a10c:	20000c00 	.word	0x20000c00
 800a110:	20000c14 	.word	0x20000c14
 800a114:	20000c30 	.word	0x20000c30
 800a118:	20000c44 	.word	0x20000c44
 800a11c:	20000c5c 	.word	0x20000c5c
 800a120:	20000c28 	.word	0x20000c28
 800a124:	20000c2c 	.word	0x20000c2c

0800a128 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a12e:	e019      	b.n	800a164 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a130:	f000 fdd0 	bl	800acd4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a134:	4b10      	ldr	r3, [pc, #64]	; (800a178 <prvCheckTasksWaitingTermination+0x50>)
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	3304      	adds	r3, #4
 800a140:	4618      	mov	r0, r3
 800a142:	f7fe fd3b 	bl	8008bbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a146:	4b0d      	ldr	r3, [pc, #52]	; (800a17c <prvCheckTasksWaitingTermination+0x54>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	3b01      	subs	r3, #1
 800a14c:	4a0b      	ldr	r2, [pc, #44]	; (800a17c <prvCheckTasksWaitingTermination+0x54>)
 800a14e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a150:	4b0b      	ldr	r3, [pc, #44]	; (800a180 <prvCheckTasksWaitingTermination+0x58>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	3b01      	subs	r3, #1
 800a156:	4a0a      	ldr	r2, [pc, #40]	; (800a180 <prvCheckTasksWaitingTermination+0x58>)
 800a158:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a15a:	f000 fdeb 	bl	800ad34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 f810 	bl	800a184 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a164:	4b06      	ldr	r3, [pc, #24]	; (800a180 <prvCheckTasksWaitingTermination+0x58>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d1e1      	bne.n	800a130 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a16c:	bf00      	nop
 800a16e:	bf00      	nop
 800a170:	3708      	adds	r7, #8
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
 800a176:	bf00      	nop
 800a178:	20000c44 	.word	0x20000c44
 800a17c:	20000c70 	.word	0x20000c70
 800a180:	20000c58 	.word	0x20000c58

0800a184 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a184:	b580      	push	{r7, lr}
 800a186:	b084      	sub	sp, #16
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a192:	2b00      	cmp	r3, #0
 800a194:	d108      	bne.n	800a1a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a19a:	4618      	mov	r0, r3
 800a19c:	f000 ff88 	bl	800b0b0 <vPortFree>
				vPortFree( pxTCB );
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 ff85 	bl	800b0b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a1a6:	e018      	b.n	800a1da <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d103      	bne.n	800a1ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 ff7c 	bl	800b0b0 <vPortFree>
	}
 800a1b8:	e00f      	b.n	800a1da <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	d00a      	beq.n	800a1da <prvDeleteTCB+0x56>
	__asm volatile
 800a1c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c8:	f383 8811 	msr	BASEPRI, r3
 800a1cc:	f3bf 8f6f 	isb	sy
 800a1d0:	f3bf 8f4f 	dsb	sy
 800a1d4:	60fb      	str	r3, [r7, #12]
}
 800a1d6:	bf00      	nop
 800a1d8:	e7fe      	b.n	800a1d8 <prvDeleteTCB+0x54>
	}
 800a1da:	bf00      	nop
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
	...

0800a1e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b083      	sub	sp, #12
 800a1e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1ea:	4b0c      	ldr	r3, [pc, #48]	; (800a21c <prvResetNextTaskUnblockTime+0x38>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d104      	bne.n	800a1fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a1f4:	4b0a      	ldr	r3, [pc, #40]	; (800a220 <prvResetNextTaskUnblockTime+0x3c>)
 800a1f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a1fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a1fc:	e008      	b.n	800a210 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1fe:	4b07      	ldr	r3, [pc, #28]	; (800a21c <prvResetNextTaskUnblockTime+0x38>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	68db      	ldr	r3, [r3, #12]
 800a206:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	4a04      	ldr	r2, [pc, #16]	; (800a220 <prvResetNextTaskUnblockTime+0x3c>)
 800a20e:	6013      	str	r3, [r2, #0]
}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr
 800a21c:	20000c28 	.word	0x20000c28
 800a220:	20000c90 	.word	0x20000c90

0800a224 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a224:	b480      	push	{r7}
 800a226:	b083      	sub	sp, #12
 800a228:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a22a:	4b0b      	ldr	r3, [pc, #44]	; (800a258 <xTaskGetSchedulerState+0x34>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d102      	bne.n	800a238 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a232:	2301      	movs	r3, #1
 800a234:	607b      	str	r3, [r7, #4]
 800a236:	e008      	b.n	800a24a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a238:	4b08      	ldr	r3, [pc, #32]	; (800a25c <xTaskGetSchedulerState+0x38>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d102      	bne.n	800a246 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a240:	2302      	movs	r3, #2
 800a242:	607b      	str	r3, [r7, #4]
 800a244:	e001      	b.n	800a24a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a246:	2300      	movs	r3, #0
 800a248:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a24a:	687b      	ldr	r3, [r7, #4]
	}
 800a24c:	4618      	mov	r0, r3
 800a24e:	370c      	adds	r7, #12
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr
 800a258:	20000c7c 	.word	0x20000c7c
 800a25c:	20000c98 	.word	0x20000c98

0800a260 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a260:	b580      	push	{r7, lr}
 800a262:	b086      	sub	sp, #24
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a26c:	2300      	movs	r3, #0
 800a26e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d056      	beq.n	800a324 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a276:	4b2e      	ldr	r3, [pc, #184]	; (800a330 <xTaskPriorityDisinherit+0xd0>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	693a      	ldr	r2, [r7, #16]
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d00a      	beq.n	800a296 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a284:	f383 8811 	msr	BASEPRI, r3
 800a288:	f3bf 8f6f 	isb	sy
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	60fb      	str	r3, [r7, #12]
}
 800a292:	bf00      	nop
 800a294:	e7fe      	b.n	800a294 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d10a      	bne.n	800a2b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a29e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a2:	f383 8811 	msr	BASEPRI, r3
 800a2a6:	f3bf 8f6f 	isb	sy
 800a2aa:	f3bf 8f4f 	dsb	sy
 800a2ae:	60bb      	str	r3, [r7, #8]
}
 800a2b0:	bf00      	nop
 800a2b2:	e7fe      	b.n	800a2b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2b8:	1e5a      	subs	r2, r3, #1
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d02c      	beq.n	800a324 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d128      	bne.n	800a324 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	3304      	adds	r3, #4
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f7fe fc70 	bl	8008bbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2f4:	4b0f      	ldr	r3, [pc, #60]	; (800a334 <xTaskPriorityDisinherit+0xd4>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d903      	bls.n	800a304 <xTaskPriorityDisinherit+0xa4>
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a300:	4a0c      	ldr	r2, [pc, #48]	; (800a334 <xTaskPriorityDisinherit+0xd4>)
 800a302:	6013      	str	r3, [r2, #0]
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a308:	4613      	mov	r3, r2
 800a30a:	009b      	lsls	r3, r3, #2
 800a30c:	4413      	add	r3, r2
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	4a09      	ldr	r2, [pc, #36]	; (800a338 <xTaskPriorityDisinherit+0xd8>)
 800a312:	441a      	add	r2, r3
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	3304      	adds	r3, #4
 800a318:	4619      	mov	r1, r3
 800a31a:	4610      	mov	r0, r2
 800a31c:	f7fe fbf1 	bl	8008b02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a320:	2301      	movs	r3, #1
 800a322:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a324:	697b      	ldr	r3, [r7, #20]
	}
 800a326:	4618      	mov	r0, r3
 800a328:	3718      	adds	r7, #24
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
 800a32e:	bf00      	nop
 800a330:	2000079c 	.word	0x2000079c
 800a334:	20000c78 	.word	0x20000c78
 800a338:	200007a0 	.word	0x200007a0

0800a33c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a346:	4b21      	ldr	r3, [pc, #132]	; (800a3cc <prvAddCurrentTaskToDelayedList+0x90>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a34c:	4b20      	ldr	r3, [pc, #128]	; (800a3d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	3304      	adds	r3, #4
 800a352:	4618      	mov	r0, r3
 800a354:	f7fe fc32 	bl	8008bbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a35e:	d10a      	bne.n	800a376 <prvAddCurrentTaskToDelayedList+0x3a>
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d007      	beq.n	800a376 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a366:	4b1a      	ldr	r3, [pc, #104]	; (800a3d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	3304      	adds	r3, #4
 800a36c:	4619      	mov	r1, r3
 800a36e:	4819      	ldr	r0, [pc, #100]	; (800a3d4 <prvAddCurrentTaskToDelayedList+0x98>)
 800a370:	f7fe fbc7 	bl	8008b02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a374:	e026      	b.n	800a3c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a376:	68fa      	ldr	r2, [r7, #12]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4413      	add	r3, r2
 800a37c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a37e:	4b14      	ldr	r3, [pc, #80]	; (800a3d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	68ba      	ldr	r2, [r7, #8]
 800a384:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a386:	68ba      	ldr	r2, [r7, #8]
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	429a      	cmp	r2, r3
 800a38c:	d209      	bcs.n	800a3a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a38e:	4b12      	ldr	r3, [pc, #72]	; (800a3d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a390:	681a      	ldr	r2, [r3, #0]
 800a392:	4b0f      	ldr	r3, [pc, #60]	; (800a3d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	3304      	adds	r3, #4
 800a398:	4619      	mov	r1, r3
 800a39a:	4610      	mov	r0, r2
 800a39c:	f7fe fbd5 	bl	8008b4a <vListInsert>
}
 800a3a0:	e010      	b.n	800a3c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3a2:	4b0e      	ldr	r3, [pc, #56]	; (800a3dc <prvAddCurrentTaskToDelayedList+0xa0>)
 800a3a4:	681a      	ldr	r2, [r3, #0]
 800a3a6:	4b0a      	ldr	r3, [pc, #40]	; (800a3d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	4610      	mov	r0, r2
 800a3b0:	f7fe fbcb 	bl	8008b4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a3b4:	4b0a      	ldr	r3, [pc, #40]	; (800a3e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	68ba      	ldr	r2, [r7, #8]
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d202      	bcs.n	800a3c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a3be:	4a08      	ldr	r2, [pc, #32]	; (800a3e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	6013      	str	r3, [r2, #0]
}
 800a3c4:	bf00      	nop
 800a3c6:	3710      	adds	r7, #16
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}
 800a3cc:	20000c74 	.word	0x20000c74
 800a3d0:	2000079c 	.word	0x2000079c
 800a3d4:	20000c5c 	.word	0x20000c5c
 800a3d8:	20000c2c 	.word	0x20000c2c
 800a3dc:	20000c28 	.word	0x20000c28
 800a3e0:	20000c90 	.word	0x20000c90

0800a3e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b08a      	sub	sp, #40	; 0x28
 800a3e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a3ee:	f000 fb07 	bl	800aa00 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a3f2:	4b1c      	ldr	r3, [pc, #112]	; (800a464 <xTimerCreateTimerTask+0x80>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d021      	beq.n	800a43e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a3fe:	2300      	movs	r3, #0
 800a400:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a402:	1d3a      	adds	r2, r7, #4
 800a404:	f107 0108 	add.w	r1, r7, #8
 800a408:	f107 030c 	add.w	r3, r7, #12
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7fe fb31 	bl	8008a74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a412:	6879      	ldr	r1, [r7, #4]
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	68fa      	ldr	r2, [r7, #12]
 800a418:	9202      	str	r2, [sp, #8]
 800a41a:	9301      	str	r3, [sp, #4]
 800a41c:	2302      	movs	r3, #2
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	2300      	movs	r3, #0
 800a422:	460a      	mov	r2, r1
 800a424:	4910      	ldr	r1, [pc, #64]	; (800a468 <xTimerCreateTimerTask+0x84>)
 800a426:	4811      	ldr	r0, [pc, #68]	; (800a46c <xTimerCreateTimerTask+0x88>)
 800a428:	f7ff f8de 	bl	80095e8 <xTaskCreateStatic>
 800a42c:	4603      	mov	r3, r0
 800a42e:	4a10      	ldr	r2, [pc, #64]	; (800a470 <xTimerCreateTimerTask+0x8c>)
 800a430:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a432:	4b0f      	ldr	r3, [pc, #60]	; (800a470 <xTimerCreateTimerTask+0x8c>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d001      	beq.n	800a43e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a43a:	2301      	movs	r3, #1
 800a43c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10a      	bne.n	800a45a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a448:	f383 8811 	msr	BASEPRI, r3
 800a44c:	f3bf 8f6f 	isb	sy
 800a450:	f3bf 8f4f 	dsb	sy
 800a454:	613b      	str	r3, [r7, #16]
}
 800a456:	bf00      	nop
 800a458:	e7fe      	b.n	800a458 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a45a:	697b      	ldr	r3, [r7, #20]
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3718      	adds	r7, #24
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}
 800a464:	20000ccc 	.word	0x20000ccc
 800a468:	0800d9bc 	.word	0x0800d9bc
 800a46c:	0800a5a9 	.word	0x0800a5a9
 800a470:	20000cd0 	.word	0x20000cd0

0800a474 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b08a      	sub	sp, #40	; 0x28
 800a478:	af00      	add	r7, sp, #0
 800a47a:	60f8      	str	r0, [r7, #12]
 800a47c:	60b9      	str	r1, [r7, #8]
 800a47e:	607a      	str	r2, [r7, #4]
 800a480:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a482:	2300      	movs	r3, #0
 800a484:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d10a      	bne.n	800a4a2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a490:	f383 8811 	msr	BASEPRI, r3
 800a494:	f3bf 8f6f 	isb	sy
 800a498:	f3bf 8f4f 	dsb	sy
 800a49c:	623b      	str	r3, [r7, #32]
}
 800a49e:	bf00      	nop
 800a4a0:	e7fe      	b.n	800a4a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a4a2:	4b1a      	ldr	r3, [pc, #104]	; (800a50c <xTimerGenericCommand+0x98>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d02a      	beq.n	800a500 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	2b05      	cmp	r3, #5
 800a4ba:	dc18      	bgt.n	800a4ee <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a4bc:	f7ff feb2 	bl	800a224 <xTaskGetSchedulerState>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	d109      	bne.n	800a4da <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a4c6:	4b11      	ldr	r3, [pc, #68]	; (800a50c <xTimerGenericCommand+0x98>)
 800a4c8:	6818      	ldr	r0, [r3, #0]
 800a4ca:	f107 0110 	add.w	r1, r7, #16
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4d2:	f7fe fca1 	bl	8008e18 <xQueueGenericSend>
 800a4d6:	6278      	str	r0, [r7, #36]	; 0x24
 800a4d8:	e012      	b.n	800a500 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a4da:	4b0c      	ldr	r3, [pc, #48]	; (800a50c <xTimerGenericCommand+0x98>)
 800a4dc:	6818      	ldr	r0, [r3, #0]
 800a4de:	f107 0110 	add.w	r1, r7, #16
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	f7fe fc97 	bl	8008e18 <xQueueGenericSend>
 800a4ea:	6278      	str	r0, [r7, #36]	; 0x24
 800a4ec:	e008      	b.n	800a500 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a4ee:	4b07      	ldr	r3, [pc, #28]	; (800a50c <xTimerGenericCommand+0x98>)
 800a4f0:	6818      	ldr	r0, [r3, #0]
 800a4f2:	f107 0110 	add.w	r1, r7, #16
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	683a      	ldr	r2, [r7, #0]
 800a4fa:	f7fe fd8b 	bl	8009014 <xQueueGenericSendFromISR>
 800a4fe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a502:	4618      	mov	r0, r3
 800a504:	3728      	adds	r7, #40	; 0x28
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
 800a50a:	bf00      	nop
 800a50c:	20000ccc 	.word	0x20000ccc

0800a510 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b088      	sub	sp, #32
 800a514:	af02      	add	r7, sp, #8
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a51a:	4b22      	ldr	r3, [pc, #136]	; (800a5a4 <prvProcessExpiredTimer+0x94>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	68db      	ldr	r3, [r3, #12]
 800a522:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	3304      	adds	r3, #4
 800a528:	4618      	mov	r0, r3
 800a52a:	f7fe fb47 	bl	8008bbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a534:	f003 0304 	and.w	r3, r3, #4
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d022      	beq.n	800a582 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	699a      	ldr	r2, [r3, #24]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	18d1      	adds	r1, r2, r3
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	683a      	ldr	r2, [r7, #0]
 800a548:	6978      	ldr	r0, [r7, #20]
 800a54a:	f000 f8d1 	bl	800a6f0 <prvInsertTimerInActiveList>
 800a54e:	4603      	mov	r3, r0
 800a550:	2b00      	cmp	r3, #0
 800a552:	d01f      	beq.n	800a594 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a554:	2300      	movs	r3, #0
 800a556:	9300      	str	r3, [sp, #0]
 800a558:	2300      	movs	r3, #0
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	2100      	movs	r1, #0
 800a55e:	6978      	ldr	r0, [r7, #20]
 800a560:	f7ff ff88 	bl	800a474 <xTimerGenericCommand>
 800a564:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d113      	bne.n	800a594 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a570:	f383 8811 	msr	BASEPRI, r3
 800a574:	f3bf 8f6f 	isb	sy
 800a578:	f3bf 8f4f 	dsb	sy
 800a57c:	60fb      	str	r3, [r7, #12]
}
 800a57e:	bf00      	nop
 800a580:	e7fe      	b.n	800a580 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a588:	f023 0301 	bic.w	r3, r3, #1
 800a58c:	b2da      	uxtb	r2, r3
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	6a1b      	ldr	r3, [r3, #32]
 800a598:	6978      	ldr	r0, [r7, #20]
 800a59a:	4798      	blx	r3
}
 800a59c:	bf00      	nop
 800a59e:	3718      	adds	r7, #24
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	20000cc4 	.word	0x20000cc4

0800a5a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b084      	sub	sp, #16
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a5b0:	f107 0308 	add.w	r3, r7, #8
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f000 f857 	bl	800a668 <prvGetNextExpireTime>
 800a5ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	4619      	mov	r1, r3
 800a5c0:	68f8      	ldr	r0, [r7, #12]
 800a5c2:	f000 f803 	bl	800a5cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a5c6:	f000 f8d5 	bl	800a774 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a5ca:	e7f1      	b.n	800a5b0 <prvTimerTask+0x8>

0800a5cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a5d6:	f7ff fa43 	bl	8009a60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a5da:	f107 0308 	add.w	r3, r7, #8
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f000 f866 	bl	800a6b0 <prvSampleTimeNow>
 800a5e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d130      	bne.n	800a64e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d10a      	bne.n	800a608 <prvProcessTimerOrBlockTask+0x3c>
 800a5f2:	687a      	ldr	r2, [r7, #4]
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d806      	bhi.n	800a608 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a5fa:	f7ff fa3f 	bl	8009a7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a5fe:	68f9      	ldr	r1, [r7, #12]
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f7ff ff85 	bl	800a510 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a606:	e024      	b.n	800a652 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d008      	beq.n	800a620 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a60e:	4b13      	ldr	r3, [pc, #76]	; (800a65c <prvProcessTimerOrBlockTask+0x90>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d101      	bne.n	800a61c <prvProcessTimerOrBlockTask+0x50>
 800a618:	2301      	movs	r3, #1
 800a61a:	e000      	b.n	800a61e <prvProcessTimerOrBlockTask+0x52>
 800a61c:	2300      	movs	r3, #0
 800a61e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a620:	4b0f      	ldr	r3, [pc, #60]	; (800a660 <prvProcessTimerOrBlockTask+0x94>)
 800a622:	6818      	ldr	r0, [r3, #0]
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	1ad3      	subs	r3, r2, r3
 800a62a:	683a      	ldr	r2, [r7, #0]
 800a62c:	4619      	mov	r1, r3
 800a62e:	f7fe ffa7 	bl	8009580 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a632:	f7ff fa23 	bl	8009a7c <xTaskResumeAll>
 800a636:	4603      	mov	r3, r0
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10a      	bne.n	800a652 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a63c:	4b09      	ldr	r3, [pc, #36]	; (800a664 <prvProcessTimerOrBlockTask+0x98>)
 800a63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	f3bf 8f4f 	dsb	sy
 800a648:	f3bf 8f6f 	isb	sy
}
 800a64c:	e001      	b.n	800a652 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a64e:	f7ff fa15 	bl	8009a7c <xTaskResumeAll>
}
 800a652:	bf00      	nop
 800a654:	3710      	adds	r7, #16
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	bf00      	nop
 800a65c:	20000cc8 	.word	0x20000cc8
 800a660:	20000ccc 	.word	0x20000ccc
 800a664:	e000ed04 	.word	0xe000ed04

0800a668 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a670:	4b0e      	ldr	r3, [pc, #56]	; (800a6ac <prvGetNextExpireTime+0x44>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d101      	bne.n	800a67e <prvGetNextExpireTime+0x16>
 800a67a:	2201      	movs	r2, #1
 800a67c:	e000      	b.n	800a680 <prvGetNextExpireTime+0x18>
 800a67e:	2200      	movs	r2, #0
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d105      	bne.n	800a698 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a68c:	4b07      	ldr	r3, [pc, #28]	; (800a6ac <prvGetNextExpireTime+0x44>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	68db      	ldr	r3, [r3, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	60fb      	str	r3, [r7, #12]
 800a696:	e001      	b.n	800a69c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a698:	2300      	movs	r3, #0
 800a69a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a69c:	68fb      	ldr	r3, [r7, #12]
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3714      	adds	r7, #20
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	20000cc4 	.word	0x20000cc4

0800a6b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b084      	sub	sp, #16
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a6b8:	f7ff fa7e 	bl	8009bb8 <xTaskGetTickCount>
 800a6bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a6be:	4b0b      	ldr	r3, [pc, #44]	; (800a6ec <prvSampleTimeNow+0x3c>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d205      	bcs.n	800a6d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a6c8:	f000 f936 	bl	800a938 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	601a      	str	r2, [r3, #0]
 800a6d2:	e002      	b.n	800a6da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a6da:	4a04      	ldr	r2, [pc, #16]	; (800a6ec <prvSampleTimeNow+0x3c>)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3710      	adds	r7, #16
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	20000cd4 	.word	0x20000cd4

0800a6f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b086      	sub	sp, #24
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	60f8      	str	r0, [r7, #12]
 800a6f8:	60b9      	str	r1, [r7, #8]
 800a6fa:	607a      	str	r2, [r7, #4]
 800a6fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a6fe:	2300      	movs	r3, #0
 800a700:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	68ba      	ldr	r2, [r7, #8]
 800a706:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a70e:	68ba      	ldr	r2, [r7, #8]
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	429a      	cmp	r2, r3
 800a714:	d812      	bhi.n	800a73c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	1ad2      	subs	r2, r2, r3
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	699b      	ldr	r3, [r3, #24]
 800a720:	429a      	cmp	r2, r3
 800a722:	d302      	bcc.n	800a72a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a724:	2301      	movs	r3, #1
 800a726:	617b      	str	r3, [r7, #20]
 800a728:	e01b      	b.n	800a762 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a72a:	4b10      	ldr	r3, [pc, #64]	; (800a76c <prvInsertTimerInActiveList+0x7c>)
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	3304      	adds	r3, #4
 800a732:	4619      	mov	r1, r3
 800a734:	4610      	mov	r0, r2
 800a736:	f7fe fa08 	bl	8008b4a <vListInsert>
 800a73a:	e012      	b.n	800a762 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	429a      	cmp	r2, r3
 800a742:	d206      	bcs.n	800a752 <prvInsertTimerInActiveList+0x62>
 800a744:	68ba      	ldr	r2, [r7, #8]
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d302      	bcc.n	800a752 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a74c:	2301      	movs	r3, #1
 800a74e:	617b      	str	r3, [r7, #20]
 800a750:	e007      	b.n	800a762 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a752:	4b07      	ldr	r3, [pc, #28]	; (800a770 <prvInsertTimerInActiveList+0x80>)
 800a754:	681a      	ldr	r2, [r3, #0]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	3304      	adds	r3, #4
 800a75a:	4619      	mov	r1, r3
 800a75c:	4610      	mov	r0, r2
 800a75e:	f7fe f9f4 	bl	8008b4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a762:	697b      	ldr	r3, [r7, #20]
}
 800a764:	4618      	mov	r0, r3
 800a766:	3718      	adds	r7, #24
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	20000cc8 	.word	0x20000cc8
 800a770:	20000cc4 	.word	0x20000cc4

0800a774 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b08e      	sub	sp, #56	; 0x38
 800a778:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a77a:	e0ca      	b.n	800a912 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	da18      	bge.n	800a7b4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a782:	1d3b      	adds	r3, r7, #4
 800a784:	3304      	adds	r3, #4
 800a786:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d10a      	bne.n	800a7a4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a792:	f383 8811 	msr	BASEPRI, r3
 800a796:	f3bf 8f6f 	isb	sy
 800a79a:	f3bf 8f4f 	dsb	sy
 800a79e:	61fb      	str	r3, [r7, #28]
}
 800a7a0:	bf00      	nop
 800a7a2:	e7fe      	b.n	800a7a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7aa:	6850      	ldr	r0, [r2, #4]
 800a7ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7ae:	6892      	ldr	r2, [r2, #8]
 800a7b0:	4611      	mov	r1, r2
 800a7b2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	f2c0 80aa 	blt.w	800a910 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a7c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c2:	695b      	ldr	r3, [r3, #20]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d004      	beq.n	800a7d2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ca:	3304      	adds	r3, #4
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7fe f9f5 	bl	8008bbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a7d2:	463b      	mov	r3, r7
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f7ff ff6b 	bl	800a6b0 <prvSampleTimeNow>
 800a7da:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2b09      	cmp	r3, #9
 800a7e0:	f200 8097 	bhi.w	800a912 <prvProcessReceivedCommands+0x19e>
 800a7e4:	a201      	add	r2, pc, #4	; (adr r2, 800a7ec <prvProcessReceivedCommands+0x78>)
 800a7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ea:	bf00      	nop
 800a7ec:	0800a815 	.word	0x0800a815
 800a7f0:	0800a815 	.word	0x0800a815
 800a7f4:	0800a815 	.word	0x0800a815
 800a7f8:	0800a889 	.word	0x0800a889
 800a7fc:	0800a89d 	.word	0x0800a89d
 800a800:	0800a8e7 	.word	0x0800a8e7
 800a804:	0800a815 	.word	0x0800a815
 800a808:	0800a815 	.word	0x0800a815
 800a80c:	0800a889 	.word	0x0800a889
 800a810:	0800a89d 	.word	0x0800a89d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a816:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a81a:	f043 0301 	orr.w	r3, r3, #1
 800a81e:	b2da      	uxtb	r2, r3
 800a820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a822:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a826:	68ba      	ldr	r2, [r7, #8]
 800a828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82a:	699b      	ldr	r3, [r3, #24]
 800a82c:	18d1      	adds	r1, r2, r3
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a832:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a834:	f7ff ff5c 	bl	800a6f0 <prvInsertTimerInActiveList>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d069      	beq.n	800a912 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a83e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a840:	6a1b      	ldr	r3, [r3, #32]
 800a842:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a844:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a848:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a84c:	f003 0304 	and.w	r3, r3, #4
 800a850:	2b00      	cmp	r3, #0
 800a852:	d05e      	beq.n	800a912 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a854:	68ba      	ldr	r2, [r7, #8]
 800a856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a858:	699b      	ldr	r3, [r3, #24]
 800a85a:	441a      	add	r2, r3
 800a85c:	2300      	movs	r3, #0
 800a85e:	9300      	str	r3, [sp, #0]
 800a860:	2300      	movs	r3, #0
 800a862:	2100      	movs	r1, #0
 800a864:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a866:	f7ff fe05 	bl	800a474 <xTimerGenericCommand>
 800a86a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a86c:	6a3b      	ldr	r3, [r7, #32]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d14f      	bne.n	800a912 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a872:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a876:	f383 8811 	msr	BASEPRI, r3
 800a87a:	f3bf 8f6f 	isb	sy
 800a87e:	f3bf 8f4f 	dsb	sy
 800a882:	61bb      	str	r3, [r7, #24]
}
 800a884:	bf00      	nop
 800a886:	e7fe      	b.n	800a886 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a88a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a88e:	f023 0301 	bic.w	r3, r3, #1
 800a892:	b2da      	uxtb	r2, r3
 800a894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a896:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a89a:	e03a      	b.n	800a912 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a89c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a89e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a8a2:	f043 0301 	orr.w	r3, r3, #1
 800a8a6:	b2da      	uxtb	r2, r3
 800a8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a8ae:	68ba      	ldr	r2, [r7, #8]
 800a8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b6:	699b      	ldr	r3, [r3, #24]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10a      	bne.n	800a8d2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	617b      	str	r3, [r7, #20]
}
 800a8ce:	bf00      	nop
 800a8d0:	e7fe      	b.n	800a8d0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d4:	699a      	ldr	r2, [r3, #24]
 800a8d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d8:	18d1      	adds	r1, r2, r3
 800a8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8e0:	f7ff ff06 	bl	800a6f0 <prvInsertTimerInActiveList>
					break;
 800a8e4:	e015      	b.n	800a912 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a8e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a8ec:	f003 0302 	and.w	r3, r3, #2
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d103      	bne.n	800a8fc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a8f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8f6:	f000 fbdb 	bl	800b0b0 <vPortFree>
 800a8fa:	e00a      	b.n	800a912 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a8fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a902:	f023 0301 	bic.w	r3, r3, #1
 800a906:	b2da      	uxtb	r2, r3
 800a908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a90a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a90e:	e000      	b.n	800a912 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a910:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a912:	4b08      	ldr	r3, [pc, #32]	; (800a934 <prvProcessReceivedCommands+0x1c0>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	1d39      	adds	r1, r7, #4
 800a918:	2200      	movs	r2, #0
 800a91a:	4618      	mov	r0, r3
 800a91c:	f7fe fc16 	bl	800914c <xQueueReceive>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	f47f af2a 	bne.w	800a77c <prvProcessReceivedCommands+0x8>
	}
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	3730      	adds	r7, #48	; 0x30
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	20000ccc 	.word	0x20000ccc

0800a938 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b088      	sub	sp, #32
 800a93c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a93e:	e048      	b.n	800a9d2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a940:	4b2d      	ldr	r3, [pc, #180]	; (800a9f8 <prvSwitchTimerLists+0xc0>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	68db      	ldr	r3, [r3, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a94a:	4b2b      	ldr	r3, [pc, #172]	; (800a9f8 <prvSwitchTimerLists+0xc0>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	68db      	ldr	r3, [r3, #12]
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	3304      	adds	r3, #4
 800a958:	4618      	mov	r0, r3
 800a95a:	f7fe f92f 	bl	8008bbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	6a1b      	ldr	r3, [r3, #32]
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a96c:	f003 0304 	and.w	r3, r3, #4
 800a970:	2b00      	cmp	r3, #0
 800a972:	d02e      	beq.n	800a9d2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	699b      	ldr	r3, [r3, #24]
 800a978:	693a      	ldr	r2, [r7, #16]
 800a97a:	4413      	add	r3, r2
 800a97c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a97e:	68ba      	ldr	r2, [r7, #8]
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	429a      	cmp	r2, r3
 800a984:	d90e      	bls.n	800a9a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	68ba      	ldr	r2, [r7, #8]
 800a98a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	68fa      	ldr	r2, [r7, #12]
 800a990:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a992:	4b19      	ldr	r3, [pc, #100]	; (800a9f8 <prvSwitchTimerLists+0xc0>)
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	3304      	adds	r3, #4
 800a99a:	4619      	mov	r1, r3
 800a99c:	4610      	mov	r0, r2
 800a99e:	f7fe f8d4 	bl	8008b4a <vListInsert>
 800a9a2:	e016      	b.n	800a9d2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	9300      	str	r3, [sp, #0]
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	693a      	ldr	r2, [r7, #16]
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	68f8      	ldr	r0, [r7, #12]
 800a9b0:	f7ff fd60 	bl	800a474 <xTimerGenericCommand>
 800a9b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d10a      	bne.n	800a9d2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c0:	f383 8811 	msr	BASEPRI, r3
 800a9c4:	f3bf 8f6f 	isb	sy
 800a9c8:	f3bf 8f4f 	dsb	sy
 800a9cc:	603b      	str	r3, [r7, #0]
}
 800a9ce:	bf00      	nop
 800a9d0:	e7fe      	b.n	800a9d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a9d2:	4b09      	ldr	r3, [pc, #36]	; (800a9f8 <prvSwitchTimerLists+0xc0>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1b1      	bne.n	800a940 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a9dc:	4b06      	ldr	r3, [pc, #24]	; (800a9f8 <prvSwitchTimerLists+0xc0>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a9e2:	4b06      	ldr	r3, [pc, #24]	; (800a9fc <prvSwitchTimerLists+0xc4>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a04      	ldr	r2, [pc, #16]	; (800a9f8 <prvSwitchTimerLists+0xc0>)
 800a9e8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a9ea:	4a04      	ldr	r2, [pc, #16]	; (800a9fc <prvSwitchTimerLists+0xc4>)
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	6013      	str	r3, [r2, #0]
}
 800a9f0:	bf00      	nop
 800a9f2:	3718      	adds	r7, #24
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	20000cc4 	.word	0x20000cc4
 800a9fc:	20000cc8 	.word	0x20000cc8

0800aa00 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b082      	sub	sp, #8
 800aa04:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aa06:	f000 f965 	bl	800acd4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aa0a:	4b15      	ldr	r3, [pc, #84]	; (800aa60 <prvCheckForValidListAndQueue+0x60>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d120      	bne.n	800aa54 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aa12:	4814      	ldr	r0, [pc, #80]	; (800aa64 <prvCheckForValidListAndQueue+0x64>)
 800aa14:	f7fe f848 	bl	8008aa8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aa18:	4813      	ldr	r0, [pc, #76]	; (800aa68 <prvCheckForValidListAndQueue+0x68>)
 800aa1a:	f7fe f845 	bl	8008aa8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aa1e:	4b13      	ldr	r3, [pc, #76]	; (800aa6c <prvCheckForValidListAndQueue+0x6c>)
 800aa20:	4a10      	ldr	r2, [pc, #64]	; (800aa64 <prvCheckForValidListAndQueue+0x64>)
 800aa22:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aa24:	4b12      	ldr	r3, [pc, #72]	; (800aa70 <prvCheckForValidListAndQueue+0x70>)
 800aa26:	4a10      	ldr	r2, [pc, #64]	; (800aa68 <prvCheckForValidListAndQueue+0x68>)
 800aa28:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	9300      	str	r3, [sp, #0]
 800aa2e:	4b11      	ldr	r3, [pc, #68]	; (800aa74 <prvCheckForValidListAndQueue+0x74>)
 800aa30:	4a11      	ldr	r2, [pc, #68]	; (800aa78 <prvCheckForValidListAndQueue+0x78>)
 800aa32:	2110      	movs	r1, #16
 800aa34:	200a      	movs	r0, #10
 800aa36:	f7fe f953 	bl	8008ce0 <xQueueGenericCreateStatic>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	4a08      	ldr	r2, [pc, #32]	; (800aa60 <prvCheckForValidListAndQueue+0x60>)
 800aa3e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aa40:	4b07      	ldr	r3, [pc, #28]	; (800aa60 <prvCheckForValidListAndQueue+0x60>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d005      	beq.n	800aa54 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aa48:	4b05      	ldr	r3, [pc, #20]	; (800aa60 <prvCheckForValidListAndQueue+0x60>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	490b      	ldr	r1, [pc, #44]	; (800aa7c <prvCheckForValidListAndQueue+0x7c>)
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7fe fd6c 	bl	800952c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa54:	f000 f96e 	bl	800ad34 <vPortExitCritical>
}
 800aa58:	bf00      	nop
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	20000ccc 	.word	0x20000ccc
 800aa64:	20000c9c 	.word	0x20000c9c
 800aa68:	20000cb0 	.word	0x20000cb0
 800aa6c:	20000cc4 	.word	0x20000cc4
 800aa70:	20000cc8 	.word	0x20000cc8
 800aa74:	20000d78 	.word	0x20000d78
 800aa78:	20000cd8 	.word	0x20000cd8
 800aa7c:	0800d9c4 	.word	0x0800d9c4

0800aa80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	3b04      	subs	r3, #4
 800aa90:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aa98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	3b04      	subs	r3, #4
 800aa9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	f023 0201 	bic.w	r2, r3, #1
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	3b04      	subs	r3, #4
 800aaae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aab0:	4a0c      	ldr	r2, [pc, #48]	; (800aae4 <pxPortInitialiseStack+0x64>)
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	3b14      	subs	r3, #20
 800aaba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aabc:	687a      	ldr	r2, [r7, #4]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	3b04      	subs	r3, #4
 800aac6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f06f 0202 	mvn.w	r2, #2
 800aace:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	3b20      	subs	r3, #32
 800aad4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aad6:	68fb      	ldr	r3, [r7, #12]
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3714      	adds	r7, #20
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr
 800aae4:	0800aae9 	.word	0x0800aae9

0800aae8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aae8:	b480      	push	{r7}
 800aaea:	b085      	sub	sp, #20
 800aaec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aaf2:	4b12      	ldr	r3, [pc, #72]	; (800ab3c <prvTaskExitError+0x54>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aafa:	d00a      	beq.n	800ab12 <prvTaskExitError+0x2a>
	__asm volatile
 800aafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab00:	f383 8811 	msr	BASEPRI, r3
 800ab04:	f3bf 8f6f 	isb	sy
 800ab08:	f3bf 8f4f 	dsb	sy
 800ab0c:	60fb      	str	r3, [r7, #12]
}
 800ab0e:	bf00      	nop
 800ab10:	e7fe      	b.n	800ab10 <prvTaskExitError+0x28>
	__asm volatile
 800ab12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab16:	f383 8811 	msr	BASEPRI, r3
 800ab1a:	f3bf 8f6f 	isb	sy
 800ab1e:	f3bf 8f4f 	dsb	sy
 800ab22:	60bb      	str	r3, [r7, #8]
}
 800ab24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ab26:	bf00      	nop
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d0fc      	beq.n	800ab28 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ab2e:	bf00      	nop
 800ab30:	bf00      	nop
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr
 800ab3c:	2000000c 	.word	0x2000000c

0800ab40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ab40:	4b07      	ldr	r3, [pc, #28]	; (800ab60 <pxCurrentTCBConst2>)
 800ab42:	6819      	ldr	r1, [r3, #0]
 800ab44:	6808      	ldr	r0, [r1, #0]
 800ab46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab4a:	f380 8809 	msr	PSP, r0
 800ab4e:	f3bf 8f6f 	isb	sy
 800ab52:	f04f 0000 	mov.w	r0, #0
 800ab56:	f380 8811 	msr	BASEPRI, r0
 800ab5a:	4770      	bx	lr
 800ab5c:	f3af 8000 	nop.w

0800ab60 <pxCurrentTCBConst2>:
 800ab60:	2000079c 	.word	0x2000079c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ab64:	bf00      	nop
 800ab66:	bf00      	nop

0800ab68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ab68:	4808      	ldr	r0, [pc, #32]	; (800ab8c <prvPortStartFirstTask+0x24>)
 800ab6a:	6800      	ldr	r0, [r0, #0]
 800ab6c:	6800      	ldr	r0, [r0, #0]
 800ab6e:	f380 8808 	msr	MSP, r0
 800ab72:	f04f 0000 	mov.w	r0, #0
 800ab76:	f380 8814 	msr	CONTROL, r0
 800ab7a:	b662      	cpsie	i
 800ab7c:	b661      	cpsie	f
 800ab7e:	f3bf 8f4f 	dsb	sy
 800ab82:	f3bf 8f6f 	isb	sy
 800ab86:	df00      	svc	0
 800ab88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ab8a:	bf00      	nop
 800ab8c:	e000ed08 	.word	0xe000ed08

0800ab90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b086      	sub	sp, #24
 800ab94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ab96:	4b46      	ldr	r3, [pc, #280]	; (800acb0 <xPortStartScheduler+0x120>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a46      	ldr	r2, [pc, #280]	; (800acb4 <xPortStartScheduler+0x124>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d10a      	bne.n	800abb6 <xPortStartScheduler+0x26>
	__asm volatile
 800aba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aba4:	f383 8811 	msr	BASEPRI, r3
 800aba8:	f3bf 8f6f 	isb	sy
 800abac:	f3bf 8f4f 	dsb	sy
 800abb0:	613b      	str	r3, [r7, #16]
}
 800abb2:	bf00      	nop
 800abb4:	e7fe      	b.n	800abb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800abb6:	4b3e      	ldr	r3, [pc, #248]	; (800acb0 <xPortStartScheduler+0x120>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4a3f      	ldr	r2, [pc, #252]	; (800acb8 <xPortStartScheduler+0x128>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d10a      	bne.n	800abd6 <xPortStartScheduler+0x46>
	__asm volatile
 800abc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc4:	f383 8811 	msr	BASEPRI, r3
 800abc8:	f3bf 8f6f 	isb	sy
 800abcc:	f3bf 8f4f 	dsb	sy
 800abd0:	60fb      	str	r3, [r7, #12]
}
 800abd2:	bf00      	nop
 800abd4:	e7fe      	b.n	800abd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800abd6:	4b39      	ldr	r3, [pc, #228]	; (800acbc <xPortStartScheduler+0x12c>)
 800abd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	781b      	ldrb	r3, [r3, #0]
 800abde:	b2db      	uxtb	r3, r3
 800abe0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	22ff      	movs	r2, #255	; 0xff
 800abe6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	b2db      	uxtb	r3, r3
 800abee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800abf0:	78fb      	ldrb	r3, [r7, #3]
 800abf2:	b2db      	uxtb	r3, r3
 800abf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800abf8:	b2da      	uxtb	r2, r3
 800abfa:	4b31      	ldr	r3, [pc, #196]	; (800acc0 <xPortStartScheduler+0x130>)
 800abfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800abfe:	4b31      	ldr	r3, [pc, #196]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac00:	2207      	movs	r2, #7
 800ac02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac04:	e009      	b.n	800ac1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ac06:	4b2f      	ldr	r3, [pc, #188]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	3b01      	subs	r3, #1
 800ac0c:	4a2d      	ldr	r2, [pc, #180]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ac10:	78fb      	ldrb	r3, [r7, #3]
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	005b      	lsls	r3, r3, #1
 800ac16:	b2db      	uxtb	r3, r3
 800ac18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac1a:	78fb      	ldrb	r3, [r7, #3]
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac22:	2b80      	cmp	r3, #128	; 0x80
 800ac24:	d0ef      	beq.n	800ac06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ac26:	4b27      	ldr	r3, [pc, #156]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f1c3 0307 	rsb	r3, r3, #7
 800ac2e:	2b04      	cmp	r3, #4
 800ac30:	d00a      	beq.n	800ac48 <xPortStartScheduler+0xb8>
	__asm volatile
 800ac32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac36:	f383 8811 	msr	BASEPRI, r3
 800ac3a:	f3bf 8f6f 	isb	sy
 800ac3e:	f3bf 8f4f 	dsb	sy
 800ac42:	60bb      	str	r3, [r7, #8]
}
 800ac44:	bf00      	nop
 800ac46:	e7fe      	b.n	800ac46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ac48:	4b1e      	ldr	r3, [pc, #120]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	021b      	lsls	r3, r3, #8
 800ac4e:	4a1d      	ldr	r2, [pc, #116]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ac52:	4b1c      	ldr	r3, [pc, #112]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ac5a:	4a1a      	ldr	r2, [pc, #104]	; (800acc4 <xPortStartScheduler+0x134>)
 800ac5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	b2da      	uxtb	r2, r3
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ac66:	4b18      	ldr	r3, [pc, #96]	; (800acc8 <xPortStartScheduler+0x138>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	4a17      	ldr	r2, [pc, #92]	; (800acc8 <xPortStartScheduler+0x138>)
 800ac6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ac70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ac72:	4b15      	ldr	r3, [pc, #84]	; (800acc8 <xPortStartScheduler+0x138>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	4a14      	ldr	r2, [pc, #80]	; (800acc8 <xPortStartScheduler+0x138>)
 800ac78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ac7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ac7e:	f000 f8dd 	bl	800ae3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ac82:	4b12      	ldr	r3, [pc, #72]	; (800accc <xPortStartScheduler+0x13c>)
 800ac84:	2200      	movs	r2, #0
 800ac86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ac88:	f000 f8fc 	bl	800ae84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ac8c:	4b10      	ldr	r3, [pc, #64]	; (800acd0 <xPortStartScheduler+0x140>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a0f      	ldr	r2, [pc, #60]	; (800acd0 <xPortStartScheduler+0x140>)
 800ac92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ac96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ac98:	f7ff ff66 	bl	800ab68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ac9c:	f7ff f856 	bl	8009d4c <vTaskSwitchContext>
	prvTaskExitError();
 800aca0:	f7ff ff22 	bl	800aae8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3718      	adds	r7, #24
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
 800acae:	bf00      	nop
 800acb0:	e000ed00 	.word	0xe000ed00
 800acb4:	410fc271 	.word	0x410fc271
 800acb8:	410fc270 	.word	0x410fc270
 800acbc:	e000e400 	.word	0xe000e400
 800acc0:	20000dc8 	.word	0x20000dc8
 800acc4:	20000dcc 	.word	0x20000dcc
 800acc8:	e000ed20 	.word	0xe000ed20
 800accc:	2000000c 	.word	0x2000000c
 800acd0:	e000ef34 	.word	0xe000ef34

0800acd4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
	__asm volatile
 800acda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acde:	f383 8811 	msr	BASEPRI, r3
 800ace2:	f3bf 8f6f 	isb	sy
 800ace6:	f3bf 8f4f 	dsb	sy
 800acea:	607b      	str	r3, [r7, #4]
}
 800acec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800acee:	4b0f      	ldr	r3, [pc, #60]	; (800ad2c <vPortEnterCritical+0x58>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	3301      	adds	r3, #1
 800acf4:	4a0d      	ldr	r2, [pc, #52]	; (800ad2c <vPortEnterCritical+0x58>)
 800acf6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800acf8:	4b0c      	ldr	r3, [pc, #48]	; (800ad2c <vPortEnterCritical+0x58>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d10f      	bne.n	800ad20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ad00:	4b0b      	ldr	r3, [pc, #44]	; (800ad30 <vPortEnterCritical+0x5c>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00a      	beq.n	800ad20 <vPortEnterCritical+0x4c>
	__asm volatile
 800ad0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad0e:	f383 8811 	msr	BASEPRI, r3
 800ad12:	f3bf 8f6f 	isb	sy
 800ad16:	f3bf 8f4f 	dsb	sy
 800ad1a:	603b      	str	r3, [r7, #0]
}
 800ad1c:	bf00      	nop
 800ad1e:	e7fe      	b.n	800ad1e <vPortEnterCritical+0x4a>
	}
}
 800ad20:	bf00      	nop
 800ad22:	370c      	adds	r7, #12
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr
 800ad2c:	2000000c 	.word	0x2000000c
 800ad30:	e000ed04 	.word	0xe000ed04

0800ad34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ad34:	b480      	push	{r7}
 800ad36:	b083      	sub	sp, #12
 800ad38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ad3a:	4b12      	ldr	r3, [pc, #72]	; (800ad84 <vPortExitCritical+0x50>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d10a      	bne.n	800ad58 <vPortExitCritical+0x24>
	__asm volatile
 800ad42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad46:	f383 8811 	msr	BASEPRI, r3
 800ad4a:	f3bf 8f6f 	isb	sy
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	607b      	str	r3, [r7, #4]
}
 800ad54:	bf00      	nop
 800ad56:	e7fe      	b.n	800ad56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ad58:	4b0a      	ldr	r3, [pc, #40]	; (800ad84 <vPortExitCritical+0x50>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	3b01      	subs	r3, #1
 800ad5e:	4a09      	ldr	r2, [pc, #36]	; (800ad84 <vPortExitCritical+0x50>)
 800ad60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ad62:	4b08      	ldr	r3, [pc, #32]	; (800ad84 <vPortExitCritical+0x50>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d105      	bne.n	800ad76 <vPortExitCritical+0x42>
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	f383 8811 	msr	BASEPRI, r3
}
 800ad74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ad76:	bf00      	nop
 800ad78:	370c      	adds	r7, #12
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad80:	4770      	bx	lr
 800ad82:	bf00      	nop
 800ad84:	2000000c 	.word	0x2000000c
	...

0800ad90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ad90:	f3ef 8009 	mrs	r0, PSP
 800ad94:	f3bf 8f6f 	isb	sy
 800ad98:	4b15      	ldr	r3, [pc, #84]	; (800adf0 <pxCurrentTCBConst>)
 800ad9a:	681a      	ldr	r2, [r3, #0]
 800ad9c:	f01e 0f10 	tst.w	lr, #16
 800ada0:	bf08      	it	eq
 800ada2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ada6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adaa:	6010      	str	r0, [r2, #0]
 800adac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800adb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800adb4:	f380 8811 	msr	BASEPRI, r0
 800adb8:	f3bf 8f4f 	dsb	sy
 800adbc:	f3bf 8f6f 	isb	sy
 800adc0:	f7fe ffc4 	bl	8009d4c <vTaskSwitchContext>
 800adc4:	f04f 0000 	mov.w	r0, #0
 800adc8:	f380 8811 	msr	BASEPRI, r0
 800adcc:	bc09      	pop	{r0, r3}
 800adce:	6819      	ldr	r1, [r3, #0]
 800add0:	6808      	ldr	r0, [r1, #0]
 800add2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add6:	f01e 0f10 	tst.w	lr, #16
 800adda:	bf08      	it	eq
 800addc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ade0:	f380 8809 	msr	PSP, r0
 800ade4:	f3bf 8f6f 	isb	sy
 800ade8:	4770      	bx	lr
 800adea:	bf00      	nop
 800adec:	f3af 8000 	nop.w

0800adf0 <pxCurrentTCBConst>:
 800adf0:	2000079c 	.word	0x2000079c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800adf4:	bf00      	nop
 800adf6:	bf00      	nop

0800adf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b082      	sub	sp, #8
 800adfc:	af00      	add	r7, sp, #0
	__asm volatile
 800adfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae02:	f383 8811 	msr	BASEPRI, r3
 800ae06:	f3bf 8f6f 	isb	sy
 800ae0a:	f3bf 8f4f 	dsb	sy
 800ae0e:	607b      	str	r3, [r7, #4]
}
 800ae10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ae12:	f7fe fee1 	bl	8009bd8 <xTaskIncrementTick>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d003      	beq.n	800ae24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ae1c:	4b06      	ldr	r3, [pc, #24]	; (800ae38 <xPortSysTickHandler+0x40>)
 800ae1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae22:	601a      	str	r2, [r3, #0]
 800ae24:	2300      	movs	r3, #0
 800ae26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	f383 8811 	msr	BASEPRI, r3
}
 800ae2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ae30:	bf00      	nop
 800ae32:	3708      	adds	r7, #8
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}
 800ae38:	e000ed04 	.word	0xe000ed04

0800ae3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ae40:	4b0b      	ldr	r3, [pc, #44]	; (800ae70 <vPortSetupTimerInterrupt+0x34>)
 800ae42:	2200      	movs	r2, #0
 800ae44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ae46:	4b0b      	ldr	r3, [pc, #44]	; (800ae74 <vPortSetupTimerInterrupt+0x38>)
 800ae48:	2200      	movs	r2, #0
 800ae4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ae4c:	4b0a      	ldr	r3, [pc, #40]	; (800ae78 <vPortSetupTimerInterrupt+0x3c>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	4a0a      	ldr	r2, [pc, #40]	; (800ae7c <vPortSetupTimerInterrupt+0x40>)
 800ae52:	fba2 2303 	umull	r2, r3, r2, r3
 800ae56:	099b      	lsrs	r3, r3, #6
 800ae58:	4a09      	ldr	r2, [pc, #36]	; (800ae80 <vPortSetupTimerInterrupt+0x44>)
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ae5e:	4b04      	ldr	r3, [pc, #16]	; (800ae70 <vPortSetupTimerInterrupt+0x34>)
 800ae60:	2207      	movs	r2, #7
 800ae62:	601a      	str	r2, [r3, #0]
}
 800ae64:	bf00      	nop
 800ae66:	46bd      	mov	sp, r7
 800ae68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6c:	4770      	bx	lr
 800ae6e:	bf00      	nop
 800ae70:	e000e010 	.word	0xe000e010
 800ae74:	e000e018 	.word	0xe000e018
 800ae78:	20000000 	.word	0x20000000
 800ae7c:	10624dd3 	.word	0x10624dd3
 800ae80:	e000e014 	.word	0xe000e014

0800ae84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ae84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ae94 <vPortEnableVFP+0x10>
 800ae88:	6801      	ldr	r1, [r0, #0]
 800ae8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ae8e:	6001      	str	r1, [r0, #0]
 800ae90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ae92:	bf00      	nop
 800ae94:	e000ed88 	.word	0xe000ed88

0800ae98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ae98:	b480      	push	{r7}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ae9e:	f3ef 8305 	mrs	r3, IPSR
 800aea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	2b0f      	cmp	r3, #15
 800aea8:	d914      	bls.n	800aed4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aeaa:	4a17      	ldr	r2, [pc, #92]	; (800af08 <vPortValidateInterruptPriority+0x70>)
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	4413      	add	r3, r2
 800aeb0:	781b      	ldrb	r3, [r3, #0]
 800aeb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aeb4:	4b15      	ldr	r3, [pc, #84]	; (800af0c <vPortValidateInterruptPriority+0x74>)
 800aeb6:	781b      	ldrb	r3, [r3, #0]
 800aeb8:	7afa      	ldrb	r2, [r7, #11]
 800aeba:	429a      	cmp	r2, r3
 800aebc:	d20a      	bcs.n	800aed4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800aebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aec2:	f383 8811 	msr	BASEPRI, r3
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	607b      	str	r3, [r7, #4]
}
 800aed0:	bf00      	nop
 800aed2:	e7fe      	b.n	800aed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aed4:	4b0e      	ldr	r3, [pc, #56]	; (800af10 <vPortValidateInterruptPriority+0x78>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aedc:	4b0d      	ldr	r3, [pc, #52]	; (800af14 <vPortValidateInterruptPriority+0x7c>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	429a      	cmp	r2, r3
 800aee2:	d90a      	bls.n	800aefa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800aee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee8:	f383 8811 	msr	BASEPRI, r3
 800aeec:	f3bf 8f6f 	isb	sy
 800aef0:	f3bf 8f4f 	dsb	sy
 800aef4:	603b      	str	r3, [r7, #0]
}
 800aef6:	bf00      	nop
 800aef8:	e7fe      	b.n	800aef8 <vPortValidateInterruptPriority+0x60>
	}
 800aefa:	bf00      	nop
 800aefc:	3714      	adds	r7, #20
 800aefe:	46bd      	mov	sp, r7
 800af00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af04:	4770      	bx	lr
 800af06:	bf00      	nop
 800af08:	e000e3f0 	.word	0xe000e3f0
 800af0c:	20000dc8 	.word	0x20000dc8
 800af10:	e000ed0c 	.word	0xe000ed0c
 800af14:	20000dcc 	.word	0x20000dcc

0800af18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b08a      	sub	sp, #40	; 0x28
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800af20:	2300      	movs	r3, #0
 800af22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800af24:	f7fe fd9c 	bl	8009a60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800af28:	4b5b      	ldr	r3, [pc, #364]	; (800b098 <pvPortMalloc+0x180>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d101      	bne.n	800af34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800af30:	f000 f920 	bl	800b174 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800af34:	4b59      	ldr	r3, [pc, #356]	; (800b09c <pvPortMalloc+0x184>)
 800af36:	681a      	ldr	r2, [r3, #0]
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4013      	ands	r3, r2
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	f040 8093 	bne.w	800b068 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d01d      	beq.n	800af84 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800af48:	2208      	movs	r2, #8
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	4413      	add	r3, r2
 800af4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f003 0307 	and.w	r3, r3, #7
 800af56:	2b00      	cmp	r3, #0
 800af58:	d014      	beq.n	800af84 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f023 0307 	bic.w	r3, r3, #7
 800af60:	3308      	adds	r3, #8
 800af62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f003 0307 	and.w	r3, r3, #7
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d00a      	beq.n	800af84 <pvPortMalloc+0x6c>
	__asm volatile
 800af6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af72:	f383 8811 	msr	BASEPRI, r3
 800af76:	f3bf 8f6f 	isb	sy
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	617b      	str	r3, [r7, #20]
}
 800af80:	bf00      	nop
 800af82:	e7fe      	b.n	800af82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d06e      	beq.n	800b068 <pvPortMalloc+0x150>
 800af8a:	4b45      	ldr	r3, [pc, #276]	; (800b0a0 <pvPortMalloc+0x188>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	687a      	ldr	r2, [r7, #4]
 800af90:	429a      	cmp	r2, r3
 800af92:	d869      	bhi.n	800b068 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800af94:	4b43      	ldr	r3, [pc, #268]	; (800b0a4 <pvPortMalloc+0x18c>)
 800af96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800af98:	4b42      	ldr	r3, [pc, #264]	; (800b0a4 <pvPortMalloc+0x18c>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800af9e:	e004      	b.n	800afaa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800afa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800afa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800afaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afac:	685b      	ldr	r3, [r3, #4]
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d903      	bls.n	800afbc <pvPortMalloc+0xa4>
 800afb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d1f1      	bne.n	800afa0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800afbc:	4b36      	ldr	r3, [pc, #216]	; (800b098 <pvPortMalloc+0x180>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d050      	beq.n	800b068 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800afc6:	6a3b      	ldr	r3, [r7, #32]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	2208      	movs	r2, #8
 800afcc:	4413      	add	r3, r2
 800afce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800afd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	6a3b      	ldr	r3, [r7, #32]
 800afd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800afd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afda:	685a      	ldr	r2, [r3, #4]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	1ad2      	subs	r2, r2, r3
 800afe0:	2308      	movs	r3, #8
 800afe2:	005b      	lsls	r3, r3, #1
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d91f      	bls.n	800b028 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800afe8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	4413      	add	r3, r2
 800afee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aff0:	69bb      	ldr	r3, [r7, #24]
 800aff2:	f003 0307 	and.w	r3, r3, #7
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00a      	beq.n	800b010 <pvPortMalloc+0xf8>
	__asm volatile
 800affa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800affe:	f383 8811 	msr	BASEPRI, r3
 800b002:	f3bf 8f6f 	isb	sy
 800b006:	f3bf 8f4f 	dsb	sy
 800b00a:	613b      	str	r3, [r7, #16]
}
 800b00c:	bf00      	nop
 800b00e:	e7fe      	b.n	800b00e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b012:	685a      	ldr	r2, [r3, #4]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	1ad2      	subs	r2, r2, r3
 800b018:	69bb      	ldr	r3, [r7, #24]
 800b01a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b022:	69b8      	ldr	r0, [r7, #24]
 800b024:	f000 f908 	bl	800b238 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b028:	4b1d      	ldr	r3, [pc, #116]	; (800b0a0 <pvPortMalloc+0x188>)
 800b02a:	681a      	ldr	r2, [r3, #0]
 800b02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	1ad3      	subs	r3, r2, r3
 800b032:	4a1b      	ldr	r2, [pc, #108]	; (800b0a0 <pvPortMalloc+0x188>)
 800b034:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b036:	4b1a      	ldr	r3, [pc, #104]	; (800b0a0 <pvPortMalloc+0x188>)
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	4b1b      	ldr	r3, [pc, #108]	; (800b0a8 <pvPortMalloc+0x190>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	429a      	cmp	r2, r3
 800b040:	d203      	bcs.n	800b04a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b042:	4b17      	ldr	r3, [pc, #92]	; (800b0a0 <pvPortMalloc+0x188>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4a18      	ldr	r2, [pc, #96]	; (800b0a8 <pvPortMalloc+0x190>)
 800b048:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	4b13      	ldr	r3, [pc, #76]	; (800b09c <pvPortMalloc+0x184>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	431a      	orrs	r2, r3
 800b054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b056:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b05a:	2200      	movs	r2, #0
 800b05c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b05e:	4b13      	ldr	r3, [pc, #76]	; (800b0ac <pvPortMalloc+0x194>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	3301      	adds	r3, #1
 800b064:	4a11      	ldr	r2, [pc, #68]	; (800b0ac <pvPortMalloc+0x194>)
 800b066:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b068:	f7fe fd08 	bl	8009a7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b06c:	69fb      	ldr	r3, [r7, #28]
 800b06e:	f003 0307 	and.w	r3, r3, #7
 800b072:	2b00      	cmp	r3, #0
 800b074:	d00a      	beq.n	800b08c <pvPortMalloc+0x174>
	__asm volatile
 800b076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b07a:	f383 8811 	msr	BASEPRI, r3
 800b07e:	f3bf 8f6f 	isb	sy
 800b082:	f3bf 8f4f 	dsb	sy
 800b086:	60fb      	str	r3, [r7, #12]
}
 800b088:	bf00      	nop
 800b08a:	e7fe      	b.n	800b08a <pvPortMalloc+0x172>
	return pvReturn;
 800b08c:	69fb      	ldr	r3, [r7, #28]
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3728      	adds	r7, #40	; 0x28
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	200049d8 	.word	0x200049d8
 800b09c:	200049ec 	.word	0x200049ec
 800b0a0:	200049dc 	.word	0x200049dc
 800b0a4:	200049d0 	.word	0x200049d0
 800b0a8:	200049e0 	.word	0x200049e0
 800b0ac:	200049e4 	.word	0x200049e4

0800b0b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b086      	sub	sp, #24
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d04d      	beq.n	800b15e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b0c2:	2308      	movs	r3, #8
 800b0c4:	425b      	negs	r3, r3
 800b0c6:	697a      	ldr	r2, [r7, #20]
 800b0c8:	4413      	add	r3, r2
 800b0ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	685a      	ldr	r2, [r3, #4]
 800b0d4:	4b24      	ldr	r3, [pc, #144]	; (800b168 <vPortFree+0xb8>)
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	4013      	ands	r3, r2
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d10a      	bne.n	800b0f4 <vPortFree+0x44>
	__asm volatile
 800b0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e2:	f383 8811 	msr	BASEPRI, r3
 800b0e6:	f3bf 8f6f 	isb	sy
 800b0ea:	f3bf 8f4f 	dsb	sy
 800b0ee:	60fb      	str	r3, [r7, #12]
}
 800b0f0:	bf00      	nop
 800b0f2:	e7fe      	b.n	800b0f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d00a      	beq.n	800b112 <vPortFree+0x62>
	__asm volatile
 800b0fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b100:	f383 8811 	msr	BASEPRI, r3
 800b104:	f3bf 8f6f 	isb	sy
 800b108:	f3bf 8f4f 	dsb	sy
 800b10c:	60bb      	str	r3, [r7, #8]
}
 800b10e:	bf00      	nop
 800b110:	e7fe      	b.n	800b110 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	685a      	ldr	r2, [r3, #4]
 800b116:	4b14      	ldr	r3, [pc, #80]	; (800b168 <vPortFree+0xb8>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	4013      	ands	r3, r2
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d01e      	beq.n	800b15e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d11a      	bne.n	800b15e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	685a      	ldr	r2, [r3, #4]
 800b12c:	4b0e      	ldr	r3, [pc, #56]	; (800b168 <vPortFree+0xb8>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	43db      	mvns	r3, r3
 800b132:	401a      	ands	r2, r3
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b138:	f7fe fc92 	bl	8009a60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	685a      	ldr	r2, [r3, #4]
 800b140:	4b0a      	ldr	r3, [pc, #40]	; (800b16c <vPortFree+0xbc>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	4413      	add	r3, r2
 800b146:	4a09      	ldr	r2, [pc, #36]	; (800b16c <vPortFree+0xbc>)
 800b148:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b14a:	6938      	ldr	r0, [r7, #16]
 800b14c:	f000 f874 	bl	800b238 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b150:	4b07      	ldr	r3, [pc, #28]	; (800b170 <vPortFree+0xc0>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	3301      	adds	r3, #1
 800b156:	4a06      	ldr	r2, [pc, #24]	; (800b170 <vPortFree+0xc0>)
 800b158:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b15a:	f7fe fc8f 	bl	8009a7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b15e:	bf00      	nop
 800b160:	3718      	adds	r7, #24
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	200049ec 	.word	0x200049ec
 800b16c:	200049dc 	.word	0x200049dc
 800b170:	200049e8 	.word	0x200049e8

0800b174 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b174:	b480      	push	{r7}
 800b176:	b085      	sub	sp, #20
 800b178:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b17a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b17e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b180:	4b27      	ldr	r3, [pc, #156]	; (800b220 <prvHeapInit+0xac>)
 800b182:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f003 0307 	and.w	r3, r3, #7
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d00c      	beq.n	800b1a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	3307      	adds	r3, #7
 800b192:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f023 0307 	bic.w	r3, r3, #7
 800b19a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b19c:	68ba      	ldr	r2, [r7, #8]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	1ad3      	subs	r3, r2, r3
 800b1a2:	4a1f      	ldr	r2, [pc, #124]	; (800b220 <prvHeapInit+0xac>)
 800b1a4:	4413      	add	r3, r2
 800b1a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b1ac:	4a1d      	ldr	r2, [pc, #116]	; (800b224 <prvHeapInit+0xb0>)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b1b2:	4b1c      	ldr	r3, [pc, #112]	; (800b224 <prvHeapInit+0xb0>)
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	68ba      	ldr	r2, [r7, #8]
 800b1bc:	4413      	add	r3, r2
 800b1be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b1c0:	2208      	movs	r2, #8
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	1a9b      	subs	r3, r3, r2
 800b1c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f023 0307 	bic.w	r3, r3, #7
 800b1ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	4a15      	ldr	r2, [pc, #84]	; (800b228 <prvHeapInit+0xb4>)
 800b1d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b1d6:	4b14      	ldr	r3, [pc, #80]	; (800b228 <prvHeapInit+0xb4>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2200      	movs	r2, #0
 800b1dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b1de:	4b12      	ldr	r3, [pc, #72]	; (800b228 <prvHeapInit+0xb4>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	68fa      	ldr	r2, [r7, #12]
 800b1ee:	1ad2      	subs	r2, r2, r3
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b1f4:	4b0c      	ldr	r3, [pc, #48]	; (800b228 <prvHeapInit+0xb4>)
 800b1f6:	681a      	ldr	r2, [r3, #0]
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	685b      	ldr	r3, [r3, #4]
 800b200:	4a0a      	ldr	r2, [pc, #40]	; (800b22c <prvHeapInit+0xb8>)
 800b202:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	685b      	ldr	r3, [r3, #4]
 800b208:	4a09      	ldr	r2, [pc, #36]	; (800b230 <prvHeapInit+0xbc>)
 800b20a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b20c:	4b09      	ldr	r3, [pc, #36]	; (800b234 <prvHeapInit+0xc0>)
 800b20e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b212:	601a      	str	r2, [r3, #0]
}
 800b214:	bf00      	nop
 800b216:	3714      	adds	r7, #20
 800b218:	46bd      	mov	sp, r7
 800b21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21e:	4770      	bx	lr
 800b220:	20000dd0 	.word	0x20000dd0
 800b224:	200049d0 	.word	0x200049d0
 800b228:	200049d8 	.word	0x200049d8
 800b22c:	200049e0 	.word	0x200049e0
 800b230:	200049dc 	.word	0x200049dc
 800b234:	200049ec 	.word	0x200049ec

0800b238 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b238:	b480      	push	{r7}
 800b23a:	b085      	sub	sp, #20
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b240:	4b28      	ldr	r3, [pc, #160]	; (800b2e4 <prvInsertBlockIntoFreeList+0xac>)
 800b242:	60fb      	str	r3, [r7, #12]
 800b244:	e002      	b.n	800b24c <prvInsertBlockIntoFreeList+0x14>
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	60fb      	str	r3, [r7, #12]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	429a      	cmp	r2, r3
 800b254:	d8f7      	bhi.n	800b246 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	68ba      	ldr	r2, [r7, #8]
 800b260:	4413      	add	r3, r2
 800b262:	687a      	ldr	r2, [r7, #4]
 800b264:	429a      	cmp	r2, r3
 800b266:	d108      	bne.n	800b27a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	685a      	ldr	r2, [r3, #4]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	441a      	add	r2, r3
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	68ba      	ldr	r2, [r7, #8]
 800b284:	441a      	add	r2, r3
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	429a      	cmp	r2, r3
 800b28c:	d118      	bne.n	800b2c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	4b15      	ldr	r3, [pc, #84]	; (800b2e8 <prvInsertBlockIntoFreeList+0xb0>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	429a      	cmp	r2, r3
 800b298:	d00d      	beq.n	800b2b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	685a      	ldr	r2, [r3, #4]
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	441a      	add	r2, r3
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	681a      	ldr	r2, [r3, #0]
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	601a      	str	r2, [r3, #0]
 800b2b4:	e008      	b.n	800b2c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b2b6:	4b0c      	ldr	r3, [pc, #48]	; (800b2e8 <prvInsertBlockIntoFreeList+0xb0>)
 800b2b8:	681a      	ldr	r2, [r3, #0]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	601a      	str	r2, [r3, #0]
 800b2be:	e003      	b.n	800b2c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681a      	ldr	r2, [r3, #0]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b2c8:	68fa      	ldr	r2, [r7, #12]
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d002      	beq.n	800b2d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	687a      	ldr	r2, [r7, #4]
 800b2d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2d6:	bf00      	nop
 800b2d8:	3714      	adds	r7, #20
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr
 800b2e2:	bf00      	nop
 800b2e4:	200049d0 	.word	0x200049d0
 800b2e8:	200049d8 	.word	0x200049d8

0800b2ec <OLED_Refresh_Gram>:
#include "stdlib.h"
#include "oledfont.h"  

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b082      	sub	sp, #8
 800b2f0:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	71fb      	strb	r3, [r7, #7]
 800b2f6:	e026      	b.n	800b346 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800b2f8:	79fb      	ldrb	r3, [r7, #7]
 800b2fa:	3b50      	subs	r3, #80	; 0x50
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	2100      	movs	r1, #0
 800b300:	4618      	mov	r0, r3
 800b302:	f000 f82b 	bl	800b35c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 800b306:	2100      	movs	r1, #0
 800b308:	2000      	movs	r0, #0
 800b30a:	f000 f827 	bl	800b35c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800b30e:	2100      	movs	r1, #0
 800b310:	2010      	movs	r0, #16
 800b312:	f000 f823 	bl	800b35c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 800b316:	2300      	movs	r3, #0
 800b318:	71bb      	strb	r3, [r7, #6]
 800b31a:	e00d      	b.n	800b338 <OLED_Refresh_Gram+0x4c>
 800b31c:	79ba      	ldrb	r2, [r7, #6]
 800b31e:	79fb      	ldrb	r3, [r7, #7]
 800b320:	490d      	ldr	r1, [pc, #52]	; (800b358 <OLED_Refresh_Gram+0x6c>)
 800b322:	00d2      	lsls	r2, r2, #3
 800b324:	440a      	add	r2, r1
 800b326:	4413      	add	r3, r2
 800b328:	781b      	ldrb	r3, [r3, #0]
 800b32a:	2101      	movs	r1, #1
 800b32c:	4618      	mov	r0, r3
 800b32e:	f000 f815 	bl	800b35c <OLED_WR_Byte>
 800b332:	79bb      	ldrb	r3, [r7, #6]
 800b334:	3301      	adds	r3, #1
 800b336:	71bb      	strb	r3, [r7, #6]
 800b338:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	daed      	bge.n	800b31c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 800b340:	79fb      	ldrb	r3, [r7, #7]
 800b342:	3301      	adds	r3, #1
 800b344:	71fb      	strb	r3, [r7, #7]
 800b346:	79fb      	ldrb	r3, [r7, #7]
 800b348:	2b07      	cmp	r3, #7
 800b34a:	d9d5      	bls.n	800b2f8 <OLED_Refresh_Gram+0xc>
	}   
}
 800b34c:	bf00      	nop
 800b34e:	bf00      	nop
 800b350:	3708      	adds	r7, #8
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	20004d50 	.word	0x20004d50

0800b35c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b084      	sub	sp, #16
 800b360:	af00      	add	r7, sp, #0
 800b362:	4603      	mov	r3, r0
 800b364:	460a      	mov	r2, r1
 800b366:	71fb      	strb	r3, [r7, #7]
 800b368:	4613      	mov	r3, r2
 800b36a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 800b36c:	79bb      	ldrb	r3, [r7, #6]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d006      	beq.n	800b380 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 800b372:	2201      	movs	r2, #1
 800b374:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b378:	481c      	ldr	r0, [pc, #112]	; (800b3ec <OLED_WR_Byte+0x90>)
 800b37a:	f7f9 fe65 	bl	8005048 <HAL_GPIO_WritePin>
 800b37e:	e005      	b.n	800b38c <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 800b380:	2200      	movs	r2, #0
 800b382:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b386:	4819      	ldr	r0, [pc, #100]	; (800b3ec <OLED_WR_Byte+0x90>)
 800b388:	f7f9 fe5e 	bl	8005048 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 800b38c:	2300      	movs	r3, #0
 800b38e:	73fb      	strb	r3, [r7, #15]
 800b390:	e01e      	b.n	800b3d0 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 800b392:	2200      	movs	r2, #0
 800b394:	2120      	movs	r1, #32
 800b396:	4815      	ldr	r0, [pc, #84]	; (800b3ec <OLED_WR_Byte+0x90>)
 800b398:	f7f9 fe56 	bl	8005048 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800b39c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	da05      	bge.n	800b3b0 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	2140      	movs	r1, #64	; 0x40
 800b3a8:	4810      	ldr	r0, [pc, #64]	; (800b3ec <OLED_WR_Byte+0x90>)
 800b3aa:	f7f9 fe4d 	bl	8005048 <HAL_GPIO_WritePin>
 800b3ae:	e004      	b.n	800b3ba <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	2140      	movs	r1, #64	; 0x40
 800b3b4:	480d      	ldr	r0, [pc, #52]	; (800b3ec <OLED_WR_Byte+0x90>)
 800b3b6:	f7f9 fe47 	bl	8005048 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	2120      	movs	r1, #32
 800b3be:	480b      	ldr	r0, [pc, #44]	; (800b3ec <OLED_WR_Byte+0x90>)
 800b3c0:	f7f9 fe42 	bl	8005048 <HAL_GPIO_WritePin>
		dat<<=1;
 800b3c4:	79fb      	ldrb	r3, [r7, #7]
 800b3c6:	005b      	lsls	r3, r3, #1
 800b3c8:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800b3ca:	7bfb      	ldrb	r3, [r7, #15]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	73fb      	strb	r3, [r7, #15]
 800b3d0:	7bfb      	ldrb	r3, [r7, #15]
 800b3d2:	2b07      	cmp	r3, #7
 800b3d4:	d9dd      	bls.n	800b392 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b3dc:	4803      	ldr	r0, [pc, #12]	; (800b3ec <OLED_WR_Byte+0x90>)
 800b3de:	f7f9 fe33 	bl	8005048 <HAL_GPIO_WritePin>
} 
 800b3e2:	bf00      	nop
 800b3e4:	3710      	adds	r7, #16
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	bd80      	pop	{r7, pc}
 800b3ea:	bf00      	nop
 800b3ec:	40021000 	.word	0x40021000

0800b3f0 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	71fb      	strb	r3, [r7, #7]
 800b3fa:	e014      	b.n	800b426 <OLED_Clear+0x36>
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	71bb      	strb	r3, [r7, #6]
 800b400:	e00a      	b.n	800b418 <OLED_Clear+0x28>
 800b402:	79ba      	ldrb	r2, [r7, #6]
 800b404:	79fb      	ldrb	r3, [r7, #7]
 800b406:	490c      	ldr	r1, [pc, #48]	; (800b438 <OLED_Clear+0x48>)
 800b408:	00d2      	lsls	r2, r2, #3
 800b40a:	440a      	add	r2, r1
 800b40c:	4413      	add	r3, r2
 800b40e:	2200      	movs	r2, #0
 800b410:	701a      	strb	r2, [r3, #0]
 800b412:	79bb      	ldrb	r3, [r7, #6]
 800b414:	3301      	adds	r3, #1
 800b416:	71bb      	strb	r3, [r7, #6]
 800b418:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	daf0      	bge.n	800b402 <OLED_Clear+0x12>
 800b420:	79fb      	ldrb	r3, [r7, #7]
 800b422:	3301      	adds	r3, #1
 800b424:	71fb      	strb	r3, [r7, #7]
 800b426:	79fb      	ldrb	r3, [r7, #7]
 800b428:	2b07      	cmp	r3, #7
 800b42a:	d9e7      	bls.n	800b3fc <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 800b42c:	f7ff ff5e 	bl	800b2ec <OLED_Refresh_Gram>
}
 800b430:	bf00      	nop
 800b432:	3708      	adds	r7, #8
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}
 800b438:	20004d50 	.word	0x20004d50

0800b43c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 800b43c:	b480      	push	{r7}
 800b43e:	b085      	sub	sp, #20
 800b440:	af00      	add	r7, sp, #0
 800b442:	4603      	mov	r3, r0
 800b444:	71fb      	strb	r3, [r7, #7]
 800b446:	460b      	mov	r3, r1
 800b448:	71bb      	strb	r3, [r7, #6]
 800b44a:	4613      	mov	r3, r2
 800b44c:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 800b44e:	2300      	movs	r3, #0
 800b450:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800b452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b456:	2b00      	cmp	r3, #0
 800b458:	db41      	blt.n	800b4de <OLED_DrawPoint+0xa2>
 800b45a:	79bb      	ldrb	r3, [r7, #6]
 800b45c:	2b3f      	cmp	r3, #63	; 0x3f
 800b45e:	d83e      	bhi.n	800b4de <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 800b460:	79bb      	ldrb	r3, [r7, #6]
 800b462:	08db      	lsrs	r3, r3, #3
 800b464:	b2db      	uxtb	r3, r3
 800b466:	f1c3 0307 	rsb	r3, r3, #7
 800b46a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 800b46c:	79bb      	ldrb	r3, [r7, #6]
 800b46e:	f003 0307 	and.w	r3, r3, #7
 800b472:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800b474:	7b7b      	ldrb	r3, [r7, #13]
 800b476:	f1c3 0307 	rsb	r3, r3, #7
 800b47a:	2201      	movs	r2, #1
 800b47c:	fa02 f303 	lsl.w	r3, r2, r3
 800b480:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800b482:	797b      	ldrb	r3, [r7, #5]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d012      	beq.n	800b4ae <OLED_DrawPoint+0x72>
 800b488:	79fa      	ldrb	r2, [r7, #7]
 800b48a:	7bbb      	ldrb	r3, [r7, #14]
 800b48c:	4917      	ldr	r1, [pc, #92]	; (800b4ec <OLED_DrawPoint+0xb0>)
 800b48e:	00d2      	lsls	r2, r2, #3
 800b490:	440a      	add	r2, r1
 800b492:	4413      	add	r3, r2
 800b494:	7818      	ldrb	r0, [r3, #0]
 800b496:	79fa      	ldrb	r2, [r7, #7]
 800b498:	7bbb      	ldrb	r3, [r7, #14]
 800b49a:	7bf9      	ldrb	r1, [r7, #15]
 800b49c:	4301      	orrs	r1, r0
 800b49e:	b2c8      	uxtb	r0, r1
 800b4a0:	4912      	ldr	r1, [pc, #72]	; (800b4ec <OLED_DrawPoint+0xb0>)
 800b4a2:	00d2      	lsls	r2, r2, #3
 800b4a4:	440a      	add	r2, r1
 800b4a6:	4413      	add	r3, r2
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	701a      	strb	r2, [r3, #0]
 800b4ac:	e018      	b.n	800b4e0 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800b4ae:	79fa      	ldrb	r2, [r7, #7]
 800b4b0:	7bbb      	ldrb	r3, [r7, #14]
 800b4b2:	490e      	ldr	r1, [pc, #56]	; (800b4ec <OLED_DrawPoint+0xb0>)
 800b4b4:	00d2      	lsls	r2, r2, #3
 800b4b6:	440a      	add	r2, r1
 800b4b8:	4413      	add	r3, r2
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	b25a      	sxtb	r2, r3
 800b4be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4c2:	43db      	mvns	r3, r3
 800b4c4:	b25b      	sxtb	r3, r3
 800b4c6:	4013      	ands	r3, r2
 800b4c8:	b259      	sxtb	r1, r3
 800b4ca:	79fa      	ldrb	r2, [r7, #7]
 800b4cc:	7bbb      	ldrb	r3, [r7, #14]
 800b4ce:	b2c8      	uxtb	r0, r1
 800b4d0:	4906      	ldr	r1, [pc, #24]	; (800b4ec <OLED_DrawPoint+0xb0>)
 800b4d2:	00d2      	lsls	r2, r2, #3
 800b4d4:	440a      	add	r2, r1
 800b4d6:	4413      	add	r3, r2
 800b4d8:	4602      	mov	r2, r0
 800b4da:	701a      	strb	r2, [r3, #0]
 800b4dc:	e000      	b.n	800b4e0 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800b4de:	bf00      	nop
}
 800b4e0:	3714      	adds	r7, #20
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr
 800b4ea:	bf00      	nop
 800b4ec:	20004d50 	.word	0x20004d50

0800b4f0 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800b4f0:	b590      	push	{r4, r7, lr}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	4604      	mov	r4, r0
 800b4f8:	4608      	mov	r0, r1
 800b4fa:	4611      	mov	r1, r2
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	4623      	mov	r3, r4
 800b500:	71fb      	strb	r3, [r7, #7]
 800b502:	4603      	mov	r3, r0
 800b504:	71bb      	strb	r3, [r7, #6]
 800b506:	460b      	mov	r3, r1
 800b508:	717b      	strb	r3, [r7, #5]
 800b50a:	4613      	mov	r3, r2
 800b50c:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800b50e:	79bb      	ldrb	r3, [r7, #6]
 800b510:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800b512:	797b      	ldrb	r3, [r7, #5]
 800b514:	3b20      	subs	r3, #32
 800b516:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 800b518:	2300      	movs	r3, #0
 800b51a:	73bb      	strb	r3, [r7, #14]
 800b51c:	e04d      	b.n	800b5ba <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800b51e:	793b      	ldrb	r3, [r7, #4]
 800b520:	2b0c      	cmp	r3, #12
 800b522:	d10b      	bne.n	800b53c <OLED_ShowChar+0x4c>
 800b524:	797a      	ldrb	r2, [r7, #5]
 800b526:	7bb9      	ldrb	r1, [r7, #14]
 800b528:	4828      	ldr	r0, [pc, #160]	; (800b5cc <OLED_ShowChar+0xdc>)
 800b52a:	4613      	mov	r3, r2
 800b52c:	005b      	lsls	r3, r3, #1
 800b52e:	4413      	add	r3, r2
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	4403      	add	r3, r0
 800b534:	440b      	add	r3, r1
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	73fb      	strb	r3, [r7, #15]
 800b53a:	e007      	b.n	800b54c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 800b53c:	797a      	ldrb	r2, [r7, #5]
 800b53e:	7bbb      	ldrb	r3, [r7, #14]
 800b540:	4923      	ldr	r1, [pc, #140]	; (800b5d0 <OLED_ShowChar+0xe0>)
 800b542:	0112      	lsls	r2, r2, #4
 800b544:	440a      	add	r2, r1
 800b546:	4413      	add	r3, r2
 800b548:	781b      	ldrb	r3, [r3, #0]
 800b54a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800b54c:	2300      	movs	r3, #0
 800b54e:	737b      	strb	r3, [r7, #13]
 800b550:	e02d      	b.n	800b5ae <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 800b552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b556:	2b00      	cmp	r3, #0
 800b558:	da07      	bge.n	800b56a <OLED_ShowChar+0x7a>
 800b55a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800b55e:	79b9      	ldrb	r1, [r7, #6]
 800b560:	79fb      	ldrb	r3, [r7, #7]
 800b562:	4618      	mov	r0, r3
 800b564:	f7ff ff6a 	bl	800b43c <OLED_DrawPoint>
 800b568:	e00c      	b.n	800b584 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800b56a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	bf0c      	ite	eq
 800b572:	2301      	moveq	r3, #1
 800b574:	2300      	movne	r3, #0
 800b576:	b2db      	uxtb	r3, r3
 800b578:	461a      	mov	r2, r3
 800b57a:	79b9      	ldrb	r1, [r7, #6]
 800b57c:	79fb      	ldrb	r3, [r7, #7]
 800b57e:	4618      	mov	r0, r3
 800b580:	f7ff ff5c 	bl	800b43c <OLED_DrawPoint>
			temp<<=1;
 800b584:	7bfb      	ldrb	r3, [r7, #15]
 800b586:	005b      	lsls	r3, r3, #1
 800b588:	73fb      	strb	r3, [r7, #15]
			y++;
 800b58a:	79bb      	ldrb	r3, [r7, #6]
 800b58c:	3301      	adds	r3, #1
 800b58e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 800b590:	79ba      	ldrb	r2, [r7, #6]
 800b592:	7b3b      	ldrb	r3, [r7, #12]
 800b594:	1ad2      	subs	r2, r2, r3
 800b596:	793b      	ldrb	r3, [r7, #4]
 800b598:	429a      	cmp	r2, r3
 800b59a:	d105      	bne.n	800b5a8 <OLED_ShowChar+0xb8>
			{
				y=y0;
 800b59c:	7b3b      	ldrb	r3, [r7, #12]
 800b59e:	71bb      	strb	r3, [r7, #6]
				x++;
 800b5a0:	79fb      	ldrb	r3, [r7, #7]
 800b5a2:	3301      	adds	r3, #1
 800b5a4:	71fb      	strb	r3, [r7, #7]
				break;
 800b5a6:	e005      	b.n	800b5b4 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800b5a8:	7b7b      	ldrb	r3, [r7, #13]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	737b      	strb	r3, [r7, #13]
 800b5ae:	7b7b      	ldrb	r3, [r7, #13]
 800b5b0:	2b07      	cmp	r3, #7
 800b5b2:	d9ce      	bls.n	800b552 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 800b5b4:	7bbb      	ldrb	r3, [r7, #14]
 800b5b6:	3301      	adds	r3, #1
 800b5b8:	73bb      	strb	r3, [r7, #14]
 800b5ba:	7bba      	ldrb	r2, [r7, #14]
 800b5bc:	793b      	ldrb	r3, [r7, #4]
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	d3ad      	bcc.n	800b51e <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800b5c2:	bf00      	nop
 800b5c4:	bf00      	nop
 800b5c6:	3714      	adds	r7, #20
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd90      	pop	{r4, r7, pc}
 800b5cc:	0800da2c 	.word	0x0800da2c
 800b5d0:	0800dea0 	.word	0x0800dea0

0800b5d4 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af02      	add	r7, sp, #8
 800b5da:	4603      	mov	r3, r0
 800b5dc:	603a      	str	r2, [r7, #0]
 800b5de:	71fb      	strb	r3, [r7, #7]
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800b5e4:	e01f      	b.n	800b626 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800b5e6:	79fb      	ldrb	r3, [r7, #7]
 800b5e8:	2b7a      	cmp	r3, #122	; 0x7a
 800b5ea:	d904      	bls.n	800b5f6 <OLED_ShowString+0x22>
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	71fb      	strb	r3, [r7, #7]
 800b5f0:	79bb      	ldrb	r3, [r7, #6]
 800b5f2:	3310      	adds	r3, #16
 800b5f4:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800b5f6:	79bb      	ldrb	r3, [r7, #6]
 800b5f8:	2b3a      	cmp	r3, #58	; 0x3a
 800b5fa:	d905      	bls.n	800b608 <OLED_ShowString+0x34>
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	71fb      	strb	r3, [r7, #7]
 800b600:	79fb      	ldrb	r3, [r7, #7]
 800b602:	71bb      	strb	r3, [r7, #6]
 800b604:	f7ff fef4 	bl	800b3f0 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	781a      	ldrb	r2, [r3, #0]
 800b60c:	79b9      	ldrb	r1, [r7, #6]
 800b60e:	79f8      	ldrb	r0, [r7, #7]
 800b610:	2301      	movs	r3, #1
 800b612:	9300      	str	r3, [sp, #0]
 800b614:	230c      	movs	r3, #12
 800b616:	f7ff ff6b 	bl	800b4f0 <OLED_ShowChar>
        x+=8;
 800b61a:	79fb      	ldrb	r3, [r7, #7]
 800b61c:	3308      	adds	r3, #8
 800b61e:	71fb      	strb	r3, [r7, #7]
        p++;
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	3301      	adds	r3, #1
 800b624:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	781b      	ldrb	r3, [r3, #0]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d1db      	bne.n	800b5e6 <OLED_ShowString+0x12>
    }  
}	 
 800b62e:	bf00      	nop
 800b630:	bf00      	nop
 800b632:	3708      	adds	r7, #8
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <OLED_Init>:

void OLED_Init(void)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 800b63c:	f7f9 fd1e 	bl	800507c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800b640:	4b41      	ldr	r3, [pc, #260]	; (800b748 <OLED_Init+0x110>)
 800b642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b644:	4a40      	ldr	r2, [pc, #256]	; (800b748 <OLED_Init+0x110>)
 800b646:	f023 0301 	bic.w	r3, r3, #1
 800b64a:	6713      	str	r3, [r2, #112]	; 0x70
 800b64c:	4b3e      	ldr	r3, [pc, #248]	; (800b748 <OLED_Init+0x110>)
 800b64e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b650:	4a3d      	ldr	r2, [pc, #244]	; (800b748 <OLED_Init+0x110>)
 800b652:	f023 0304 	bic.w	r3, r3, #4
 800b656:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 800b658:	f7f9 fd24 	bl	80050a4 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 800b65c:	2200      	movs	r2, #0
 800b65e:	2180      	movs	r1, #128	; 0x80
 800b660:	483a      	ldr	r0, [pc, #232]	; (800b74c <OLED_Init+0x114>)
 800b662:	f7f9 fcf1 	bl	8005048 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800b666:	2064      	movs	r0, #100	; 0x64
 800b668:	f7f8 fe48 	bl	80042fc <HAL_Delay>
	OLED_RST_Set();
 800b66c:	2201      	movs	r2, #1
 800b66e:	2180      	movs	r1, #128	; 0x80
 800b670:	4836      	ldr	r0, [pc, #216]	; (800b74c <OLED_Init+0x114>)
 800b672:	f7f9 fce9 	bl	8005048 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800b676:	2100      	movs	r1, #0
 800b678:	20ae      	movs	r0, #174	; 0xae
 800b67a:	f7ff fe6f 	bl	800b35c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800b67e:	2100      	movs	r1, #0
 800b680:	20d5      	movs	r0, #213	; 0xd5
 800b682:	f7ff fe6b 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800b686:	2100      	movs	r1, #0
 800b688:	2050      	movs	r0, #80	; 0x50
 800b68a:	f7ff fe67 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800b68e:	2100      	movs	r1, #0
 800b690:	20a8      	movs	r0, #168	; 0xa8
 800b692:	f7ff fe63 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800b696:	2100      	movs	r1, #0
 800b698:	203f      	movs	r0, #63	; 0x3f
 800b69a:	f7ff fe5f 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800b69e:	2100      	movs	r1, #0
 800b6a0:	20d3      	movs	r0, #211	; 0xd3
 800b6a2:	f7ff fe5b 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800b6a6:	2100      	movs	r1, #0
 800b6a8:	2000      	movs	r0, #0
 800b6aa:	f7ff fe57 	bl	800b35c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800b6ae:	2100      	movs	r1, #0
 800b6b0:	2040      	movs	r0, #64	; 0x40
 800b6b2:	f7ff fe53 	bl	800b35c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800b6b6:	2100      	movs	r1, #0
 800b6b8:	208d      	movs	r0, #141	; 0x8d
 800b6ba:	f7ff fe4f 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800b6be:	2100      	movs	r1, #0
 800b6c0:	2014      	movs	r0, #20
 800b6c2:	f7ff fe4b 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	2020      	movs	r0, #32
 800b6ca:	f7ff fe47 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800b6ce:	2100      	movs	r1, #0
 800b6d0:	2002      	movs	r0, #2
 800b6d2:	f7ff fe43 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800b6d6:	2100      	movs	r1, #0
 800b6d8:	20a1      	movs	r0, #161	; 0xa1
 800b6da:	f7ff fe3f 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800b6de:	2100      	movs	r1, #0
 800b6e0:	20c0      	movs	r0, #192	; 0xc0
 800b6e2:	f7ff fe3b 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	20da      	movs	r0, #218	; 0xda
 800b6ea:	f7ff fe37 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800b6ee:	2100      	movs	r1, #0
 800b6f0:	2012      	movs	r0, #18
 800b6f2:	f7ff fe33 	bl	800b35c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800b6f6:	2100      	movs	r1, #0
 800b6f8:	2081      	movs	r0, #129	; 0x81
 800b6fa:	f7ff fe2f 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800b6fe:	2100      	movs	r1, #0
 800b700:	20ef      	movs	r0, #239	; 0xef
 800b702:	f7ff fe2b 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 800b706:	2100      	movs	r1, #0
 800b708:	20d9      	movs	r0, #217	; 0xd9
 800b70a:	f7ff fe27 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800b70e:	2100      	movs	r1, #0
 800b710:	20f1      	movs	r0, #241	; 0xf1
 800b712:	f7ff fe23 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 800b716:	2100      	movs	r1, #0
 800b718:	20db      	movs	r0, #219	; 0xdb
 800b71a:	f7ff fe1f 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800b71e:	2100      	movs	r1, #0
 800b720:	2030      	movs	r0, #48	; 0x30
 800b722:	f7ff fe1b 	bl	800b35c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 800b726:	2100      	movs	r1, #0
 800b728:	20a4      	movs	r0, #164	; 0xa4
 800b72a:	f7ff fe17 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800b72e:	2100      	movs	r1, #0
 800b730:	20a6      	movs	r0, #166	; 0xa6
 800b732:	f7ff fe13 	bl	800b35c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 800b736:	2100      	movs	r1, #0
 800b738:	20af      	movs	r0, #175	; 0xaf
 800b73a:	f7ff fe0f 	bl	800b35c <OLED_WR_Byte>
	OLED_Clear(); 
 800b73e:	f7ff fe57 	bl	800b3f0 <OLED_Clear>
}
 800b742:	bf00      	nop
 800b744:	bd80      	pop	{r7, pc}
 800b746:	bf00      	nop
 800b748:	40023800 	.word	0x40023800
 800b74c:	40021000 	.word	0x40021000

0800b750 <__errno>:
 800b750:	4b01      	ldr	r3, [pc, #4]	; (800b758 <__errno+0x8>)
 800b752:	6818      	ldr	r0, [r3, #0]
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	20000010 	.word	0x20000010

0800b75c <__libc_init_array>:
 800b75c:	b570      	push	{r4, r5, r6, lr}
 800b75e:	4d0d      	ldr	r5, [pc, #52]	; (800b794 <__libc_init_array+0x38>)
 800b760:	4c0d      	ldr	r4, [pc, #52]	; (800b798 <__libc_init_array+0x3c>)
 800b762:	1b64      	subs	r4, r4, r5
 800b764:	10a4      	asrs	r4, r4, #2
 800b766:	2600      	movs	r6, #0
 800b768:	42a6      	cmp	r6, r4
 800b76a:	d109      	bne.n	800b780 <__libc_init_array+0x24>
 800b76c:	4d0b      	ldr	r5, [pc, #44]	; (800b79c <__libc_init_array+0x40>)
 800b76e:	4c0c      	ldr	r4, [pc, #48]	; (800b7a0 <__libc_init_array+0x44>)
 800b770:	f002 f8cc 	bl	800d90c <_init>
 800b774:	1b64      	subs	r4, r4, r5
 800b776:	10a4      	asrs	r4, r4, #2
 800b778:	2600      	movs	r6, #0
 800b77a:	42a6      	cmp	r6, r4
 800b77c:	d105      	bne.n	800b78a <__libc_init_array+0x2e>
 800b77e:	bd70      	pop	{r4, r5, r6, pc}
 800b780:	f855 3b04 	ldr.w	r3, [r5], #4
 800b784:	4798      	blx	r3
 800b786:	3601      	adds	r6, #1
 800b788:	e7ee      	b.n	800b768 <__libc_init_array+0xc>
 800b78a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b78e:	4798      	blx	r3
 800b790:	3601      	adds	r6, #1
 800b792:	e7f2      	b.n	800b77a <__libc_init_array+0x1e>
 800b794:	0800e530 	.word	0x0800e530
 800b798:	0800e530 	.word	0x0800e530
 800b79c:	0800e530 	.word	0x0800e530
 800b7a0:	0800e534 	.word	0x0800e534

0800b7a4 <memcpy>:
 800b7a4:	440a      	add	r2, r1
 800b7a6:	4291      	cmp	r1, r2
 800b7a8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b7ac:	d100      	bne.n	800b7b0 <memcpy+0xc>
 800b7ae:	4770      	bx	lr
 800b7b0:	b510      	push	{r4, lr}
 800b7b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7ba:	4291      	cmp	r1, r2
 800b7bc:	d1f9      	bne.n	800b7b2 <memcpy+0xe>
 800b7be:	bd10      	pop	{r4, pc}

0800b7c0 <memset>:
 800b7c0:	4402      	add	r2, r0
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	d100      	bne.n	800b7ca <memset+0xa>
 800b7c8:	4770      	bx	lr
 800b7ca:	f803 1b01 	strb.w	r1, [r3], #1
 800b7ce:	e7f9      	b.n	800b7c4 <memset+0x4>

0800b7d0 <siprintf>:
 800b7d0:	b40e      	push	{r1, r2, r3}
 800b7d2:	b500      	push	{lr}
 800b7d4:	b09c      	sub	sp, #112	; 0x70
 800b7d6:	ab1d      	add	r3, sp, #116	; 0x74
 800b7d8:	9002      	str	r0, [sp, #8]
 800b7da:	9006      	str	r0, [sp, #24]
 800b7dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b7e0:	4809      	ldr	r0, [pc, #36]	; (800b808 <siprintf+0x38>)
 800b7e2:	9107      	str	r1, [sp, #28]
 800b7e4:	9104      	str	r1, [sp, #16]
 800b7e6:	4909      	ldr	r1, [pc, #36]	; (800b80c <siprintf+0x3c>)
 800b7e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7ec:	9105      	str	r1, [sp, #20]
 800b7ee:	6800      	ldr	r0, [r0, #0]
 800b7f0:	9301      	str	r3, [sp, #4]
 800b7f2:	a902      	add	r1, sp, #8
 800b7f4:	f000 f868 	bl	800b8c8 <_svfiprintf_r>
 800b7f8:	9b02      	ldr	r3, [sp, #8]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	701a      	strb	r2, [r3, #0]
 800b7fe:	b01c      	add	sp, #112	; 0x70
 800b800:	f85d eb04 	ldr.w	lr, [sp], #4
 800b804:	b003      	add	sp, #12
 800b806:	4770      	bx	lr
 800b808:	20000010 	.word	0x20000010
 800b80c:	ffff0208 	.word	0xffff0208

0800b810 <__ssputs_r>:
 800b810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b814:	688e      	ldr	r6, [r1, #8]
 800b816:	429e      	cmp	r6, r3
 800b818:	4682      	mov	sl, r0
 800b81a:	460c      	mov	r4, r1
 800b81c:	4690      	mov	r8, r2
 800b81e:	461f      	mov	r7, r3
 800b820:	d838      	bhi.n	800b894 <__ssputs_r+0x84>
 800b822:	898a      	ldrh	r2, [r1, #12]
 800b824:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b828:	d032      	beq.n	800b890 <__ssputs_r+0x80>
 800b82a:	6825      	ldr	r5, [r4, #0]
 800b82c:	6909      	ldr	r1, [r1, #16]
 800b82e:	eba5 0901 	sub.w	r9, r5, r1
 800b832:	6965      	ldr	r5, [r4, #20]
 800b834:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b838:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b83c:	3301      	adds	r3, #1
 800b83e:	444b      	add	r3, r9
 800b840:	106d      	asrs	r5, r5, #1
 800b842:	429d      	cmp	r5, r3
 800b844:	bf38      	it	cc
 800b846:	461d      	movcc	r5, r3
 800b848:	0553      	lsls	r3, r2, #21
 800b84a:	d531      	bpl.n	800b8b0 <__ssputs_r+0xa0>
 800b84c:	4629      	mov	r1, r5
 800b84e:	f000 fb39 	bl	800bec4 <_malloc_r>
 800b852:	4606      	mov	r6, r0
 800b854:	b950      	cbnz	r0, 800b86c <__ssputs_r+0x5c>
 800b856:	230c      	movs	r3, #12
 800b858:	f8ca 3000 	str.w	r3, [sl]
 800b85c:	89a3      	ldrh	r3, [r4, #12]
 800b85e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b862:	81a3      	strh	r3, [r4, #12]
 800b864:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b86c:	6921      	ldr	r1, [r4, #16]
 800b86e:	464a      	mov	r2, r9
 800b870:	f7ff ff98 	bl	800b7a4 <memcpy>
 800b874:	89a3      	ldrh	r3, [r4, #12]
 800b876:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b87a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b87e:	81a3      	strh	r3, [r4, #12]
 800b880:	6126      	str	r6, [r4, #16]
 800b882:	6165      	str	r5, [r4, #20]
 800b884:	444e      	add	r6, r9
 800b886:	eba5 0509 	sub.w	r5, r5, r9
 800b88a:	6026      	str	r6, [r4, #0]
 800b88c:	60a5      	str	r5, [r4, #8]
 800b88e:	463e      	mov	r6, r7
 800b890:	42be      	cmp	r6, r7
 800b892:	d900      	bls.n	800b896 <__ssputs_r+0x86>
 800b894:	463e      	mov	r6, r7
 800b896:	4632      	mov	r2, r6
 800b898:	6820      	ldr	r0, [r4, #0]
 800b89a:	4641      	mov	r1, r8
 800b89c:	f000 faa8 	bl	800bdf0 <memmove>
 800b8a0:	68a3      	ldr	r3, [r4, #8]
 800b8a2:	6822      	ldr	r2, [r4, #0]
 800b8a4:	1b9b      	subs	r3, r3, r6
 800b8a6:	4432      	add	r2, r6
 800b8a8:	60a3      	str	r3, [r4, #8]
 800b8aa:	6022      	str	r2, [r4, #0]
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	e7db      	b.n	800b868 <__ssputs_r+0x58>
 800b8b0:	462a      	mov	r2, r5
 800b8b2:	f000 fb61 	bl	800bf78 <_realloc_r>
 800b8b6:	4606      	mov	r6, r0
 800b8b8:	2800      	cmp	r0, #0
 800b8ba:	d1e1      	bne.n	800b880 <__ssputs_r+0x70>
 800b8bc:	6921      	ldr	r1, [r4, #16]
 800b8be:	4650      	mov	r0, sl
 800b8c0:	f000 fab0 	bl	800be24 <_free_r>
 800b8c4:	e7c7      	b.n	800b856 <__ssputs_r+0x46>
	...

0800b8c8 <_svfiprintf_r>:
 800b8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8cc:	4698      	mov	r8, r3
 800b8ce:	898b      	ldrh	r3, [r1, #12]
 800b8d0:	061b      	lsls	r3, r3, #24
 800b8d2:	b09d      	sub	sp, #116	; 0x74
 800b8d4:	4607      	mov	r7, r0
 800b8d6:	460d      	mov	r5, r1
 800b8d8:	4614      	mov	r4, r2
 800b8da:	d50e      	bpl.n	800b8fa <_svfiprintf_r+0x32>
 800b8dc:	690b      	ldr	r3, [r1, #16]
 800b8de:	b963      	cbnz	r3, 800b8fa <_svfiprintf_r+0x32>
 800b8e0:	2140      	movs	r1, #64	; 0x40
 800b8e2:	f000 faef 	bl	800bec4 <_malloc_r>
 800b8e6:	6028      	str	r0, [r5, #0]
 800b8e8:	6128      	str	r0, [r5, #16]
 800b8ea:	b920      	cbnz	r0, 800b8f6 <_svfiprintf_r+0x2e>
 800b8ec:	230c      	movs	r3, #12
 800b8ee:	603b      	str	r3, [r7, #0]
 800b8f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8f4:	e0d1      	b.n	800ba9a <_svfiprintf_r+0x1d2>
 800b8f6:	2340      	movs	r3, #64	; 0x40
 800b8f8:	616b      	str	r3, [r5, #20]
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	9309      	str	r3, [sp, #36]	; 0x24
 800b8fe:	2320      	movs	r3, #32
 800b900:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b904:	f8cd 800c 	str.w	r8, [sp, #12]
 800b908:	2330      	movs	r3, #48	; 0x30
 800b90a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bab4 <_svfiprintf_r+0x1ec>
 800b90e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b912:	f04f 0901 	mov.w	r9, #1
 800b916:	4623      	mov	r3, r4
 800b918:	469a      	mov	sl, r3
 800b91a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b91e:	b10a      	cbz	r2, 800b924 <_svfiprintf_r+0x5c>
 800b920:	2a25      	cmp	r2, #37	; 0x25
 800b922:	d1f9      	bne.n	800b918 <_svfiprintf_r+0x50>
 800b924:	ebba 0b04 	subs.w	fp, sl, r4
 800b928:	d00b      	beq.n	800b942 <_svfiprintf_r+0x7a>
 800b92a:	465b      	mov	r3, fp
 800b92c:	4622      	mov	r2, r4
 800b92e:	4629      	mov	r1, r5
 800b930:	4638      	mov	r0, r7
 800b932:	f7ff ff6d 	bl	800b810 <__ssputs_r>
 800b936:	3001      	adds	r0, #1
 800b938:	f000 80aa 	beq.w	800ba90 <_svfiprintf_r+0x1c8>
 800b93c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b93e:	445a      	add	r2, fp
 800b940:	9209      	str	r2, [sp, #36]	; 0x24
 800b942:	f89a 3000 	ldrb.w	r3, [sl]
 800b946:	2b00      	cmp	r3, #0
 800b948:	f000 80a2 	beq.w	800ba90 <_svfiprintf_r+0x1c8>
 800b94c:	2300      	movs	r3, #0
 800b94e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b952:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b956:	f10a 0a01 	add.w	sl, sl, #1
 800b95a:	9304      	str	r3, [sp, #16]
 800b95c:	9307      	str	r3, [sp, #28]
 800b95e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b962:	931a      	str	r3, [sp, #104]	; 0x68
 800b964:	4654      	mov	r4, sl
 800b966:	2205      	movs	r2, #5
 800b968:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b96c:	4851      	ldr	r0, [pc, #324]	; (800bab4 <_svfiprintf_r+0x1ec>)
 800b96e:	f7f4 fc37 	bl	80001e0 <memchr>
 800b972:	9a04      	ldr	r2, [sp, #16]
 800b974:	b9d8      	cbnz	r0, 800b9ae <_svfiprintf_r+0xe6>
 800b976:	06d0      	lsls	r0, r2, #27
 800b978:	bf44      	itt	mi
 800b97a:	2320      	movmi	r3, #32
 800b97c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b980:	0711      	lsls	r1, r2, #28
 800b982:	bf44      	itt	mi
 800b984:	232b      	movmi	r3, #43	; 0x2b
 800b986:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b98a:	f89a 3000 	ldrb.w	r3, [sl]
 800b98e:	2b2a      	cmp	r3, #42	; 0x2a
 800b990:	d015      	beq.n	800b9be <_svfiprintf_r+0xf6>
 800b992:	9a07      	ldr	r2, [sp, #28]
 800b994:	4654      	mov	r4, sl
 800b996:	2000      	movs	r0, #0
 800b998:	f04f 0c0a 	mov.w	ip, #10
 800b99c:	4621      	mov	r1, r4
 800b99e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9a2:	3b30      	subs	r3, #48	; 0x30
 800b9a4:	2b09      	cmp	r3, #9
 800b9a6:	d94e      	bls.n	800ba46 <_svfiprintf_r+0x17e>
 800b9a8:	b1b0      	cbz	r0, 800b9d8 <_svfiprintf_r+0x110>
 800b9aa:	9207      	str	r2, [sp, #28]
 800b9ac:	e014      	b.n	800b9d8 <_svfiprintf_r+0x110>
 800b9ae:	eba0 0308 	sub.w	r3, r0, r8
 800b9b2:	fa09 f303 	lsl.w	r3, r9, r3
 800b9b6:	4313      	orrs	r3, r2
 800b9b8:	9304      	str	r3, [sp, #16]
 800b9ba:	46a2      	mov	sl, r4
 800b9bc:	e7d2      	b.n	800b964 <_svfiprintf_r+0x9c>
 800b9be:	9b03      	ldr	r3, [sp, #12]
 800b9c0:	1d19      	adds	r1, r3, #4
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	9103      	str	r1, [sp, #12]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	bfbb      	ittet	lt
 800b9ca:	425b      	neglt	r3, r3
 800b9cc:	f042 0202 	orrlt.w	r2, r2, #2
 800b9d0:	9307      	strge	r3, [sp, #28]
 800b9d2:	9307      	strlt	r3, [sp, #28]
 800b9d4:	bfb8      	it	lt
 800b9d6:	9204      	strlt	r2, [sp, #16]
 800b9d8:	7823      	ldrb	r3, [r4, #0]
 800b9da:	2b2e      	cmp	r3, #46	; 0x2e
 800b9dc:	d10c      	bne.n	800b9f8 <_svfiprintf_r+0x130>
 800b9de:	7863      	ldrb	r3, [r4, #1]
 800b9e0:	2b2a      	cmp	r3, #42	; 0x2a
 800b9e2:	d135      	bne.n	800ba50 <_svfiprintf_r+0x188>
 800b9e4:	9b03      	ldr	r3, [sp, #12]
 800b9e6:	1d1a      	adds	r2, r3, #4
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	9203      	str	r2, [sp, #12]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	bfb8      	it	lt
 800b9f0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b9f4:	3402      	adds	r4, #2
 800b9f6:	9305      	str	r3, [sp, #20]
 800b9f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bac4 <_svfiprintf_r+0x1fc>
 800b9fc:	7821      	ldrb	r1, [r4, #0]
 800b9fe:	2203      	movs	r2, #3
 800ba00:	4650      	mov	r0, sl
 800ba02:	f7f4 fbed 	bl	80001e0 <memchr>
 800ba06:	b140      	cbz	r0, 800ba1a <_svfiprintf_r+0x152>
 800ba08:	2340      	movs	r3, #64	; 0x40
 800ba0a:	eba0 000a 	sub.w	r0, r0, sl
 800ba0e:	fa03 f000 	lsl.w	r0, r3, r0
 800ba12:	9b04      	ldr	r3, [sp, #16]
 800ba14:	4303      	orrs	r3, r0
 800ba16:	3401      	adds	r4, #1
 800ba18:	9304      	str	r3, [sp, #16]
 800ba1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba1e:	4826      	ldr	r0, [pc, #152]	; (800bab8 <_svfiprintf_r+0x1f0>)
 800ba20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba24:	2206      	movs	r2, #6
 800ba26:	f7f4 fbdb 	bl	80001e0 <memchr>
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	d038      	beq.n	800baa0 <_svfiprintf_r+0x1d8>
 800ba2e:	4b23      	ldr	r3, [pc, #140]	; (800babc <_svfiprintf_r+0x1f4>)
 800ba30:	bb1b      	cbnz	r3, 800ba7a <_svfiprintf_r+0x1b2>
 800ba32:	9b03      	ldr	r3, [sp, #12]
 800ba34:	3307      	adds	r3, #7
 800ba36:	f023 0307 	bic.w	r3, r3, #7
 800ba3a:	3308      	adds	r3, #8
 800ba3c:	9303      	str	r3, [sp, #12]
 800ba3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba40:	4433      	add	r3, r6
 800ba42:	9309      	str	r3, [sp, #36]	; 0x24
 800ba44:	e767      	b.n	800b916 <_svfiprintf_r+0x4e>
 800ba46:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba4a:	460c      	mov	r4, r1
 800ba4c:	2001      	movs	r0, #1
 800ba4e:	e7a5      	b.n	800b99c <_svfiprintf_r+0xd4>
 800ba50:	2300      	movs	r3, #0
 800ba52:	3401      	adds	r4, #1
 800ba54:	9305      	str	r3, [sp, #20]
 800ba56:	4619      	mov	r1, r3
 800ba58:	f04f 0c0a 	mov.w	ip, #10
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba62:	3a30      	subs	r2, #48	; 0x30
 800ba64:	2a09      	cmp	r2, #9
 800ba66:	d903      	bls.n	800ba70 <_svfiprintf_r+0x1a8>
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d0c5      	beq.n	800b9f8 <_svfiprintf_r+0x130>
 800ba6c:	9105      	str	r1, [sp, #20]
 800ba6e:	e7c3      	b.n	800b9f8 <_svfiprintf_r+0x130>
 800ba70:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba74:	4604      	mov	r4, r0
 800ba76:	2301      	movs	r3, #1
 800ba78:	e7f0      	b.n	800ba5c <_svfiprintf_r+0x194>
 800ba7a:	ab03      	add	r3, sp, #12
 800ba7c:	9300      	str	r3, [sp, #0]
 800ba7e:	462a      	mov	r2, r5
 800ba80:	4b0f      	ldr	r3, [pc, #60]	; (800bac0 <_svfiprintf_r+0x1f8>)
 800ba82:	a904      	add	r1, sp, #16
 800ba84:	4638      	mov	r0, r7
 800ba86:	f3af 8000 	nop.w
 800ba8a:	1c42      	adds	r2, r0, #1
 800ba8c:	4606      	mov	r6, r0
 800ba8e:	d1d6      	bne.n	800ba3e <_svfiprintf_r+0x176>
 800ba90:	89ab      	ldrh	r3, [r5, #12]
 800ba92:	065b      	lsls	r3, r3, #25
 800ba94:	f53f af2c 	bmi.w	800b8f0 <_svfiprintf_r+0x28>
 800ba98:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba9a:	b01d      	add	sp, #116	; 0x74
 800ba9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baa0:	ab03      	add	r3, sp, #12
 800baa2:	9300      	str	r3, [sp, #0]
 800baa4:	462a      	mov	r2, r5
 800baa6:	4b06      	ldr	r3, [pc, #24]	; (800bac0 <_svfiprintf_r+0x1f8>)
 800baa8:	a904      	add	r1, sp, #16
 800baaa:	4638      	mov	r0, r7
 800baac:	f000 f87a 	bl	800bba4 <_printf_i>
 800bab0:	e7eb      	b.n	800ba8a <_svfiprintf_r+0x1c2>
 800bab2:	bf00      	nop
 800bab4:	0800e490 	.word	0x0800e490
 800bab8:	0800e49a 	.word	0x0800e49a
 800babc:	00000000 	.word	0x00000000
 800bac0:	0800b811 	.word	0x0800b811
 800bac4:	0800e496 	.word	0x0800e496

0800bac8 <_printf_common>:
 800bac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bacc:	4616      	mov	r6, r2
 800bace:	4699      	mov	r9, r3
 800bad0:	688a      	ldr	r2, [r1, #8]
 800bad2:	690b      	ldr	r3, [r1, #16]
 800bad4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bad8:	4293      	cmp	r3, r2
 800bada:	bfb8      	it	lt
 800badc:	4613      	movlt	r3, r2
 800bade:	6033      	str	r3, [r6, #0]
 800bae0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bae4:	4607      	mov	r7, r0
 800bae6:	460c      	mov	r4, r1
 800bae8:	b10a      	cbz	r2, 800baee <_printf_common+0x26>
 800baea:	3301      	adds	r3, #1
 800baec:	6033      	str	r3, [r6, #0]
 800baee:	6823      	ldr	r3, [r4, #0]
 800baf0:	0699      	lsls	r1, r3, #26
 800baf2:	bf42      	ittt	mi
 800baf4:	6833      	ldrmi	r3, [r6, #0]
 800baf6:	3302      	addmi	r3, #2
 800baf8:	6033      	strmi	r3, [r6, #0]
 800bafa:	6825      	ldr	r5, [r4, #0]
 800bafc:	f015 0506 	ands.w	r5, r5, #6
 800bb00:	d106      	bne.n	800bb10 <_printf_common+0x48>
 800bb02:	f104 0a19 	add.w	sl, r4, #25
 800bb06:	68e3      	ldr	r3, [r4, #12]
 800bb08:	6832      	ldr	r2, [r6, #0]
 800bb0a:	1a9b      	subs	r3, r3, r2
 800bb0c:	42ab      	cmp	r3, r5
 800bb0e:	dc26      	bgt.n	800bb5e <_printf_common+0x96>
 800bb10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bb14:	1e13      	subs	r3, r2, #0
 800bb16:	6822      	ldr	r2, [r4, #0]
 800bb18:	bf18      	it	ne
 800bb1a:	2301      	movne	r3, #1
 800bb1c:	0692      	lsls	r2, r2, #26
 800bb1e:	d42b      	bmi.n	800bb78 <_printf_common+0xb0>
 800bb20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb24:	4649      	mov	r1, r9
 800bb26:	4638      	mov	r0, r7
 800bb28:	47c0      	blx	r8
 800bb2a:	3001      	adds	r0, #1
 800bb2c:	d01e      	beq.n	800bb6c <_printf_common+0xa4>
 800bb2e:	6823      	ldr	r3, [r4, #0]
 800bb30:	68e5      	ldr	r5, [r4, #12]
 800bb32:	6832      	ldr	r2, [r6, #0]
 800bb34:	f003 0306 	and.w	r3, r3, #6
 800bb38:	2b04      	cmp	r3, #4
 800bb3a:	bf08      	it	eq
 800bb3c:	1aad      	subeq	r5, r5, r2
 800bb3e:	68a3      	ldr	r3, [r4, #8]
 800bb40:	6922      	ldr	r2, [r4, #16]
 800bb42:	bf0c      	ite	eq
 800bb44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb48:	2500      	movne	r5, #0
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	bfc4      	itt	gt
 800bb4e:	1a9b      	subgt	r3, r3, r2
 800bb50:	18ed      	addgt	r5, r5, r3
 800bb52:	2600      	movs	r6, #0
 800bb54:	341a      	adds	r4, #26
 800bb56:	42b5      	cmp	r5, r6
 800bb58:	d11a      	bne.n	800bb90 <_printf_common+0xc8>
 800bb5a:	2000      	movs	r0, #0
 800bb5c:	e008      	b.n	800bb70 <_printf_common+0xa8>
 800bb5e:	2301      	movs	r3, #1
 800bb60:	4652      	mov	r2, sl
 800bb62:	4649      	mov	r1, r9
 800bb64:	4638      	mov	r0, r7
 800bb66:	47c0      	blx	r8
 800bb68:	3001      	adds	r0, #1
 800bb6a:	d103      	bne.n	800bb74 <_printf_common+0xac>
 800bb6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb74:	3501      	adds	r5, #1
 800bb76:	e7c6      	b.n	800bb06 <_printf_common+0x3e>
 800bb78:	18e1      	adds	r1, r4, r3
 800bb7a:	1c5a      	adds	r2, r3, #1
 800bb7c:	2030      	movs	r0, #48	; 0x30
 800bb7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bb82:	4422      	add	r2, r4
 800bb84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bb88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bb8c:	3302      	adds	r3, #2
 800bb8e:	e7c7      	b.n	800bb20 <_printf_common+0x58>
 800bb90:	2301      	movs	r3, #1
 800bb92:	4622      	mov	r2, r4
 800bb94:	4649      	mov	r1, r9
 800bb96:	4638      	mov	r0, r7
 800bb98:	47c0      	blx	r8
 800bb9a:	3001      	adds	r0, #1
 800bb9c:	d0e6      	beq.n	800bb6c <_printf_common+0xa4>
 800bb9e:	3601      	adds	r6, #1
 800bba0:	e7d9      	b.n	800bb56 <_printf_common+0x8e>
	...

0800bba4 <_printf_i>:
 800bba4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bba8:	460c      	mov	r4, r1
 800bbaa:	4691      	mov	r9, r2
 800bbac:	7e27      	ldrb	r7, [r4, #24]
 800bbae:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bbb0:	2f78      	cmp	r7, #120	; 0x78
 800bbb2:	4680      	mov	r8, r0
 800bbb4:	469a      	mov	sl, r3
 800bbb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bbba:	d807      	bhi.n	800bbcc <_printf_i+0x28>
 800bbbc:	2f62      	cmp	r7, #98	; 0x62
 800bbbe:	d80a      	bhi.n	800bbd6 <_printf_i+0x32>
 800bbc0:	2f00      	cmp	r7, #0
 800bbc2:	f000 80d8 	beq.w	800bd76 <_printf_i+0x1d2>
 800bbc6:	2f58      	cmp	r7, #88	; 0x58
 800bbc8:	f000 80a3 	beq.w	800bd12 <_printf_i+0x16e>
 800bbcc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bbd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bbd4:	e03a      	b.n	800bc4c <_printf_i+0xa8>
 800bbd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bbda:	2b15      	cmp	r3, #21
 800bbdc:	d8f6      	bhi.n	800bbcc <_printf_i+0x28>
 800bbde:	a001      	add	r0, pc, #4	; (adr r0, 800bbe4 <_printf_i+0x40>)
 800bbe0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bbe4:	0800bc3d 	.word	0x0800bc3d
 800bbe8:	0800bc51 	.word	0x0800bc51
 800bbec:	0800bbcd 	.word	0x0800bbcd
 800bbf0:	0800bbcd 	.word	0x0800bbcd
 800bbf4:	0800bbcd 	.word	0x0800bbcd
 800bbf8:	0800bbcd 	.word	0x0800bbcd
 800bbfc:	0800bc51 	.word	0x0800bc51
 800bc00:	0800bbcd 	.word	0x0800bbcd
 800bc04:	0800bbcd 	.word	0x0800bbcd
 800bc08:	0800bbcd 	.word	0x0800bbcd
 800bc0c:	0800bbcd 	.word	0x0800bbcd
 800bc10:	0800bd5d 	.word	0x0800bd5d
 800bc14:	0800bc81 	.word	0x0800bc81
 800bc18:	0800bd3f 	.word	0x0800bd3f
 800bc1c:	0800bbcd 	.word	0x0800bbcd
 800bc20:	0800bbcd 	.word	0x0800bbcd
 800bc24:	0800bd7f 	.word	0x0800bd7f
 800bc28:	0800bbcd 	.word	0x0800bbcd
 800bc2c:	0800bc81 	.word	0x0800bc81
 800bc30:	0800bbcd 	.word	0x0800bbcd
 800bc34:	0800bbcd 	.word	0x0800bbcd
 800bc38:	0800bd47 	.word	0x0800bd47
 800bc3c:	680b      	ldr	r3, [r1, #0]
 800bc3e:	1d1a      	adds	r2, r3, #4
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	600a      	str	r2, [r1, #0]
 800bc44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bc48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e0a3      	b.n	800bd98 <_printf_i+0x1f4>
 800bc50:	6825      	ldr	r5, [r4, #0]
 800bc52:	6808      	ldr	r0, [r1, #0]
 800bc54:	062e      	lsls	r6, r5, #24
 800bc56:	f100 0304 	add.w	r3, r0, #4
 800bc5a:	d50a      	bpl.n	800bc72 <_printf_i+0xce>
 800bc5c:	6805      	ldr	r5, [r0, #0]
 800bc5e:	600b      	str	r3, [r1, #0]
 800bc60:	2d00      	cmp	r5, #0
 800bc62:	da03      	bge.n	800bc6c <_printf_i+0xc8>
 800bc64:	232d      	movs	r3, #45	; 0x2d
 800bc66:	426d      	negs	r5, r5
 800bc68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc6c:	485e      	ldr	r0, [pc, #376]	; (800bde8 <_printf_i+0x244>)
 800bc6e:	230a      	movs	r3, #10
 800bc70:	e019      	b.n	800bca6 <_printf_i+0x102>
 800bc72:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bc76:	6805      	ldr	r5, [r0, #0]
 800bc78:	600b      	str	r3, [r1, #0]
 800bc7a:	bf18      	it	ne
 800bc7c:	b22d      	sxthne	r5, r5
 800bc7e:	e7ef      	b.n	800bc60 <_printf_i+0xbc>
 800bc80:	680b      	ldr	r3, [r1, #0]
 800bc82:	6825      	ldr	r5, [r4, #0]
 800bc84:	1d18      	adds	r0, r3, #4
 800bc86:	6008      	str	r0, [r1, #0]
 800bc88:	0628      	lsls	r0, r5, #24
 800bc8a:	d501      	bpl.n	800bc90 <_printf_i+0xec>
 800bc8c:	681d      	ldr	r5, [r3, #0]
 800bc8e:	e002      	b.n	800bc96 <_printf_i+0xf2>
 800bc90:	0669      	lsls	r1, r5, #25
 800bc92:	d5fb      	bpl.n	800bc8c <_printf_i+0xe8>
 800bc94:	881d      	ldrh	r5, [r3, #0]
 800bc96:	4854      	ldr	r0, [pc, #336]	; (800bde8 <_printf_i+0x244>)
 800bc98:	2f6f      	cmp	r7, #111	; 0x6f
 800bc9a:	bf0c      	ite	eq
 800bc9c:	2308      	moveq	r3, #8
 800bc9e:	230a      	movne	r3, #10
 800bca0:	2100      	movs	r1, #0
 800bca2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bca6:	6866      	ldr	r6, [r4, #4]
 800bca8:	60a6      	str	r6, [r4, #8]
 800bcaa:	2e00      	cmp	r6, #0
 800bcac:	bfa2      	ittt	ge
 800bcae:	6821      	ldrge	r1, [r4, #0]
 800bcb0:	f021 0104 	bicge.w	r1, r1, #4
 800bcb4:	6021      	strge	r1, [r4, #0]
 800bcb6:	b90d      	cbnz	r5, 800bcbc <_printf_i+0x118>
 800bcb8:	2e00      	cmp	r6, #0
 800bcba:	d04d      	beq.n	800bd58 <_printf_i+0x1b4>
 800bcbc:	4616      	mov	r6, r2
 800bcbe:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcc2:	fb03 5711 	mls	r7, r3, r1, r5
 800bcc6:	5dc7      	ldrb	r7, [r0, r7]
 800bcc8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bccc:	462f      	mov	r7, r5
 800bcce:	42bb      	cmp	r3, r7
 800bcd0:	460d      	mov	r5, r1
 800bcd2:	d9f4      	bls.n	800bcbe <_printf_i+0x11a>
 800bcd4:	2b08      	cmp	r3, #8
 800bcd6:	d10b      	bne.n	800bcf0 <_printf_i+0x14c>
 800bcd8:	6823      	ldr	r3, [r4, #0]
 800bcda:	07df      	lsls	r7, r3, #31
 800bcdc:	d508      	bpl.n	800bcf0 <_printf_i+0x14c>
 800bcde:	6923      	ldr	r3, [r4, #16]
 800bce0:	6861      	ldr	r1, [r4, #4]
 800bce2:	4299      	cmp	r1, r3
 800bce4:	bfde      	ittt	le
 800bce6:	2330      	movle	r3, #48	; 0x30
 800bce8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bcec:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800bcf0:	1b92      	subs	r2, r2, r6
 800bcf2:	6122      	str	r2, [r4, #16]
 800bcf4:	f8cd a000 	str.w	sl, [sp]
 800bcf8:	464b      	mov	r3, r9
 800bcfa:	aa03      	add	r2, sp, #12
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	4640      	mov	r0, r8
 800bd00:	f7ff fee2 	bl	800bac8 <_printf_common>
 800bd04:	3001      	adds	r0, #1
 800bd06:	d14c      	bne.n	800bda2 <_printf_i+0x1fe>
 800bd08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd0c:	b004      	add	sp, #16
 800bd0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd12:	4835      	ldr	r0, [pc, #212]	; (800bde8 <_printf_i+0x244>)
 800bd14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bd18:	6823      	ldr	r3, [r4, #0]
 800bd1a:	680e      	ldr	r6, [r1, #0]
 800bd1c:	061f      	lsls	r7, r3, #24
 800bd1e:	f856 5b04 	ldr.w	r5, [r6], #4
 800bd22:	600e      	str	r6, [r1, #0]
 800bd24:	d514      	bpl.n	800bd50 <_printf_i+0x1ac>
 800bd26:	07d9      	lsls	r1, r3, #31
 800bd28:	bf44      	itt	mi
 800bd2a:	f043 0320 	orrmi.w	r3, r3, #32
 800bd2e:	6023      	strmi	r3, [r4, #0]
 800bd30:	b91d      	cbnz	r5, 800bd3a <_printf_i+0x196>
 800bd32:	6823      	ldr	r3, [r4, #0]
 800bd34:	f023 0320 	bic.w	r3, r3, #32
 800bd38:	6023      	str	r3, [r4, #0]
 800bd3a:	2310      	movs	r3, #16
 800bd3c:	e7b0      	b.n	800bca0 <_printf_i+0xfc>
 800bd3e:	6823      	ldr	r3, [r4, #0]
 800bd40:	f043 0320 	orr.w	r3, r3, #32
 800bd44:	6023      	str	r3, [r4, #0]
 800bd46:	2378      	movs	r3, #120	; 0x78
 800bd48:	4828      	ldr	r0, [pc, #160]	; (800bdec <_printf_i+0x248>)
 800bd4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bd4e:	e7e3      	b.n	800bd18 <_printf_i+0x174>
 800bd50:	065e      	lsls	r6, r3, #25
 800bd52:	bf48      	it	mi
 800bd54:	b2ad      	uxthmi	r5, r5
 800bd56:	e7e6      	b.n	800bd26 <_printf_i+0x182>
 800bd58:	4616      	mov	r6, r2
 800bd5a:	e7bb      	b.n	800bcd4 <_printf_i+0x130>
 800bd5c:	680b      	ldr	r3, [r1, #0]
 800bd5e:	6826      	ldr	r6, [r4, #0]
 800bd60:	6960      	ldr	r0, [r4, #20]
 800bd62:	1d1d      	adds	r5, r3, #4
 800bd64:	600d      	str	r5, [r1, #0]
 800bd66:	0635      	lsls	r5, r6, #24
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	d501      	bpl.n	800bd70 <_printf_i+0x1cc>
 800bd6c:	6018      	str	r0, [r3, #0]
 800bd6e:	e002      	b.n	800bd76 <_printf_i+0x1d2>
 800bd70:	0671      	lsls	r1, r6, #25
 800bd72:	d5fb      	bpl.n	800bd6c <_printf_i+0x1c8>
 800bd74:	8018      	strh	r0, [r3, #0]
 800bd76:	2300      	movs	r3, #0
 800bd78:	6123      	str	r3, [r4, #16]
 800bd7a:	4616      	mov	r6, r2
 800bd7c:	e7ba      	b.n	800bcf4 <_printf_i+0x150>
 800bd7e:	680b      	ldr	r3, [r1, #0]
 800bd80:	1d1a      	adds	r2, r3, #4
 800bd82:	600a      	str	r2, [r1, #0]
 800bd84:	681e      	ldr	r6, [r3, #0]
 800bd86:	6862      	ldr	r2, [r4, #4]
 800bd88:	2100      	movs	r1, #0
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	f7f4 fa28 	bl	80001e0 <memchr>
 800bd90:	b108      	cbz	r0, 800bd96 <_printf_i+0x1f2>
 800bd92:	1b80      	subs	r0, r0, r6
 800bd94:	6060      	str	r0, [r4, #4]
 800bd96:	6863      	ldr	r3, [r4, #4]
 800bd98:	6123      	str	r3, [r4, #16]
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bda0:	e7a8      	b.n	800bcf4 <_printf_i+0x150>
 800bda2:	6923      	ldr	r3, [r4, #16]
 800bda4:	4632      	mov	r2, r6
 800bda6:	4649      	mov	r1, r9
 800bda8:	4640      	mov	r0, r8
 800bdaa:	47d0      	blx	sl
 800bdac:	3001      	adds	r0, #1
 800bdae:	d0ab      	beq.n	800bd08 <_printf_i+0x164>
 800bdb0:	6823      	ldr	r3, [r4, #0]
 800bdb2:	079b      	lsls	r3, r3, #30
 800bdb4:	d413      	bmi.n	800bdde <_printf_i+0x23a>
 800bdb6:	68e0      	ldr	r0, [r4, #12]
 800bdb8:	9b03      	ldr	r3, [sp, #12]
 800bdba:	4298      	cmp	r0, r3
 800bdbc:	bfb8      	it	lt
 800bdbe:	4618      	movlt	r0, r3
 800bdc0:	e7a4      	b.n	800bd0c <_printf_i+0x168>
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	4632      	mov	r2, r6
 800bdc6:	4649      	mov	r1, r9
 800bdc8:	4640      	mov	r0, r8
 800bdca:	47d0      	blx	sl
 800bdcc:	3001      	adds	r0, #1
 800bdce:	d09b      	beq.n	800bd08 <_printf_i+0x164>
 800bdd0:	3501      	adds	r5, #1
 800bdd2:	68e3      	ldr	r3, [r4, #12]
 800bdd4:	9903      	ldr	r1, [sp, #12]
 800bdd6:	1a5b      	subs	r3, r3, r1
 800bdd8:	42ab      	cmp	r3, r5
 800bdda:	dcf2      	bgt.n	800bdc2 <_printf_i+0x21e>
 800bddc:	e7eb      	b.n	800bdb6 <_printf_i+0x212>
 800bdde:	2500      	movs	r5, #0
 800bde0:	f104 0619 	add.w	r6, r4, #25
 800bde4:	e7f5      	b.n	800bdd2 <_printf_i+0x22e>
 800bde6:	bf00      	nop
 800bde8:	0800e4a1 	.word	0x0800e4a1
 800bdec:	0800e4b2 	.word	0x0800e4b2

0800bdf0 <memmove>:
 800bdf0:	4288      	cmp	r0, r1
 800bdf2:	b510      	push	{r4, lr}
 800bdf4:	eb01 0402 	add.w	r4, r1, r2
 800bdf8:	d902      	bls.n	800be00 <memmove+0x10>
 800bdfa:	4284      	cmp	r4, r0
 800bdfc:	4623      	mov	r3, r4
 800bdfe:	d807      	bhi.n	800be10 <memmove+0x20>
 800be00:	1e43      	subs	r3, r0, #1
 800be02:	42a1      	cmp	r1, r4
 800be04:	d008      	beq.n	800be18 <memmove+0x28>
 800be06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be0e:	e7f8      	b.n	800be02 <memmove+0x12>
 800be10:	4402      	add	r2, r0
 800be12:	4601      	mov	r1, r0
 800be14:	428a      	cmp	r2, r1
 800be16:	d100      	bne.n	800be1a <memmove+0x2a>
 800be18:	bd10      	pop	{r4, pc}
 800be1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be22:	e7f7      	b.n	800be14 <memmove+0x24>

0800be24 <_free_r>:
 800be24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be26:	2900      	cmp	r1, #0
 800be28:	d048      	beq.n	800bebc <_free_r+0x98>
 800be2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be2e:	9001      	str	r0, [sp, #4]
 800be30:	2b00      	cmp	r3, #0
 800be32:	f1a1 0404 	sub.w	r4, r1, #4
 800be36:	bfb8      	it	lt
 800be38:	18e4      	addlt	r4, r4, r3
 800be3a:	f000 f8d3 	bl	800bfe4 <__malloc_lock>
 800be3e:	4a20      	ldr	r2, [pc, #128]	; (800bec0 <_free_r+0x9c>)
 800be40:	9801      	ldr	r0, [sp, #4]
 800be42:	6813      	ldr	r3, [r2, #0]
 800be44:	4615      	mov	r5, r2
 800be46:	b933      	cbnz	r3, 800be56 <_free_r+0x32>
 800be48:	6063      	str	r3, [r4, #4]
 800be4a:	6014      	str	r4, [r2, #0]
 800be4c:	b003      	add	sp, #12
 800be4e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800be52:	f000 b8cd 	b.w	800bff0 <__malloc_unlock>
 800be56:	42a3      	cmp	r3, r4
 800be58:	d90b      	bls.n	800be72 <_free_r+0x4e>
 800be5a:	6821      	ldr	r1, [r4, #0]
 800be5c:	1862      	adds	r2, r4, r1
 800be5e:	4293      	cmp	r3, r2
 800be60:	bf04      	itt	eq
 800be62:	681a      	ldreq	r2, [r3, #0]
 800be64:	685b      	ldreq	r3, [r3, #4]
 800be66:	6063      	str	r3, [r4, #4]
 800be68:	bf04      	itt	eq
 800be6a:	1852      	addeq	r2, r2, r1
 800be6c:	6022      	streq	r2, [r4, #0]
 800be6e:	602c      	str	r4, [r5, #0]
 800be70:	e7ec      	b.n	800be4c <_free_r+0x28>
 800be72:	461a      	mov	r2, r3
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	b10b      	cbz	r3, 800be7c <_free_r+0x58>
 800be78:	42a3      	cmp	r3, r4
 800be7a:	d9fa      	bls.n	800be72 <_free_r+0x4e>
 800be7c:	6811      	ldr	r1, [r2, #0]
 800be7e:	1855      	adds	r5, r2, r1
 800be80:	42a5      	cmp	r5, r4
 800be82:	d10b      	bne.n	800be9c <_free_r+0x78>
 800be84:	6824      	ldr	r4, [r4, #0]
 800be86:	4421      	add	r1, r4
 800be88:	1854      	adds	r4, r2, r1
 800be8a:	42a3      	cmp	r3, r4
 800be8c:	6011      	str	r1, [r2, #0]
 800be8e:	d1dd      	bne.n	800be4c <_free_r+0x28>
 800be90:	681c      	ldr	r4, [r3, #0]
 800be92:	685b      	ldr	r3, [r3, #4]
 800be94:	6053      	str	r3, [r2, #4]
 800be96:	4421      	add	r1, r4
 800be98:	6011      	str	r1, [r2, #0]
 800be9a:	e7d7      	b.n	800be4c <_free_r+0x28>
 800be9c:	d902      	bls.n	800bea4 <_free_r+0x80>
 800be9e:	230c      	movs	r3, #12
 800bea0:	6003      	str	r3, [r0, #0]
 800bea2:	e7d3      	b.n	800be4c <_free_r+0x28>
 800bea4:	6825      	ldr	r5, [r4, #0]
 800bea6:	1961      	adds	r1, r4, r5
 800bea8:	428b      	cmp	r3, r1
 800beaa:	bf04      	itt	eq
 800beac:	6819      	ldreq	r1, [r3, #0]
 800beae:	685b      	ldreq	r3, [r3, #4]
 800beb0:	6063      	str	r3, [r4, #4]
 800beb2:	bf04      	itt	eq
 800beb4:	1949      	addeq	r1, r1, r5
 800beb6:	6021      	streq	r1, [r4, #0]
 800beb8:	6054      	str	r4, [r2, #4]
 800beba:	e7c7      	b.n	800be4c <_free_r+0x28>
 800bebc:	b003      	add	sp, #12
 800bebe:	bd30      	pop	{r4, r5, pc}
 800bec0:	200049f0 	.word	0x200049f0

0800bec4 <_malloc_r>:
 800bec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bec6:	1ccd      	adds	r5, r1, #3
 800bec8:	f025 0503 	bic.w	r5, r5, #3
 800becc:	3508      	adds	r5, #8
 800bece:	2d0c      	cmp	r5, #12
 800bed0:	bf38      	it	cc
 800bed2:	250c      	movcc	r5, #12
 800bed4:	2d00      	cmp	r5, #0
 800bed6:	4606      	mov	r6, r0
 800bed8:	db01      	blt.n	800bede <_malloc_r+0x1a>
 800beda:	42a9      	cmp	r1, r5
 800bedc:	d903      	bls.n	800bee6 <_malloc_r+0x22>
 800bede:	230c      	movs	r3, #12
 800bee0:	6033      	str	r3, [r6, #0]
 800bee2:	2000      	movs	r0, #0
 800bee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bee6:	f000 f87d 	bl	800bfe4 <__malloc_lock>
 800beea:	4921      	ldr	r1, [pc, #132]	; (800bf70 <_malloc_r+0xac>)
 800beec:	680a      	ldr	r2, [r1, #0]
 800beee:	4614      	mov	r4, r2
 800bef0:	b99c      	cbnz	r4, 800bf1a <_malloc_r+0x56>
 800bef2:	4f20      	ldr	r7, [pc, #128]	; (800bf74 <_malloc_r+0xb0>)
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	b923      	cbnz	r3, 800bf02 <_malloc_r+0x3e>
 800bef8:	4621      	mov	r1, r4
 800befa:	4630      	mov	r0, r6
 800befc:	f000 f862 	bl	800bfc4 <_sbrk_r>
 800bf00:	6038      	str	r0, [r7, #0]
 800bf02:	4629      	mov	r1, r5
 800bf04:	4630      	mov	r0, r6
 800bf06:	f000 f85d 	bl	800bfc4 <_sbrk_r>
 800bf0a:	1c43      	adds	r3, r0, #1
 800bf0c:	d123      	bne.n	800bf56 <_malloc_r+0x92>
 800bf0e:	230c      	movs	r3, #12
 800bf10:	6033      	str	r3, [r6, #0]
 800bf12:	4630      	mov	r0, r6
 800bf14:	f000 f86c 	bl	800bff0 <__malloc_unlock>
 800bf18:	e7e3      	b.n	800bee2 <_malloc_r+0x1e>
 800bf1a:	6823      	ldr	r3, [r4, #0]
 800bf1c:	1b5b      	subs	r3, r3, r5
 800bf1e:	d417      	bmi.n	800bf50 <_malloc_r+0x8c>
 800bf20:	2b0b      	cmp	r3, #11
 800bf22:	d903      	bls.n	800bf2c <_malloc_r+0x68>
 800bf24:	6023      	str	r3, [r4, #0]
 800bf26:	441c      	add	r4, r3
 800bf28:	6025      	str	r5, [r4, #0]
 800bf2a:	e004      	b.n	800bf36 <_malloc_r+0x72>
 800bf2c:	6863      	ldr	r3, [r4, #4]
 800bf2e:	42a2      	cmp	r2, r4
 800bf30:	bf0c      	ite	eq
 800bf32:	600b      	streq	r3, [r1, #0]
 800bf34:	6053      	strne	r3, [r2, #4]
 800bf36:	4630      	mov	r0, r6
 800bf38:	f000 f85a 	bl	800bff0 <__malloc_unlock>
 800bf3c:	f104 000b 	add.w	r0, r4, #11
 800bf40:	1d23      	adds	r3, r4, #4
 800bf42:	f020 0007 	bic.w	r0, r0, #7
 800bf46:	1ac2      	subs	r2, r0, r3
 800bf48:	d0cc      	beq.n	800bee4 <_malloc_r+0x20>
 800bf4a:	1a1b      	subs	r3, r3, r0
 800bf4c:	50a3      	str	r3, [r4, r2]
 800bf4e:	e7c9      	b.n	800bee4 <_malloc_r+0x20>
 800bf50:	4622      	mov	r2, r4
 800bf52:	6864      	ldr	r4, [r4, #4]
 800bf54:	e7cc      	b.n	800bef0 <_malloc_r+0x2c>
 800bf56:	1cc4      	adds	r4, r0, #3
 800bf58:	f024 0403 	bic.w	r4, r4, #3
 800bf5c:	42a0      	cmp	r0, r4
 800bf5e:	d0e3      	beq.n	800bf28 <_malloc_r+0x64>
 800bf60:	1a21      	subs	r1, r4, r0
 800bf62:	4630      	mov	r0, r6
 800bf64:	f000 f82e 	bl	800bfc4 <_sbrk_r>
 800bf68:	3001      	adds	r0, #1
 800bf6a:	d1dd      	bne.n	800bf28 <_malloc_r+0x64>
 800bf6c:	e7cf      	b.n	800bf0e <_malloc_r+0x4a>
 800bf6e:	bf00      	nop
 800bf70:	200049f0 	.word	0x200049f0
 800bf74:	200049f4 	.word	0x200049f4

0800bf78 <_realloc_r>:
 800bf78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7a:	4607      	mov	r7, r0
 800bf7c:	4614      	mov	r4, r2
 800bf7e:	460e      	mov	r6, r1
 800bf80:	b921      	cbnz	r1, 800bf8c <_realloc_r+0x14>
 800bf82:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bf86:	4611      	mov	r1, r2
 800bf88:	f7ff bf9c 	b.w	800bec4 <_malloc_r>
 800bf8c:	b922      	cbnz	r2, 800bf98 <_realloc_r+0x20>
 800bf8e:	f7ff ff49 	bl	800be24 <_free_r>
 800bf92:	4625      	mov	r5, r4
 800bf94:	4628      	mov	r0, r5
 800bf96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf98:	f000 f830 	bl	800bffc <_malloc_usable_size_r>
 800bf9c:	42a0      	cmp	r0, r4
 800bf9e:	d20f      	bcs.n	800bfc0 <_realloc_r+0x48>
 800bfa0:	4621      	mov	r1, r4
 800bfa2:	4638      	mov	r0, r7
 800bfa4:	f7ff ff8e 	bl	800bec4 <_malloc_r>
 800bfa8:	4605      	mov	r5, r0
 800bfaa:	2800      	cmp	r0, #0
 800bfac:	d0f2      	beq.n	800bf94 <_realloc_r+0x1c>
 800bfae:	4631      	mov	r1, r6
 800bfb0:	4622      	mov	r2, r4
 800bfb2:	f7ff fbf7 	bl	800b7a4 <memcpy>
 800bfb6:	4631      	mov	r1, r6
 800bfb8:	4638      	mov	r0, r7
 800bfba:	f7ff ff33 	bl	800be24 <_free_r>
 800bfbe:	e7e9      	b.n	800bf94 <_realloc_r+0x1c>
 800bfc0:	4635      	mov	r5, r6
 800bfc2:	e7e7      	b.n	800bf94 <_realloc_r+0x1c>

0800bfc4 <_sbrk_r>:
 800bfc4:	b538      	push	{r3, r4, r5, lr}
 800bfc6:	4d06      	ldr	r5, [pc, #24]	; (800bfe0 <_sbrk_r+0x1c>)
 800bfc8:	2300      	movs	r3, #0
 800bfca:	4604      	mov	r4, r0
 800bfcc:	4608      	mov	r0, r1
 800bfce:	602b      	str	r3, [r5, #0]
 800bfd0:	f7f8 f8b0 	bl	8004134 <_sbrk>
 800bfd4:	1c43      	adds	r3, r0, #1
 800bfd6:	d102      	bne.n	800bfde <_sbrk_r+0x1a>
 800bfd8:	682b      	ldr	r3, [r5, #0]
 800bfda:	b103      	cbz	r3, 800bfde <_sbrk_r+0x1a>
 800bfdc:	6023      	str	r3, [r4, #0]
 800bfde:	bd38      	pop	{r3, r4, r5, pc}
 800bfe0:	20005150 	.word	0x20005150

0800bfe4 <__malloc_lock>:
 800bfe4:	4801      	ldr	r0, [pc, #4]	; (800bfec <__malloc_lock+0x8>)
 800bfe6:	f000 b811 	b.w	800c00c <__retarget_lock_acquire_recursive>
 800bfea:	bf00      	nop
 800bfec:	20005158 	.word	0x20005158

0800bff0 <__malloc_unlock>:
 800bff0:	4801      	ldr	r0, [pc, #4]	; (800bff8 <__malloc_unlock+0x8>)
 800bff2:	f000 b80c 	b.w	800c00e <__retarget_lock_release_recursive>
 800bff6:	bf00      	nop
 800bff8:	20005158 	.word	0x20005158

0800bffc <_malloc_usable_size_r>:
 800bffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c000:	1f18      	subs	r0, r3, #4
 800c002:	2b00      	cmp	r3, #0
 800c004:	bfbc      	itt	lt
 800c006:	580b      	ldrlt	r3, [r1, r0]
 800c008:	18c0      	addlt	r0, r0, r3
 800c00a:	4770      	bx	lr

0800c00c <__retarget_lock_acquire_recursive>:
 800c00c:	4770      	bx	lr

0800c00e <__retarget_lock_release_recursive>:
 800c00e:	4770      	bx	lr

0800c010 <fmax>:
 800c010:	b508      	push	{r3, lr}
 800c012:	ed2d 8b04 	vpush	{d8-d9}
 800c016:	eeb0 8a40 	vmov.f32	s16, s0
 800c01a:	eef0 8a60 	vmov.f32	s17, s1
 800c01e:	eeb0 9a41 	vmov.f32	s18, s2
 800c022:	eef0 9a61 	vmov.f32	s19, s3
 800c026:	f000 f81b 	bl	800c060 <__fpclassifyd>
 800c02a:	b168      	cbz	r0, 800c048 <fmax+0x38>
 800c02c:	eeb0 0a49 	vmov.f32	s0, s18
 800c030:	eef0 0a69 	vmov.f32	s1, s19
 800c034:	f000 f814 	bl	800c060 <__fpclassifyd>
 800c038:	b150      	cbz	r0, 800c050 <fmax+0x40>
 800c03a:	ec53 2b19 	vmov	r2, r3, d9
 800c03e:	ec51 0b18 	vmov	r0, r1, d8
 800c042:	f7f4 fd69 	bl	8000b18 <__aeabi_dcmpgt>
 800c046:	b918      	cbnz	r0, 800c050 <fmax+0x40>
 800c048:	eeb0 8a49 	vmov.f32	s16, s18
 800c04c:	eef0 8a69 	vmov.f32	s17, s19
 800c050:	eeb0 0a48 	vmov.f32	s0, s16
 800c054:	eef0 0a68 	vmov.f32	s1, s17
 800c058:	ecbd 8b04 	vpop	{d8-d9}
 800c05c:	bd08      	pop	{r3, pc}
	...

0800c060 <__fpclassifyd>:
 800c060:	ec51 0b10 	vmov	r0, r1, d0
 800c064:	b510      	push	{r4, lr}
 800c066:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800c06a:	460b      	mov	r3, r1
 800c06c:	d019      	beq.n	800c0a2 <__fpclassifyd+0x42>
 800c06e:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800c072:	490e      	ldr	r1, [pc, #56]	; (800c0ac <__fpclassifyd+0x4c>)
 800c074:	428a      	cmp	r2, r1
 800c076:	d90e      	bls.n	800c096 <__fpclassifyd+0x36>
 800c078:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800c07c:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800c080:	428a      	cmp	r2, r1
 800c082:	d908      	bls.n	800c096 <__fpclassifyd+0x36>
 800c084:	4a0a      	ldr	r2, [pc, #40]	; (800c0b0 <__fpclassifyd+0x50>)
 800c086:	4213      	tst	r3, r2
 800c088:	d007      	beq.n	800c09a <__fpclassifyd+0x3a>
 800c08a:	4294      	cmp	r4, r2
 800c08c:	d107      	bne.n	800c09e <__fpclassifyd+0x3e>
 800c08e:	fab0 f080 	clz	r0, r0
 800c092:	0940      	lsrs	r0, r0, #5
 800c094:	bd10      	pop	{r4, pc}
 800c096:	2004      	movs	r0, #4
 800c098:	e7fc      	b.n	800c094 <__fpclassifyd+0x34>
 800c09a:	2003      	movs	r0, #3
 800c09c:	e7fa      	b.n	800c094 <__fpclassifyd+0x34>
 800c09e:	2000      	movs	r0, #0
 800c0a0:	e7f8      	b.n	800c094 <__fpclassifyd+0x34>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d1ee      	bne.n	800c084 <__fpclassifyd+0x24>
 800c0a6:	2002      	movs	r0, #2
 800c0a8:	e7f4      	b.n	800c094 <__fpclassifyd+0x34>
 800c0aa:	bf00      	nop
 800c0ac:	7fdfffff 	.word	0x7fdfffff
 800c0b0:	7ff00000 	.word	0x7ff00000

0800c0b4 <pow>:
 800c0b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0b8:	ec59 8b10 	vmov	r8, r9, d0
 800c0bc:	ec57 6b11 	vmov	r6, r7, d1
 800c0c0:	f000 f972 	bl	800c3a8 <__ieee754_pow>
 800c0c4:	4b4e      	ldr	r3, [pc, #312]	; (800c200 <pow+0x14c>)
 800c0c6:	f993 3000 	ldrsb.w	r3, [r3]
 800c0ca:	3301      	adds	r3, #1
 800c0cc:	ec55 4b10 	vmov	r4, r5, d0
 800c0d0:	d015      	beq.n	800c0fe <pow+0x4a>
 800c0d2:	4632      	mov	r2, r6
 800c0d4:	463b      	mov	r3, r7
 800c0d6:	4630      	mov	r0, r6
 800c0d8:	4639      	mov	r1, r7
 800c0da:	f7f4 fd27 	bl	8000b2c <__aeabi_dcmpun>
 800c0de:	b970      	cbnz	r0, 800c0fe <pow+0x4a>
 800c0e0:	4642      	mov	r2, r8
 800c0e2:	464b      	mov	r3, r9
 800c0e4:	4640      	mov	r0, r8
 800c0e6:	4649      	mov	r1, r9
 800c0e8:	f7f4 fd20 	bl	8000b2c <__aeabi_dcmpun>
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	b148      	cbz	r0, 800c106 <pow+0x52>
 800c0f2:	4630      	mov	r0, r6
 800c0f4:	4639      	mov	r1, r7
 800c0f6:	f7f4 fce7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0fa:	2800      	cmp	r0, #0
 800c0fc:	d17d      	bne.n	800c1fa <pow+0x146>
 800c0fe:	ec45 4b10 	vmov	d0, r4, r5
 800c102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c106:	4640      	mov	r0, r8
 800c108:	4649      	mov	r1, r9
 800c10a:	f7f4 fcdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800c10e:	b1e0      	cbz	r0, 800c14a <pow+0x96>
 800c110:	2200      	movs	r2, #0
 800c112:	2300      	movs	r3, #0
 800c114:	4630      	mov	r0, r6
 800c116:	4639      	mov	r1, r7
 800c118:	f7f4 fcd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	d16c      	bne.n	800c1fa <pow+0x146>
 800c120:	ec47 6b10 	vmov	d0, r6, r7
 800c124:	f001 f9e2 	bl	800d4ec <finite>
 800c128:	2800      	cmp	r0, #0
 800c12a:	d0e8      	beq.n	800c0fe <pow+0x4a>
 800c12c:	2200      	movs	r2, #0
 800c12e:	2300      	movs	r3, #0
 800c130:	4630      	mov	r0, r6
 800c132:	4639      	mov	r1, r7
 800c134:	f7f4 fcd2 	bl	8000adc <__aeabi_dcmplt>
 800c138:	2800      	cmp	r0, #0
 800c13a:	d0e0      	beq.n	800c0fe <pow+0x4a>
 800c13c:	f7ff fb08 	bl	800b750 <__errno>
 800c140:	2321      	movs	r3, #33	; 0x21
 800c142:	6003      	str	r3, [r0, #0]
 800c144:	2400      	movs	r4, #0
 800c146:	4d2f      	ldr	r5, [pc, #188]	; (800c204 <pow+0x150>)
 800c148:	e7d9      	b.n	800c0fe <pow+0x4a>
 800c14a:	ec45 4b10 	vmov	d0, r4, r5
 800c14e:	f001 f9cd 	bl	800d4ec <finite>
 800c152:	bbb8      	cbnz	r0, 800c1c4 <pow+0x110>
 800c154:	ec49 8b10 	vmov	d0, r8, r9
 800c158:	f001 f9c8 	bl	800d4ec <finite>
 800c15c:	b390      	cbz	r0, 800c1c4 <pow+0x110>
 800c15e:	ec47 6b10 	vmov	d0, r6, r7
 800c162:	f001 f9c3 	bl	800d4ec <finite>
 800c166:	b368      	cbz	r0, 800c1c4 <pow+0x110>
 800c168:	4622      	mov	r2, r4
 800c16a:	462b      	mov	r3, r5
 800c16c:	4620      	mov	r0, r4
 800c16e:	4629      	mov	r1, r5
 800c170:	f7f4 fcdc 	bl	8000b2c <__aeabi_dcmpun>
 800c174:	b160      	cbz	r0, 800c190 <pow+0xdc>
 800c176:	f7ff faeb 	bl	800b750 <__errno>
 800c17a:	2321      	movs	r3, #33	; 0x21
 800c17c:	6003      	str	r3, [r0, #0]
 800c17e:	2200      	movs	r2, #0
 800c180:	2300      	movs	r3, #0
 800c182:	4610      	mov	r0, r2
 800c184:	4619      	mov	r1, r3
 800c186:	f7f4 fb61 	bl	800084c <__aeabi_ddiv>
 800c18a:	4604      	mov	r4, r0
 800c18c:	460d      	mov	r5, r1
 800c18e:	e7b6      	b.n	800c0fe <pow+0x4a>
 800c190:	f7ff fade 	bl	800b750 <__errno>
 800c194:	2322      	movs	r3, #34	; 0x22
 800c196:	6003      	str	r3, [r0, #0]
 800c198:	2200      	movs	r2, #0
 800c19a:	2300      	movs	r3, #0
 800c19c:	4640      	mov	r0, r8
 800c19e:	4649      	mov	r1, r9
 800c1a0:	f7f4 fc9c 	bl	8000adc <__aeabi_dcmplt>
 800c1a4:	2400      	movs	r4, #0
 800c1a6:	b158      	cbz	r0, 800c1c0 <pow+0x10c>
 800c1a8:	ec47 6b10 	vmov	d0, r6, r7
 800c1ac:	f001 f9b4 	bl	800d518 <rint>
 800c1b0:	4632      	mov	r2, r6
 800c1b2:	ec51 0b10 	vmov	r0, r1, d0
 800c1b6:	463b      	mov	r3, r7
 800c1b8:	f7f4 fc86 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1bc:	2800      	cmp	r0, #0
 800c1be:	d0c2      	beq.n	800c146 <pow+0x92>
 800c1c0:	4d11      	ldr	r5, [pc, #68]	; (800c208 <pow+0x154>)
 800c1c2:	e79c      	b.n	800c0fe <pow+0x4a>
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	4620      	mov	r0, r4
 800c1ca:	4629      	mov	r1, r5
 800c1cc:	f7f4 fc7c 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	d094      	beq.n	800c0fe <pow+0x4a>
 800c1d4:	ec49 8b10 	vmov	d0, r8, r9
 800c1d8:	f001 f988 	bl	800d4ec <finite>
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	d08e      	beq.n	800c0fe <pow+0x4a>
 800c1e0:	ec47 6b10 	vmov	d0, r6, r7
 800c1e4:	f001 f982 	bl	800d4ec <finite>
 800c1e8:	2800      	cmp	r0, #0
 800c1ea:	d088      	beq.n	800c0fe <pow+0x4a>
 800c1ec:	f7ff fab0 	bl	800b750 <__errno>
 800c1f0:	2322      	movs	r3, #34	; 0x22
 800c1f2:	6003      	str	r3, [r0, #0]
 800c1f4:	2400      	movs	r4, #0
 800c1f6:	2500      	movs	r5, #0
 800c1f8:	e781      	b.n	800c0fe <pow+0x4a>
 800c1fa:	4d04      	ldr	r5, [pc, #16]	; (800c20c <pow+0x158>)
 800c1fc:	2400      	movs	r4, #0
 800c1fe:	e77e      	b.n	800c0fe <pow+0x4a>
 800c200:	20000074 	.word	0x20000074
 800c204:	fff00000 	.word	0xfff00000
 800c208:	7ff00000 	.word	0x7ff00000
 800c20c:	3ff00000 	.word	0x3ff00000

0800c210 <sqrt>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	ed2d 8b02 	vpush	{d8}
 800c216:	ec55 4b10 	vmov	r4, r5, d0
 800c21a:	f000 fde7 	bl	800cdec <__ieee754_sqrt>
 800c21e:	4b15      	ldr	r3, [pc, #84]	; (800c274 <sqrt+0x64>)
 800c220:	eeb0 8a40 	vmov.f32	s16, s0
 800c224:	eef0 8a60 	vmov.f32	s17, s1
 800c228:	f993 3000 	ldrsb.w	r3, [r3]
 800c22c:	3301      	adds	r3, #1
 800c22e:	d019      	beq.n	800c264 <sqrt+0x54>
 800c230:	4622      	mov	r2, r4
 800c232:	462b      	mov	r3, r5
 800c234:	4620      	mov	r0, r4
 800c236:	4629      	mov	r1, r5
 800c238:	f7f4 fc78 	bl	8000b2c <__aeabi_dcmpun>
 800c23c:	b990      	cbnz	r0, 800c264 <sqrt+0x54>
 800c23e:	2200      	movs	r2, #0
 800c240:	2300      	movs	r3, #0
 800c242:	4620      	mov	r0, r4
 800c244:	4629      	mov	r1, r5
 800c246:	f7f4 fc49 	bl	8000adc <__aeabi_dcmplt>
 800c24a:	b158      	cbz	r0, 800c264 <sqrt+0x54>
 800c24c:	f7ff fa80 	bl	800b750 <__errno>
 800c250:	2321      	movs	r3, #33	; 0x21
 800c252:	6003      	str	r3, [r0, #0]
 800c254:	2200      	movs	r2, #0
 800c256:	2300      	movs	r3, #0
 800c258:	4610      	mov	r0, r2
 800c25a:	4619      	mov	r1, r3
 800c25c:	f7f4 faf6 	bl	800084c <__aeabi_ddiv>
 800c260:	ec41 0b18 	vmov	d8, r0, r1
 800c264:	eeb0 0a48 	vmov.f32	s0, s16
 800c268:	eef0 0a68 	vmov.f32	s1, s17
 800c26c:	ecbd 8b02 	vpop	{d8}
 800c270:	bd38      	pop	{r3, r4, r5, pc}
 800c272:	bf00      	nop
 800c274:	20000074 	.word	0x20000074

0800c278 <powf>:
 800c278:	b508      	push	{r3, lr}
 800c27a:	ed2d 8b04 	vpush	{d8-d9}
 800c27e:	eeb0 9a40 	vmov.f32	s18, s0
 800c282:	eef0 8a60 	vmov.f32	s17, s1
 800c286:	f000 fe65 	bl	800cf54 <__ieee754_powf>
 800c28a:	4b43      	ldr	r3, [pc, #268]	; (800c398 <powf+0x120>)
 800c28c:	f993 3000 	ldrsb.w	r3, [r3]
 800c290:	3301      	adds	r3, #1
 800c292:	eeb0 8a40 	vmov.f32	s16, s0
 800c296:	d012      	beq.n	800c2be <powf+0x46>
 800c298:	eef4 8a68 	vcmp.f32	s17, s17
 800c29c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2a0:	d60d      	bvs.n	800c2be <powf+0x46>
 800c2a2:	eeb4 9a49 	vcmp.f32	s18, s18
 800c2a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2aa:	d70d      	bvc.n	800c2c8 <powf+0x50>
 800c2ac:	eef5 8a40 	vcmp.f32	s17, #0.0
 800c2b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2b4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c2b8:	bf08      	it	eq
 800c2ba:	eeb0 8a67 	vmoveq.f32	s16, s15
 800c2be:	eeb0 0a48 	vmov.f32	s0, s16
 800c2c2:	ecbd 8b04 	vpop	{d8-d9}
 800c2c6:	bd08      	pop	{r3, pc}
 800c2c8:	eddf 9a34 	vldr	s19, [pc, #208]	; 800c39c <powf+0x124>
 800c2cc:	eeb4 9a69 	vcmp.f32	s18, s19
 800c2d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2d4:	d116      	bne.n	800c304 <powf+0x8c>
 800c2d6:	eef4 8a69 	vcmp.f32	s17, s19
 800c2da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2de:	d057      	beq.n	800c390 <powf+0x118>
 800c2e0:	eeb0 0a68 	vmov.f32	s0, s17
 800c2e4:	f001 fa31 	bl	800d74a <finitef>
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	d0e8      	beq.n	800c2be <powf+0x46>
 800c2ec:	eef4 8ae9 	vcmpe.f32	s17, s19
 800c2f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2f4:	d5e3      	bpl.n	800c2be <powf+0x46>
 800c2f6:	f7ff fa2b 	bl	800b750 <__errno>
 800c2fa:	2321      	movs	r3, #33	; 0x21
 800c2fc:	6003      	str	r3, [r0, #0]
 800c2fe:	ed9f 8a28 	vldr	s16, [pc, #160]	; 800c3a0 <powf+0x128>
 800c302:	e7dc      	b.n	800c2be <powf+0x46>
 800c304:	f001 fa21 	bl	800d74a <finitef>
 800c308:	bb50      	cbnz	r0, 800c360 <powf+0xe8>
 800c30a:	eeb0 0a49 	vmov.f32	s0, s18
 800c30e:	f001 fa1c 	bl	800d74a <finitef>
 800c312:	b328      	cbz	r0, 800c360 <powf+0xe8>
 800c314:	eeb0 0a68 	vmov.f32	s0, s17
 800c318:	f001 fa17 	bl	800d74a <finitef>
 800c31c:	b300      	cbz	r0, 800c360 <powf+0xe8>
 800c31e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c326:	d706      	bvc.n	800c336 <powf+0xbe>
 800c328:	f7ff fa12 	bl	800b750 <__errno>
 800c32c:	2321      	movs	r3, #33	; 0x21
 800c32e:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 800c332:	6003      	str	r3, [r0, #0]
 800c334:	e7c3      	b.n	800c2be <powf+0x46>
 800c336:	f7ff fa0b 	bl	800b750 <__errno>
 800c33a:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800c33e:	2322      	movs	r3, #34	; 0x22
 800c340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c344:	6003      	str	r3, [r0, #0]
 800c346:	d508      	bpl.n	800c35a <powf+0xe2>
 800c348:	eeb0 0a68 	vmov.f32	s0, s17
 800c34c:	f001 fa10 	bl	800d770 <rintf>
 800c350:	eeb4 0a68 	vcmp.f32	s0, s17
 800c354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c358:	d1d1      	bne.n	800c2fe <powf+0x86>
 800c35a:	ed9f 8a12 	vldr	s16, [pc, #72]	; 800c3a4 <powf+0x12c>
 800c35e:	e7ae      	b.n	800c2be <powf+0x46>
 800c360:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c368:	d1a9      	bne.n	800c2be <powf+0x46>
 800c36a:	eeb0 0a49 	vmov.f32	s0, s18
 800c36e:	f001 f9ec 	bl	800d74a <finitef>
 800c372:	2800      	cmp	r0, #0
 800c374:	d0a3      	beq.n	800c2be <powf+0x46>
 800c376:	eeb0 0a68 	vmov.f32	s0, s17
 800c37a:	f001 f9e6 	bl	800d74a <finitef>
 800c37e:	2800      	cmp	r0, #0
 800c380:	d09d      	beq.n	800c2be <powf+0x46>
 800c382:	f7ff f9e5 	bl	800b750 <__errno>
 800c386:	2322      	movs	r3, #34	; 0x22
 800c388:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800c39c <powf+0x124>
 800c38c:	6003      	str	r3, [r0, #0]
 800c38e:	e796      	b.n	800c2be <powf+0x46>
 800c390:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800c394:	e793      	b.n	800c2be <powf+0x46>
 800c396:	bf00      	nop
 800c398:	20000074 	.word	0x20000074
 800c39c:	00000000 	.word	0x00000000
 800c3a0:	ff800000 	.word	0xff800000
 800c3a4:	7f800000 	.word	0x7f800000

0800c3a8 <__ieee754_pow>:
 800c3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ac:	ed2d 8b06 	vpush	{d8-d10}
 800c3b0:	b08d      	sub	sp, #52	; 0x34
 800c3b2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c3b6:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800c3ba:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800c3be:	ea56 0100 	orrs.w	r1, r6, r0
 800c3c2:	ec53 2b10 	vmov	r2, r3, d0
 800c3c6:	f000 84d1 	beq.w	800cd6c <__ieee754_pow+0x9c4>
 800c3ca:	497f      	ldr	r1, [pc, #508]	; (800c5c8 <__ieee754_pow+0x220>)
 800c3cc:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800c3d0:	428c      	cmp	r4, r1
 800c3d2:	ee10 8a10 	vmov	r8, s0
 800c3d6:	4699      	mov	r9, r3
 800c3d8:	dc09      	bgt.n	800c3ee <__ieee754_pow+0x46>
 800c3da:	d103      	bne.n	800c3e4 <__ieee754_pow+0x3c>
 800c3dc:	b97a      	cbnz	r2, 800c3fe <__ieee754_pow+0x56>
 800c3de:	42a6      	cmp	r6, r4
 800c3e0:	dd02      	ble.n	800c3e8 <__ieee754_pow+0x40>
 800c3e2:	e00c      	b.n	800c3fe <__ieee754_pow+0x56>
 800c3e4:	428e      	cmp	r6, r1
 800c3e6:	dc02      	bgt.n	800c3ee <__ieee754_pow+0x46>
 800c3e8:	428e      	cmp	r6, r1
 800c3ea:	d110      	bne.n	800c40e <__ieee754_pow+0x66>
 800c3ec:	b178      	cbz	r0, 800c40e <__ieee754_pow+0x66>
 800c3ee:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c3f2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c3f6:	ea54 0308 	orrs.w	r3, r4, r8
 800c3fa:	f000 84b7 	beq.w	800cd6c <__ieee754_pow+0x9c4>
 800c3fe:	4873      	ldr	r0, [pc, #460]	; (800c5cc <__ieee754_pow+0x224>)
 800c400:	b00d      	add	sp, #52	; 0x34
 800c402:	ecbd 8b06 	vpop	{d8-d10}
 800c406:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c40a:	f001 b87d 	b.w	800d508 <nan>
 800c40e:	f1b9 0f00 	cmp.w	r9, #0
 800c412:	da36      	bge.n	800c482 <__ieee754_pow+0xda>
 800c414:	496e      	ldr	r1, [pc, #440]	; (800c5d0 <__ieee754_pow+0x228>)
 800c416:	428e      	cmp	r6, r1
 800c418:	dc51      	bgt.n	800c4be <__ieee754_pow+0x116>
 800c41a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800c41e:	428e      	cmp	r6, r1
 800c420:	f340 84af 	ble.w	800cd82 <__ieee754_pow+0x9da>
 800c424:	1531      	asrs	r1, r6, #20
 800c426:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c42a:	2914      	cmp	r1, #20
 800c42c:	dd0f      	ble.n	800c44e <__ieee754_pow+0xa6>
 800c42e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800c432:	fa20 fc01 	lsr.w	ip, r0, r1
 800c436:	fa0c f101 	lsl.w	r1, ip, r1
 800c43a:	4281      	cmp	r1, r0
 800c43c:	f040 84a1 	bne.w	800cd82 <__ieee754_pow+0x9da>
 800c440:	f00c 0c01 	and.w	ip, ip, #1
 800c444:	f1cc 0102 	rsb	r1, ip, #2
 800c448:	9100      	str	r1, [sp, #0]
 800c44a:	b180      	cbz	r0, 800c46e <__ieee754_pow+0xc6>
 800c44c:	e059      	b.n	800c502 <__ieee754_pow+0x15a>
 800c44e:	2800      	cmp	r0, #0
 800c450:	d155      	bne.n	800c4fe <__ieee754_pow+0x156>
 800c452:	f1c1 0114 	rsb	r1, r1, #20
 800c456:	fa46 fc01 	asr.w	ip, r6, r1
 800c45a:	fa0c f101 	lsl.w	r1, ip, r1
 800c45e:	42b1      	cmp	r1, r6
 800c460:	f040 848c 	bne.w	800cd7c <__ieee754_pow+0x9d4>
 800c464:	f00c 0c01 	and.w	ip, ip, #1
 800c468:	f1cc 0102 	rsb	r1, ip, #2
 800c46c:	9100      	str	r1, [sp, #0]
 800c46e:	4959      	ldr	r1, [pc, #356]	; (800c5d4 <__ieee754_pow+0x22c>)
 800c470:	428e      	cmp	r6, r1
 800c472:	d12d      	bne.n	800c4d0 <__ieee754_pow+0x128>
 800c474:	2f00      	cmp	r7, #0
 800c476:	da79      	bge.n	800c56c <__ieee754_pow+0x1c4>
 800c478:	4956      	ldr	r1, [pc, #344]	; (800c5d4 <__ieee754_pow+0x22c>)
 800c47a:	2000      	movs	r0, #0
 800c47c:	f7f4 f9e6 	bl	800084c <__aeabi_ddiv>
 800c480:	e016      	b.n	800c4b0 <__ieee754_pow+0x108>
 800c482:	2100      	movs	r1, #0
 800c484:	9100      	str	r1, [sp, #0]
 800c486:	2800      	cmp	r0, #0
 800c488:	d13b      	bne.n	800c502 <__ieee754_pow+0x15a>
 800c48a:	494f      	ldr	r1, [pc, #316]	; (800c5c8 <__ieee754_pow+0x220>)
 800c48c:	428e      	cmp	r6, r1
 800c48e:	d1ee      	bne.n	800c46e <__ieee754_pow+0xc6>
 800c490:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c494:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c498:	ea53 0308 	orrs.w	r3, r3, r8
 800c49c:	f000 8466 	beq.w	800cd6c <__ieee754_pow+0x9c4>
 800c4a0:	4b4d      	ldr	r3, [pc, #308]	; (800c5d8 <__ieee754_pow+0x230>)
 800c4a2:	429c      	cmp	r4, r3
 800c4a4:	dd0d      	ble.n	800c4c2 <__ieee754_pow+0x11a>
 800c4a6:	2f00      	cmp	r7, #0
 800c4a8:	f280 8464 	bge.w	800cd74 <__ieee754_pow+0x9cc>
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	2100      	movs	r1, #0
 800c4b0:	ec41 0b10 	vmov	d0, r0, r1
 800c4b4:	b00d      	add	sp, #52	; 0x34
 800c4b6:	ecbd 8b06 	vpop	{d8-d10}
 800c4ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4be:	2102      	movs	r1, #2
 800c4c0:	e7e0      	b.n	800c484 <__ieee754_pow+0xdc>
 800c4c2:	2f00      	cmp	r7, #0
 800c4c4:	daf2      	bge.n	800c4ac <__ieee754_pow+0x104>
 800c4c6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800c4ca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c4ce:	e7ef      	b.n	800c4b0 <__ieee754_pow+0x108>
 800c4d0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800c4d4:	d104      	bne.n	800c4e0 <__ieee754_pow+0x138>
 800c4d6:	4610      	mov	r0, r2
 800c4d8:	4619      	mov	r1, r3
 800c4da:	f7f4 f88d 	bl	80005f8 <__aeabi_dmul>
 800c4de:	e7e7      	b.n	800c4b0 <__ieee754_pow+0x108>
 800c4e0:	493e      	ldr	r1, [pc, #248]	; (800c5dc <__ieee754_pow+0x234>)
 800c4e2:	428f      	cmp	r7, r1
 800c4e4:	d10d      	bne.n	800c502 <__ieee754_pow+0x15a>
 800c4e6:	f1b9 0f00 	cmp.w	r9, #0
 800c4ea:	db0a      	blt.n	800c502 <__ieee754_pow+0x15a>
 800c4ec:	ec43 2b10 	vmov	d0, r2, r3
 800c4f0:	b00d      	add	sp, #52	; 0x34
 800c4f2:	ecbd 8b06 	vpop	{d8-d10}
 800c4f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4fa:	f000 bc77 	b.w	800cdec <__ieee754_sqrt>
 800c4fe:	2100      	movs	r1, #0
 800c500:	9100      	str	r1, [sp, #0]
 800c502:	ec43 2b10 	vmov	d0, r2, r3
 800c506:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c50a:	f000 ffe6 	bl	800d4da <fabs>
 800c50e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c512:	ec51 0b10 	vmov	r0, r1, d0
 800c516:	f1b8 0f00 	cmp.w	r8, #0
 800c51a:	d12a      	bne.n	800c572 <__ieee754_pow+0x1ca>
 800c51c:	b12c      	cbz	r4, 800c52a <__ieee754_pow+0x182>
 800c51e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800c5d4 <__ieee754_pow+0x22c>
 800c522:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800c526:	45e6      	cmp	lr, ip
 800c528:	d123      	bne.n	800c572 <__ieee754_pow+0x1ca>
 800c52a:	2f00      	cmp	r7, #0
 800c52c:	da05      	bge.n	800c53a <__ieee754_pow+0x192>
 800c52e:	4602      	mov	r2, r0
 800c530:	460b      	mov	r3, r1
 800c532:	2000      	movs	r0, #0
 800c534:	4927      	ldr	r1, [pc, #156]	; (800c5d4 <__ieee754_pow+0x22c>)
 800c536:	f7f4 f989 	bl	800084c <__aeabi_ddiv>
 800c53a:	f1b9 0f00 	cmp.w	r9, #0
 800c53e:	dab7      	bge.n	800c4b0 <__ieee754_pow+0x108>
 800c540:	9b00      	ldr	r3, [sp, #0]
 800c542:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c546:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c54a:	4323      	orrs	r3, r4
 800c54c:	d108      	bne.n	800c560 <__ieee754_pow+0x1b8>
 800c54e:	4602      	mov	r2, r0
 800c550:	460b      	mov	r3, r1
 800c552:	4610      	mov	r0, r2
 800c554:	4619      	mov	r1, r3
 800c556:	f7f3 fe97 	bl	8000288 <__aeabi_dsub>
 800c55a:	4602      	mov	r2, r0
 800c55c:	460b      	mov	r3, r1
 800c55e:	e78d      	b.n	800c47c <__ieee754_pow+0xd4>
 800c560:	9b00      	ldr	r3, [sp, #0]
 800c562:	2b01      	cmp	r3, #1
 800c564:	d1a4      	bne.n	800c4b0 <__ieee754_pow+0x108>
 800c566:	4602      	mov	r2, r0
 800c568:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c56c:	4610      	mov	r0, r2
 800c56e:	4619      	mov	r1, r3
 800c570:	e79e      	b.n	800c4b0 <__ieee754_pow+0x108>
 800c572:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800c576:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 800c57a:	950a      	str	r5, [sp, #40]	; 0x28
 800c57c:	9d00      	ldr	r5, [sp, #0]
 800c57e:	46ac      	mov	ip, r5
 800c580:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800c582:	ea5c 0505 	orrs.w	r5, ip, r5
 800c586:	d0e4      	beq.n	800c552 <__ieee754_pow+0x1aa>
 800c588:	4b15      	ldr	r3, [pc, #84]	; (800c5e0 <__ieee754_pow+0x238>)
 800c58a:	429e      	cmp	r6, r3
 800c58c:	f340 80fc 	ble.w	800c788 <__ieee754_pow+0x3e0>
 800c590:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c594:	429e      	cmp	r6, r3
 800c596:	4b10      	ldr	r3, [pc, #64]	; (800c5d8 <__ieee754_pow+0x230>)
 800c598:	dd07      	ble.n	800c5aa <__ieee754_pow+0x202>
 800c59a:	429c      	cmp	r4, r3
 800c59c:	dc0a      	bgt.n	800c5b4 <__ieee754_pow+0x20c>
 800c59e:	2f00      	cmp	r7, #0
 800c5a0:	da84      	bge.n	800c4ac <__ieee754_pow+0x104>
 800c5a2:	a307      	add	r3, pc, #28	; (adr r3, 800c5c0 <__ieee754_pow+0x218>)
 800c5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a8:	e795      	b.n	800c4d6 <__ieee754_pow+0x12e>
 800c5aa:	429c      	cmp	r4, r3
 800c5ac:	dbf7      	blt.n	800c59e <__ieee754_pow+0x1f6>
 800c5ae:	4b09      	ldr	r3, [pc, #36]	; (800c5d4 <__ieee754_pow+0x22c>)
 800c5b0:	429c      	cmp	r4, r3
 800c5b2:	dd17      	ble.n	800c5e4 <__ieee754_pow+0x23c>
 800c5b4:	2f00      	cmp	r7, #0
 800c5b6:	dcf4      	bgt.n	800c5a2 <__ieee754_pow+0x1fa>
 800c5b8:	e778      	b.n	800c4ac <__ieee754_pow+0x104>
 800c5ba:	bf00      	nop
 800c5bc:	f3af 8000 	nop.w
 800c5c0:	8800759c 	.word	0x8800759c
 800c5c4:	7e37e43c 	.word	0x7e37e43c
 800c5c8:	7ff00000 	.word	0x7ff00000
 800c5cc:	0800e495 	.word	0x0800e495
 800c5d0:	433fffff 	.word	0x433fffff
 800c5d4:	3ff00000 	.word	0x3ff00000
 800c5d8:	3fefffff 	.word	0x3fefffff
 800c5dc:	3fe00000 	.word	0x3fe00000
 800c5e0:	41e00000 	.word	0x41e00000
 800c5e4:	4b64      	ldr	r3, [pc, #400]	; (800c778 <__ieee754_pow+0x3d0>)
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	f7f3 fe4e 	bl	8000288 <__aeabi_dsub>
 800c5ec:	a356      	add	r3, pc, #344	; (adr r3, 800c748 <__ieee754_pow+0x3a0>)
 800c5ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f2:	4604      	mov	r4, r0
 800c5f4:	460d      	mov	r5, r1
 800c5f6:	f7f3 ffff 	bl	80005f8 <__aeabi_dmul>
 800c5fa:	a355      	add	r3, pc, #340	; (adr r3, 800c750 <__ieee754_pow+0x3a8>)
 800c5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c600:	4606      	mov	r6, r0
 800c602:	460f      	mov	r7, r1
 800c604:	4620      	mov	r0, r4
 800c606:	4629      	mov	r1, r5
 800c608:	f7f3 fff6 	bl	80005f8 <__aeabi_dmul>
 800c60c:	4b5b      	ldr	r3, [pc, #364]	; (800c77c <__ieee754_pow+0x3d4>)
 800c60e:	4682      	mov	sl, r0
 800c610:	468b      	mov	fp, r1
 800c612:	2200      	movs	r2, #0
 800c614:	4620      	mov	r0, r4
 800c616:	4629      	mov	r1, r5
 800c618:	f7f3 ffee 	bl	80005f8 <__aeabi_dmul>
 800c61c:	4602      	mov	r2, r0
 800c61e:	460b      	mov	r3, r1
 800c620:	a14d      	add	r1, pc, #308	; (adr r1, 800c758 <__ieee754_pow+0x3b0>)
 800c622:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c626:	f7f3 fe2f 	bl	8000288 <__aeabi_dsub>
 800c62a:	4622      	mov	r2, r4
 800c62c:	462b      	mov	r3, r5
 800c62e:	f7f3 ffe3 	bl	80005f8 <__aeabi_dmul>
 800c632:	4602      	mov	r2, r0
 800c634:	460b      	mov	r3, r1
 800c636:	2000      	movs	r0, #0
 800c638:	4951      	ldr	r1, [pc, #324]	; (800c780 <__ieee754_pow+0x3d8>)
 800c63a:	f7f3 fe25 	bl	8000288 <__aeabi_dsub>
 800c63e:	4622      	mov	r2, r4
 800c640:	4680      	mov	r8, r0
 800c642:	4689      	mov	r9, r1
 800c644:	462b      	mov	r3, r5
 800c646:	4620      	mov	r0, r4
 800c648:	4629      	mov	r1, r5
 800c64a:	f7f3 ffd5 	bl	80005f8 <__aeabi_dmul>
 800c64e:	4602      	mov	r2, r0
 800c650:	460b      	mov	r3, r1
 800c652:	4640      	mov	r0, r8
 800c654:	4649      	mov	r1, r9
 800c656:	f7f3 ffcf 	bl	80005f8 <__aeabi_dmul>
 800c65a:	a341      	add	r3, pc, #260	; (adr r3, 800c760 <__ieee754_pow+0x3b8>)
 800c65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c660:	f7f3 ffca 	bl	80005f8 <__aeabi_dmul>
 800c664:	4602      	mov	r2, r0
 800c666:	460b      	mov	r3, r1
 800c668:	4650      	mov	r0, sl
 800c66a:	4659      	mov	r1, fp
 800c66c:	f7f3 fe0c 	bl	8000288 <__aeabi_dsub>
 800c670:	4602      	mov	r2, r0
 800c672:	460b      	mov	r3, r1
 800c674:	4680      	mov	r8, r0
 800c676:	4689      	mov	r9, r1
 800c678:	4630      	mov	r0, r6
 800c67a:	4639      	mov	r1, r7
 800c67c:	f7f3 fe06 	bl	800028c <__adddf3>
 800c680:	2400      	movs	r4, #0
 800c682:	4632      	mov	r2, r6
 800c684:	463b      	mov	r3, r7
 800c686:	4620      	mov	r0, r4
 800c688:	460d      	mov	r5, r1
 800c68a:	f7f3 fdfd 	bl	8000288 <__aeabi_dsub>
 800c68e:	4602      	mov	r2, r0
 800c690:	460b      	mov	r3, r1
 800c692:	4640      	mov	r0, r8
 800c694:	4649      	mov	r1, r9
 800c696:	f7f3 fdf7 	bl	8000288 <__aeabi_dsub>
 800c69a:	9b00      	ldr	r3, [sp, #0]
 800c69c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c69e:	3b01      	subs	r3, #1
 800c6a0:	4313      	orrs	r3, r2
 800c6a2:	4682      	mov	sl, r0
 800c6a4:	468b      	mov	fp, r1
 800c6a6:	f040 81f1 	bne.w	800ca8c <__ieee754_pow+0x6e4>
 800c6aa:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800c768 <__ieee754_pow+0x3c0>
 800c6ae:	eeb0 8a47 	vmov.f32	s16, s14
 800c6b2:	eef0 8a67 	vmov.f32	s17, s15
 800c6b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c6ba:	2600      	movs	r6, #0
 800c6bc:	4632      	mov	r2, r6
 800c6be:	463b      	mov	r3, r7
 800c6c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6c4:	f7f3 fde0 	bl	8000288 <__aeabi_dsub>
 800c6c8:	4622      	mov	r2, r4
 800c6ca:	462b      	mov	r3, r5
 800c6cc:	f7f3 ff94 	bl	80005f8 <__aeabi_dmul>
 800c6d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6d4:	4680      	mov	r8, r0
 800c6d6:	4689      	mov	r9, r1
 800c6d8:	4650      	mov	r0, sl
 800c6da:	4659      	mov	r1, fp
 800c6dc:	f7f3 ff8c 	bl	80005f8 <__aeabi_dmul>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	4640      	mov	r0, r8
 800c6e6:	4649      	mov	r1, r9
 800c6e8:	f7f3 fdd0 	bl	800028c <__adddf3>
 800c6ec:	4632      	mov	r2, r6
 800c6ee:	463b      	mov	r3, r7
 800c6f0:	4680      	mov	r8, r0
 800c6f2:	4689      	mov	r9, r1
 800c6f4:	4620      	mov	r0, r4
 800c6f6:	4629      	mov	r1, r5
 800c6f8:	f7f3 ff7e 	bl	80005f8 <__aeabi_dmul>
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	4604      	mov	r4, r0
 800c700:	460d      	mov	r5, r1
 800c702:	4602      	mov	r2, r0
 800c704:	4649      	mov	r1, r9
 800c706:	4640      	mov	r0, r8
 800c708:	f7f3 fdc0 	bl	800028c <__adddf3>
 800c70c:	4b1d      	ldr	r3, [pc, #116]	; (800c784 <__ieee754_pow+0x3dc>)
 800c70e:	4299      	cmp	r1, r3
 800c710:	ec45 4b19 	vmov	d9, r4, r5
 800c714:	4606      	mov	r6, r0
 800c716:	460f      	mov	r7, r1
 800c718:	468b      	mov	fp, r1
 800c71a:	f340 82fe 	ble.w	800cd1a <__ieee754_pow+0x972>
 800c71e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c722:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c726:	4303      	orrs	r3, r0
 800c728:	f000 81f0 	beq.w	800cb0c <__ieee754_pow+0x764>
 800c72c:	a310      	add	r3, pc, #64	; (adr r3, 800c770 <__ieee754_pow+0x3c8>)
 800c72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c732:	ec51 0b18 	vmov	r0, r1, d8
 800c736:	f7f3 ff5f 	bl	80005f8 <__aeabi_dmul>
 800c73a:	a30d      	add	r3, pc, #52	; (adr r3, 800c770 <__ieee754_pow+0x3c8>)
 800c73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c740:	e6cb      	b.n	800c4da <__ieee754_pow+0x132>
 800c742:	bf00      	nop
 800c744:	f3af 8000 	nop.w
 800c748:	60000000 	.word	0x60000000
 800c74c:	3ff71547 	.word	0x3ff71547
 800c750:	f85ddf44 	.word	0xf85ddf44
 800c754:	3e54ae0b 	.word	0x3e54ae0b
 800c758:	55555555 	.word	0x55555555
 800c75c:	3fd55555 	.word	0x3fd55555
 800c760:	652b82fe 	.word	0x652b82fe
 800c764:	3ff71547 	.word	0x3ff71547
 800c768:	00000000 	.word	0x00000000
 800c76c:	bff00000 	.word	0xbff00000
 800c770:	8800759c 	.word	0x8800759c
 800c774:	7e37e43c 	.word	0x7e37e43c
 800c778:	3ff00000 	.word	0x3ff00000
 800c77c:	3fd00000 	.word	0x3fd00000
 800c780:	3fe00000 	.word	0x3fe00000
 800c784:	408fffff 	.word	0x408fffff
 800c788:	4bd7      	ldr	r3, [pc, #860]	; (800cae8 <__ieee754_pow+0x740>)
 800c78a:	ea03 0309 	and.w	r3, r3, r9
 800c78e:	2200      	movs	r2, #0
 800c790:	b92b      	cbnz	r3, 800c79e <__ieee754_pow+0x3f6>
 800c792:	4bd6      	ldr	r3, [pc, #856]	; (800caec <__ieee754_pow+0x744>)
 800c794:	f7f3 ff30 	bl	80005f8 <__aeabi_dmul>
 800c798:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c79c:	460c      	mov	r4, r1
 800c79e:	1523      	asrs	r3, r4, #20
 800c7a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c7a4:	4413      	add	r3, r2
 800c7a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c7a8:	4bd1      	ldr	r3, [pc, #836]	; (800caf0 <__ieee754_pow+0x748>)
 800c7aa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c7ae:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c7b2:	429c      	cmp	r4, r3
 800c7b4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c7b8:	dd08      	ble.n	800c7cc <__ieee754_pow+0x424>
 800c7ba:	4bce      	ldr	r3, [pc, #824]	; (800caf4 <__ieee754_pow+0x74c>)
 800c7bc:	429c      	cmp	r4, r3
 800c7be:	f340 8163 	ble.w	800ca88 <__ieee754_pow+0x6e0>
 800c7c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c7c8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c7cc:	2400      	movs	r4, #0
 800c7ce:	00e3      	lsls	r3, r4, #3
 800c7d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7d2:	4bc9      	ldr	r3, [pc, #804]	; (800caf8 <__ieee754_pow+0x750>)
 800c7d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c7d8:	ed93 7b00 	vldr	d7, [r3]
 800c7dc:	4629      	mov	r1, r5
 800c7de:	ec53 2b17 	vmov	r2, r3, d7
 800c7e2:	eeb0 8a47 	vmov.f32	s16, s14
 800c7e6:	eef0 8a67 	vmov.f32	s17, s15
 800c7ea:	4682      	mov	sl, r0
 800c7ec:	f7f3 fd4c 	bl	8000288 <__aeabi_dsub>
 800c7f0:	4652      	mov	r2, sl
 800c7f2:	4606      	mov	r6, r0
 800c7f4:	460f      	mov	r7, r1
 800c7f6:	462b      	mov	r3, r5
 800c7f8:	ec51 0b18 	vmov	r0, r1, d8
 800c7fc:	f7f3 fd46 	bl	800028c <__adddf3>
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	2000      	movs	r0, #0
 800c806:	49bd      	ldr	r1, [pc, #756]	; (800cafc <__ieee754_pow+0x754>)
 800c808:	f7f4 f820 	bl	800084c <__aeabi_ddiv>
 800c80c:	ec41 0b19 	vmov	d9, r0, r1
 800c810:	4602      	mov	r2, r0
 800c812:	460b      	mov	r3, r1
 800c814:	4630      	mov	r0, r6
 800c816:	4639      	mov	r1, r7
 800c818:	f7f3 feee 	bl	80005f8 <__aeabi_dmul>
 800c81c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c820:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c824:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c828:	2300      	movs	r3, #0
 800c82a:	9304      	str	r3, [sp, #16]
 800c82c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c830:	46ab      	mov	fp, r5
 800c832:	106d      	asrs	r5, r5, #1
 800c834:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c838:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c83c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c840:	2200      	movs	r2, #0
 800c842:	4640      	mov	r0, r8
 800c844:	4649      	mov	r1, r9
 800c846:	4614      	mov	r4, r2
 800c848:	461d      	mov	r5, r3
 800c84a:	f7f3 fed5 	bl	80005f8 <__aeabi_dmul>
 800c84e:	4602      	mov	r2, r0
 800c850:	460b      	mov	r3, r1
 800c852:	4630      	mov	r0, r6
 800c854:	4639      	mov	r1, r7
 800c856:	f7f3 fd17 	bl	8000288 <__aeabi_dsub>
 800c85a:	ec53 2b18 	vmov	r2, r3, d8
 800c85e:	4606      	mov	r6, r0
 800c860:	460f      	mov	r7, r1
 800c862:	4620      	mov	r0, r4
 800c864:	4629      	mov	r1, r5
 800c866:	f7f3 fd0f 	bl	8000288 <__aeabi_dsub>
 800c86a:	4602      	mov	r2, r0
 800c86c:	460b      	mov	r3, r1
 800c86e:	4650      	mov	r0, sl
 800c870:	4659      	mov	r1, fp
 800c872:	f7f3 fd09 	bl	8000288 <__aeabi_dsub>
 800c876:	4642      	mov	r2, r8
 800c878:	464b      	mov	r3, r9
 800c87a:	f7f3 febd 	bl	80005f8 <__aeabi_dmul>
 800c87e:	4602      	mov	r2, r0
 800c880:	460b      	mov	r3, r1
 800c882:	4630      	mov	r0, r6
 800c884:	4639      	mov	r1, r7
 800c886:	f7f3 fcff 	bl	8000288 <__aeabi_dsub>
 800c88a:	ec53 2b19 	vmov	r2, r3, d9
 800c88e:	f7f3 feb3 	bl	80005f8 <__aeabi_dmul>
 800c892:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c896:	ec41 0b18 	vmov	d8, r0, r1
 800c89a:	4610      	mov	r0, r2
 800c89c:	4619      	mov	r1, r3
 800c89e:	f7f3 feab 	bl	80005f8 <__aeabi_dmul>
 800c8a2:	a37d      	add	r3, pc, #500	; (adr r3, 800ca98 <__ieee754_pow+0x6f0>)
 800c8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a8:	4604      	mov	r4, r0
 800c8aa:	460d      	mov	r5, r1
 800c8ac:	f7f3 fea4 	bl	80005f8 <__aeabi_dmul>
 800c8b0:	a37b      	add	r3, pc, #492	; (adr r3, 800caa0 <__ieee754_pow+0x6f8>)
 800c8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b6:	f7f3 fce9 	bl	800028c <__adddf3>
 800c8ba:	4622      	mov	r2, r4
 800c8bc:	462b      	mov	r3, r5
 800c8be:	f7f3 fe9b 	bl	80005f8 <__aeabi_dmul>
 800c8c2:	a379      	add	r3, pc, #484	; (adr r3, 800caa8 <__ieee754_pow+0x700>)
 800c8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c8:	f7f3 fce0 	bl	800028c <__adddf3>
 800c8cc:	4622      	mov	r2, r4
 800c8ce:	462b      	mov	r3, r5
 800c8d0:	f7f3 fe92 	bl	80005f8 <__aeabi_dmul>
 800c8d4:	a376      	add	r3, pc, #472	; (adr r3, 800cab0 <__ieee754_pow+0x708>)
 800c8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8da:	f7f3 fcd7 	bl	800028c <__adddf3>
 800c8de:	4622      	mov	r2, r4
 800c8e0:	462b      	mov	r3, r5
 800c8e2:	f7f3 fe89 	bl	80005f8 <__aeabi_dmul>
 800c8e6:	a374      	add	r3, pc, #464	; (adr r3, 800cab8 <__ieee754_pow+0x710>)
 800c8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ec:	f7f3 fcce 	bl	800028c <__adddf3>
 800c8f0:	4622      	mov	r2, r4
 800c8f2:	462b      	mov	r3, r5
 800c8f4:	f7f3 fe80 	bl	80005f8 <__aeabi_dmul>
 800c8f8:	a371      	add	r3, pc, #452	; (adr r3, 800cac0 <__ieee754_pow+0x718>)
 800c8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fe:	f7f3 fcc5 	bl	800028c <__adddf3>
 800c902:	4622      	mov	r2, r4
 800c904:	4606      	mov	r6, r0
 800c906:	460f      	mov	r7, r1
 800c908:	462b      	mov	r3, r5
 800c90a:	4620      	mov	r0, r4
 800c90c:	4629      	mov	r1, r5
 800c90e:	f7f3 fe73 	bl	80005f8 <__aeabi_dmul>
 800c912:	4602      	mov	r2, r0
 800c914:	460b      	mov	r3, r1
 800c916:	4630      	mov	r0, r6
 800c918:	4639      	mov	r1, r7
 800c91a:	f7f3 fe6d 	bl	80005f8 <__aeabi_dmul>
 800c91e:	4642      	mov	r2, r8
 800c920:	4604      	mov	r4, r0
 800c922:	460d      	mov	r5, r1
 800c924:	464b      	mov	r3, r9
 800c926:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c92a:	f7f3 fcaf 	bl	800028c <__adddf3>
 800c92e:	ec53 2b18 	vmov	r2, r3, d8
 800c932:	f7f3 fe61 	bl	80005f8 <__aeabi_dmul>
 800c936:	4622      	mov	r2, r4
 800c938:	462b      	mov	r3, r5
 800c93a:	f7f3 fca7 	bl	800028c <__adddf3>
 800c93e:	4642      	mov	r2, r8
 800c940:	4682      	mov	sl, r0
 800c942:	468b      	mov	fp, r1
 800c944:	464b      	mov	r3, r9
 800c946:	4640      	mov	r0, r8
 800c948:	4649      	mov	r1, r9
 800c94a:	f7f3 fe55 	bl	80005f8 <__aeabi_dmul>
 800c94e:	4b6c      	ldr	r3, [pc, #432]	; (800cb00 <__ieee754_pow+0x758>)
 800c950:	2200      	movs	r2, #0
 800c952:	4606      	mov	r6, r0
 800c954:	460f      	mov	r7, r1
 800c956:	f7f3 fc99 	bl	800028c <__adddf3>
 800c95a:	4652      	mov	r2, sl
 800c95c:	465b      	mov	r3, fp
 800c95e:	f7f3 fc95 	bl	800028c <__adddf3>
 800c962:	9c04      	ldr	r4, [sp, #16]
 800c964:	460d      	mov	r5, r1
 800c966:	4622      	mov	r2, r4
 800c968:	460b      	mov	r3, r1
 800c96a:	4640      	mov	r0, r8
 800c96c:	4649      	mov	r1, r9
 800c96e:	f7f3 fe43 	bl	80005f8 <__aeabi_dmul>
 800c972:	4b63      	ldr	r3, [pc, #396]	; (800cb00 <__ieee754_pow+0x758>)
 800c974:	4680      	mov	r8, r0
 800c976:	4689      	mov	r9, r1
 800c978:	2200      	movs	r2, #0
 800c97a:	4620      	mov	r0, r4
 800c97c:	4629      	mov	r1, r5
 800c97e:	f7f3 fc83 	bl	8000288 <__aeabi_dsub>
 800c982:	4632      	mov	r2, r6
 800c984:	463b      	mov	r3, r7
 800c986:	f7f3 fc7f 	bl	8000288 <__aeabi_dsub>
 800c98a:	4602      	mov	r2, r0
 800c98c:	460b      	mov	r3, r1
 800c98e:	4650      	mov	r0, sl
 800c990:	4659      	mov	r1, fp
 800c992:	f7f3 fc79 	bl	8000288 <__aeabi_dsub>
 800c996:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c99a:	f7f3 fe2d 	bl	80005f8 <__aeabi_dmul>
 800c99e:	4622      	mov	r2, r4
 800c9a0:	4606      	mov	r6, r0
 800c9a2:	460f      	mov	r7, r1
 800c9a4:	462b      	mov	r3, r5
 800c9a6:	ec51 0b18 	vmov	r0, r1, d8
 800c9aa:	f7f3 fe25 	bl	80005f8 <__aeabi_dmul>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	460b      	mov	r3, r1
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	4639      	mov	r1, r7
 800c9b6:	f7f3 fc69 	bl	800028c <__adddf3>
 800c9ba:	4606      	mov	r6, r0
 800c9bc:	460f      	mov	r7, r1
 800c9be:	4602      	mov	r2, r0
 800c9c0:	460b      	mov	r3, r1
 800c9c2:	4640      	mov	r0, r8
 800c9c4:	4649      	mov	r1, r9
 800c9c6:	f7f3 fc61 	bl	800028c <__adddf3>
 800c9ca:	9c04      	ldr	r4, [sp, #16]
 800c9cc:	a33e      	add	r3, pc, #248	; (adr r3, 800cac8 <__ieee754_pow+0x720>)
 800c9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d2:	4620      	mov	r0, r4
 800c9d4:	460d      	mov	r5, r1
 800c9d6:	f7f3 fe0f 	bl	80005f8 <__aeabi_dmul>
 800c9da:	4642      	mov	r2, r8
 800c9dc:	ec41 0b18 	vmov	d8, r0, r1
 800c9e0:	464b      	mov	r3, r9
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	4629      	mov	r1, r5
 800c9e6:	f7f3 fc4f 	bl	8000288 <__aeabi_dsub>
 800c9ea:	4602      	mov	r2, r0
 800c9ec:	460b      	mov	r3, r1
 800c9ee:	4630      	mov	r0, r6
 800c9f0:	4639      	mov	r1, r7
 800c9f2:	f7f3 fc49 	bl	8000288 <__aeabi_dsub>
 800c9f6:	a336      	add	r3, pc, #216	; (adr r3, 800cad0 <__ieee754_pow+0x728>)
 800c9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fc:	f7f3 fdfc 	bl	80005f8 <__aeabi_dmul>
 800ca00:	a335      	add	r3, pc, #212	; (adr r3, 800cad8 <__ieee754_pow+0x730>)
 800ca02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca06:	4606      	mov	r6, r0
 800ca08:	460f      	mov	r7, r1
 800ca0a:	4620      	mov	r0, r4
 800ca0c:	4629      	mov	r1, r5
 800ca0e:	f7f3 fdf3 	bl	80005f8 <__aeabi_dmul>
 800ca12:	4602      	mov	r2, r0
 800ca14:	460b      	mov	r3, r1
 800ca16:	4630      	mov	r0, r6
 800ca18:	4639      	mov	r1, r7
 800ca1a:	f7f3 fc37 	bl	800028c <__adddf3>
 800ca1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca20:	4b38      	ldr	r3, [pc, #224]	; (800cb04 <__ieee754_pow+0x75c>)
 800ca22:	4413      	add	r3, r2
 800ca24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca28:	f7f3 fc30 	bl	800028c <__adddf3>
 800ca2c:	4682      	mov	sl, r0
 800ca2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca30:	468b      	mov	fp, r1
 800ca32:	f7f3 fd77 	bl	8000524 <__aeabi_i2d>
 800ca36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca38:	4b33      	ldr	r3, [pc, #204]	; (800cb08 <__ieee754_pow+0x760>)
 800ca3a:	4413      	add	r3, r2
 800ca3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ca40:	4606      	mov	r6, r0
 800ca42:	460f      	mov	r7, r1
 800ca44:	4652      	mov	r2, sl
 800ca46:	465b      	mov	r3, fp
 800ca48:	ec51 0b18 	vmov	r0, r1, d8
 800ca4c:	f7f3 fc1e 	bl	800028c <__adddf3>
 800ca50:	4642      	mov	r2, r8
 800ca52:	464b      	mov	r3, r9
 800ca54:	f7f3 fc1a 	bl	800028c <__adddf3>
 800ca58:	4632      	mov	r2, r6
 800ca5a:	463b      	mov	r3, r7
 800ca5c:	f7f3 fc16 	bl	800028c <__adddf3>
 800ca60:	9c04      	ldr	r4, [sp, #16]
 800ca62:	4632      	mov	r2, r6
 800ca64:	463b      	mov	r3, r7
 800ca66:	4620      	mov	r0, r4
 800ca68:	460d      	mov	r5, r1
 800ca6a:	f7f3 fc0d 	bl	8000288 <__aeabi_dsub>
 800ca6e:	4642      	mov	r2, r8
 800ca70:	464b      	mov	r3, r9
 800ca72:	f7f3 fc09 	bl	8000288 <__aeabi_dsub>
 800ca76:	ec53 2b18 	vmov	r2, r3, d8
 800ca7a:	f7f3 fc05 	bl	8000288 <__aeabi_dsub>
 800ca7e:	4602      	mov	r2, r0
 800ca80:	460b      	mov	r3, r1
 800ca82:	4650      	mov	r0, sl
 800ca84:	4659      	mov	r1, fp
 800ca86:	e606      	b.n	800c696 <__ieee754_pow+0x2ee>
 800ca88:	2401      	movs	r4, #1
 800ca8a:	e6a0      	b.n	800c7ce <__ieee754_pow+0x426>
 800ca8c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800cae0 <__ieee754_pow+0x738>
 800ca90:	e60d      	b.n	800c6ae <__ieee754_pow+0x306>
 800ca92:	bf00      	nop
 800ca94:	f3af 8000 	nop.w
 800ca98:	4a454eef 	.word	0x4a454eef
 800ca9c:	3fca7e28 	.word	0x3fca7e28
 800caa0:	93c9db65 	.word	0x93c9db65
 800caa4:	3fcd864a 	.word	0x3fcd864a
 800caa8:	a91d4101 	.word	0xa91d4101
 800caac:	3fd17460 	.word	0x3fd17460
 800cab0:	518f264d 	.word	0x518f264d
 800cab4:	3fd55555 	.word	0x3fd55555
 800cab8:	db6fabff 	.word	0xdb6fabff
 800cabc:	3fdb6db6 	.word	0x3fdb6db6
 800cac0:	33333303 	.word	0x33333303
 800cac4:	3fe33333 	.word	0x3fe33333
 800cac8:	e0000000 	.word	0xe0000000
 800cacc:	3feec709 	.word	0x3feec709
 800cad0:	dc3a03fd 	.word	0xdc3a03fd
 800cad4:	3feec709 	.word	0x3feec709
 800cad8:	145b01f5 	.word	0x145b01f5
 800cadc:	be3e2fe0 	.word	0xbe3e2fe0
 800cae0:	00000000 	.word	0x00000000
 800cae4:	3ff00000 	.word	0x3ff00000
 800cae8:	7ff00000 	.word	0x7ff00000
 800caec:	43400000 	.word	0x43400000
 800caf0:	0003988e 	.word	0x0003988e
 800caf4:	000bb679 	.word	0x000bb679
 800caf8:	0800e4c8 	.word	0x0800e4c8
 800cafc:	3ff00000 	.word	0x3ff00000
 800cb00:	40080000 	.word	0x40080000
 800cb04:	0800e4e8 	.word	0x0800e4e8
 800cb08:	0800e4d8 	.word	0x0800e4d8
 800cb0c:	a3b5      	add	r3, pc, #724	; (adr r3, 800cde4 <__ieee754_pow+0xa3c>)
 800cb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb12:	4640      	mov	r0, r8
 800cb14:	4649      	mov	r1, r9
 800cb16:	f7f3 fbb9 	bl	800028c <__adddf3>
 800cb1a:	4622      	mov	r2, r4
 800cb1c:	ec41 0b1a 	vmov	d10, r0, r1
 800cb20:	462b      	mov	r3, r5
 800cb22:	4630      	mov	r0, r6
 800cb24:	4639      	mov	r1, r7
 800cb26:	f7f3 fbaf 	bl	8000288 <__aeabi_dsub>
 800cb2a:	4602      	mov	r2, r0
 800cb2c:	460b      	mov	r3, r1
 800cb2e:	ec51 0b1a 	vmov	r0, r1, d10
 800cb32:	f7f3 fff1 	bl	8000b18 <__aeabi_dcmpgt>
 800cb36:	2800      	cmp	r0, #0
 800cb38:	f47f adf8 	bne.w	800c72c <__ieee754_pow+0x384>
 800cb3c:	4aa4      	ldr	r2, [pc, #656]	; (800cdd0 <__ieee754_pow+0xa28>)
 800cb3e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cb42:	4293      	cmp	r3, r2
 800cb44:	f340 810b 	ble.w	800cd5e <__ieee754_pow+0x9b6>
 800cb48:	151b      	asrs	r3, r3, #20
 800cb4a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cb4e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cb52:	fa4a f303 	asr.w	r3, sl, r3
 800cb56:	445b      	add	r3, fp
 800cb58:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cb5c:	4e9d      	ldr	r6, [pc, #628]	; (800cdd4 <__ieee754_pow+0xa2c>)
 800cb5e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cb62:	4116      	asrs	r6, r2
 800cb64:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800cb68:	2000      	movs	r0, #0
 800cb6a:	ea23 0106 	bic.w	r1, r3, r6
 800cb6e:	f1c2 0214 	rsb	r2, r2, #20
 800cb72:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800cb76:	fa4a fa02 	asr.w	sl, sl, r2
 800cb7a:	f1bb 0f00 	cmp.w	fp, #0
 800cb7e:	4602      	mov	r2, r0
 800cb80:	460b      	mov	r3, r1
 800cb82:	4620      	mov	r0, r4
 800cb84:	4629      	mov	r1, r5
 800cb86:	bfb8      	it	lt
 800cb88:	f1ca 0a00 	rsblt	sl, sl, #0
 800cb8c:	f7f3 fb7c 	bl	8000288 <__aeabi_dsub>
 800cb90:	ec41 0b19 	vmov	d9, r0, r1
 800cb94:	4642      	mov	r2, r8
 800cb96:	464b      	mov	r3, r9
 800cb98:	ec51 0b19 	vmov	r0, r1, d9
 800cb9c:	f7f3 fb76 	bl	800028c <__adddf3>
 800cba0:	2400      	movs	r4, #0
 800cba2:	a379      	add	r3, pc, #484	; (adr r3, 800cd88 <__ieee754_pow+0x9e0>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	4620      	mov	r0, r4
 800cbaa:	460d      	mov	r5, r1
 800cbac:	f7f3 fd24 	bl	80005f8 <__aeabi_dmul>
 800cbb0:	ec53 2b19 	vmov	r2, r3, d9
 800cbb4:	4606      	mov	r6, r0
 800cbb6:	460f      	mov	r7, r1
 800cbb8:	4620      	mov	r0, r4
 800cbba:	4629      	mov	r1, r5
 800cbbc:	f7f3 fb64 	bl	8000288 <__aeabi_dsub>
 800cbc0:	4602      	mov	r2, r0
 800cbc2:	460b      	mov	r3, r1
 800cbc4:	4640      	mov	r0, r8
 800cbc6:	4649      	mov	r1, r9
 800cbc8:	f7f3 fb5e 	bl	8000288 <__aeabi_dsub>
 800cbcc:	a370      	add	r3, pc, #448	; (adr r3, 800cd90 <__ieee754_pow+0x9e8>)
 800cbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd2:	f7f3 fd11 	bl	80005f8 <__aeabi_dmul>
 800cbd6:	a370      	add	r3, pc, #448	; (adr r3, 800cd98 <__ieee754_pow+0x9f0>)
 800cbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbdc:	4680      	mov	r8, r0
 800cbde:	4689      	mov	r9, r1
 800cbe0:	4620      	mov	r0, r4
 800cbe2:	4629      	mov	r1, r5
 800cbe4:	f7f3 fd08 	bl	80005f8 <__aeabi_dmul>
 800cbe8:	4602      	mov	r2, r0
 800cbea:	460b      	mov	r3, r1
 800cbec:	4640      	mov	r0, r8
 800cbee:	4649      	mov	r1, r9
 800cbf0:	f7f3 fb4c 	bl	800028c <__adddf3>
 800cbf4:	4604      	mov	r4, r0
 800cbf6:	460d      	mov	r5, r1
 800cbf8:	4602      	mov	r2, r0
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	4630      	mov	r0, r6
 800cbfe:	4639      	mov	r1, r7
 800cc00:	f7f3 fb44 	bl	800028c <__adddf3>
 800cc04:	4632      	mov	r2, r6
 800cc06:	463b      	mov	r3, r7
 800cc08:	4680      	mov	r8, r0
 800cc0a:	4689      	mov	r9, r1
 800cc0c:	f7f3 fb3c 	bl	8000288 <__aeabi_dsub>
 800cc10:	4602      	mov	r2, r0
 800cc12:	460b      	mov	r3, r1
 800cc14:	4620      	mov	r0, r4
 800cc16:	4629      	mov	r1, r5
 800cc18:	f7f3 fb36 	bl	8000288 <__aeabi_dsub>
 800cc1c:	4642      	mov	r2, r8
 800cc1e:	4606      	mov	r6, r0
 800cc20:	460f      	mov	r7, r1
 800cc22:	464b      	mov	r3, r9
 800cc24:	4640      	mov	r0, r8
 800cc26:	4649      	mov	r1, r9
 800cc28:	f7f3 fce6 	bl	80005f8 <__aeabi_dmul>
 800cc2c:	a35c      	add	r3, pc, #368	; (adr r3, 800cda0 <__ieee754_pow+0x9f8>)
 800cc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc32:	4604      	mov	r4, r0
 800cc34:	460d      	mov	r5, r1
 800cc36:	f7f3 fcdf 	bl	80005f8 <__aeabi_dmul>
 800cc3a:	a35b      	add	r3, pc, #364	; (adr r3, 800cda8 <__ieee754_pow+0xa00>)
 800cc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc40:	f7f3 fb22 	bl	8000288 <__aeabi_dsub>
 800cc44:	4622      	mov	r2, r4
 800cc46:	462b      	mov	r3, r5
 800cc48:	f7f3 fcd6 	bl	80005f8 <__aeabi_dmul>
 800cc4c:	a358      	add	r3, pc, #352	; (adr r3, 800cdb0 <__ieee754_pow+0xa08>)
 800cc4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc52:	f7f3 fb1b 	bl	800028c <__adddf3>
 800cc56:	4622      	mov	r2, r4
 800cc58:	462b      	mov	r3, r5
 800cc5a:	f7f3 fccd 	bl	80005f8 <__aeabi_dmul>
 800cc5e:	a356      	add	r3, pc, #344	; (adr r3, 800cdb8 <__ieee754_pow+0xa10>)
 800cc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc64:	f7f3 fb10 	bl	8000288 <__aeabi_dsub>
 800cc68:	4622      	mov	r2, r4
 800cc6a:	462b      	mov	r3, r5
 800cc6c:	f7f3 fcc4 	bl	80005f8 <__aeabi_dmul>
 800cc70:	a353      	add	r3, pc, #332	; (adr r3, 800cdc0 <__ieee754_pow+0xa18>)
 800cc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc76:	f7f3 fb09 	bl	800028c <__adddf3>
 800cc7a:	4622      	mov	r2, r4
 800cc7c:	462b      	mov	r3, r5
 800cc7e:	f7f3 fcbb 	bl	80005f8 <__aeabi_dmul>
 800cc82:	4602      	mov	r2, r0
 800cc84:	460b      	mov	r3, r1
 800cc86:	4640      	mov	r0, r8
 800cc88:	4649      	mov	r1, r9
 800cc8a:	f7f3 fafd 	bl	8000288 <__aeabi_dsub>
 800cc8e:	4604      	mov	r4, r0
 800cc90:	460d      	mov	r5, r1
 800cc92:	4602      	mov	r2, r0
 800cc94:	460b      	mov	r3, r1
 800cc96:	4640      	mov	r0, r8
 800cc98:	4649      	mov	r1, r9
 800cc9a:	f7f3 fcad 	bl	80005f8 <__aeabi_dmul>
 800cc9e:	2200      	movs	r2, #0
 800cca0:	ec41 0b19 	vmov	d9, r0, r1
 800cca4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cca8:	4620      	mov	r0, r4
 800ccaa:	4629      	mov	r1, r5
 800ccac:	f7f3 faec 	bl	8000288 <__aeabi_dsub>
 800ccb0:	4602      	mov	r2, r0
 800ccb2:	460b      	mov	r3, r1
 800ccb4:	ec51 0b19 	vmov	r0, r1, d9
 800ccb8:	f7f3 fdc8 	bl	800084c <__aeabi_ddiv>
 800ccbc:	4632      	mov	r2, r6
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	460d      	mov	r5, r1
 800ccc2:	463b      	mov	r3, r7
 800ccc4:	4640      	mov	r0, r8
 800ccc6:	4649      	mov	r1, r9
 800ccc8:	f7f3 fc96 	bl	80005f8 <__aeabi_dmul>
 800cccc:	4632      	mov	r2, r6
 800ccce:	463b      	mov	r3, r7
 800ccd0:	f7f3 fadc 	bl	800028c <__adddf3>
 800ccd4:	4602      	mov	r2, r0
 800ccd6:	460b      	mov	r3, r1
 800ccd8:	4620      	mov	r0, r4
 800ccda:	4629      	mov	r1, r5
 800ccdc:	f7f3 fad4 	bl	8000288 <__aeabi_dsub>
 800cce0:	4642      	mov	r2, r8
 800cce2:	464b      	mov	r3, r9
 800cce4:	f7f3 fad0 	bl	8000288 <__aeabi_dsub>
 800cce8:	460b      	mov	r3, r1
 800ccea:	4602      	mov	r2, r0
 800ccec:	493a      	ldr	r1, [pc, #232]	; (800cdd8 <__ieee754_pow+0xa30>)
 800ccee:	2000      	movs	r0, #0
 800ccf0:	f7f3 faca 	bl	8000288 <__aeabi_dsub>
 800ccf4:	e9cd 0100 	strd	r0, r1, [sp]
 800ccf8:	9b01      	ldr	r3, [sp, #4]
 800ccfa:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ccfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cd02:	da2f      	bge.n	800cd64 <__ieee754_pow+0x9bc>
 800cd04:	4650      	mov	r0, sl
 800cd06:	ed9d 0b00 	vldr	d0, [sp]
 800cd0a:	f000 fc91 	bl	800d630 <scalbn>
 800cd0e:	ec51 0b10 	vmov	r0, r1, d0
 800cd12:	ec53 2b18 	vmov	r2, r3, d8
 800cd16:	f7ff bbe0 	b.w	800c4da <__ieee754_pow+0x132>
 800cd1a:	4b30      	ldr	r3, [pc, #192]	; (800cddc <__ieee754_pow+0xa34>)
 800cd1c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cd20:	429e      	cmp	r6, r3
 800cd22:	f77f af0b 	ble.w	800cb3c <__ieee754_pow+0x794>
 800cd26:	4b2e      	ldr	r3, [pc, #184]	; (800cde0 <__ieee754_pow+0xa38>)
 800cd28:	440b      	add	r3, r1
 800cd2a:	4303      	orrs	r3, r0
 800cd2c:	d00b      	beq.n	800cd46 <__ieee754_pow+0x99e>
 800cd2e:	a326      	add	r3, pc, #152	; (adr r3, 800cdc8 <__ieee754_pow+0xa20>)
 800cd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd34:	ec51 0b18 	vmov	r0, r1, d8
 800cd38:	f7f3 fc5e 	bl	80005f8 <__aeabi_dmul>
 800cd3c:	a322      	add	r3, pc, #136	; (adr r3, 800cdc8 <__ieee754_pow+0xa20>)
 800cd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd42:	f7ff bbca 	b.w	800c4da <__ieee754_pow+0x132>
 800cd46:	4622      	mov	r2, r4
 800cd48:	462b      	mov	r3, r5
 800cd4a:	f7f3 fa9d 	bl	8000288 <__aeabi_dsub>
 800cd4e:	4642      	mov	r2, r8
 800cd50:	464b      	mov	r3, r9
 800cd52:	f7f3 fed7 	bl	8000b04 <__aeabi_dcmpge>
 800cd56:	2800      	cmp	r0, #0
 800cd58:	f43f aef0 	beq.w	800cb3c <__ieee754_pow+0x794>
 800cd5c:	e7e7      	b.n	800cd2e <__ieee754_pow+0x986>
 800cd5e:	f04f 0a00 	mov.w	sl, #0
 800cd62:	e717      	b.n	800cb94 <__ieee754_pow+0x7ec>
 800cd64:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd68:	4619      	mov	r1, r3
 800cd6a:	e7d2      	b.n	800cd12 <__ieee754_pow+0x96a>
 800cd6c:	491a      	ldr	r1, [pc, #104]	; (800cdd8 <__ieee754_pow+0xa30>)
 800cd6e:	2000      	movs	r0, #0
 800cd70:	f7ff bb9e 	b.w	800c4b0 <__ieee754_pow+0x108>
 800cd74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd78:	f7ff bb9a 	b.w	800c4b0 <__ieee754_pow+0x108>
 800cd7c:	9000      	str	r0, [sp, #0]
 800cd7e:	f7ff bb76 	b.w	800c46e <__ieee754_pow+0xc6>
 800cd82:	2100      	movs	r1, #0
 800cd84:	f7ff bb60 	b.w	800c448 <__ieee754_pow+0xa0>
 800cd88:	00000000 	.word	0x00000000
 800cd8c:	3fe62e43 	.word	0x3fe62e43
 800cd90:	fefa39ef 	.word	0xfefa39ef
 800cd94:	3fe62e42 	.word	0x3fe62e42
 800cd98:	0ca86c39 	.word	0x0ca86c39
 800cd9c:	be205c61 	.word	0xbe205c61
 800cda0:	72bea4d0 	.word	0x72bea4d0
 800cda4:	3e663769 	.word	0x3e663769
 800cda8:	c5d26bf1 	.word	0xc5d26bf1
 800cdac:	3ebbbd41 	.word	0x3ebbbd41
 800cdb0:	af25de2c 	.word	0xaf25de2c
 800cdb4:	3f11566a 	.word	0x3f11566a
 800cdb8:	16bebd93 	.word	0x16bebd93
 800cdbc:	3f66c16c 	.word	0x3f66c16c
 800cdc0:	5555553e 	.word	0x5555553e
 800cdc4:	3fc55555 	.word	0x3fc55555
 800cdc8:	c2f8f359 	.word	0xc2f8f359
 800cdcc:	01a56e1f 	.word	0x01a56e1f
 800cdd0:	3fe00000 	.word	0x3fe00000
 800cdd4:	000fffff 	.word	0x000fffff
 800cdd8:	3ff00000 	.word	0x3ff00000
 800cddc:	4090cbff 	.word	0x4090cbff
 800cde0:	3f6f3400 	.word	0x3f6f3400
 800cde4:	652b82fe 	.word	0x652b82fe
 800cde8:	3c971547 	.word	0x3c971547

0800cdec <__ieee754_sqrt>:
 800cdec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdf0:	ec55 4b10 	vmov	r4, r5, d0
 800cdf4:	4e56      	ldr	r6, [pc, #344]	; (800cf50 <__ieee754_sqrt+0x164>)
 800cdf6:	43ae      	bics	r6, r5
 800cdf8:	ee10 0a10 	vmov	r0, s0
 800cdfc:	ee10 3a10 	vmov	r3, s0
 800ce00:	4629      	mov	r1, r5
 800ce02:	462a      	mov	r2, r5
 800ce04:	d110      	bne.n	800ce28 <__ieee754_sqrt+0x3c>
 800ce06:	ee10 2a10 	vmov	r2, s0
 800ce0a:	462b      	mov	r3, r5
 800ce0c:	f7f3 fbf4 	bl	80005f8 <__aeabi_dmul>
 800ce10:	4602      	mov	r2, r0
 800ce12:	460b      	mov	r3, r1
 800ce14:	4620      	mov	r0, r4
 800ce16:	4629      	mov	r1, r5
 800ce18:	f7f3 fa38 	bl	800028c <__adddf3>
 800ce1c:	4604      	mov	r4, r0
 800ce1e:	460d      	mov	r5, r1
 800ce20:	ec45 4b10 	vmov	d0, r4, r5
 800ce24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce28:	2d00      	cmp	r5, #0
 800ce2a:	dc10      	bgt.n	800ce4e <__ieee754_sqrt+0x62>
 800ce2c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ce30:	4330      	orrs	r0, r6
 800ce32:	d0f5      	beq.n	800ce20 <__ieee754_sqrt+0x34>
 800ce34:	b15d      	cbz	r5, 800ce4e <__ieee754_sqrt+0x62>
 800ce36:	ee10 2a10 	vmov	r2, s0
 800ce3a:	462b      	mov	r3, r5
 800ce3c:	ee10 0a10 	vmov	r0, s0
 800ce40:	f7f3 fa22 	bl	8000288 <__aeabi_dsub>
 800ce44:	4602      	mov	r2, r0
 800ce46:	460b      	mov	r3, r1
 800ce48:	f7f3 fd00 	bl	800084c <__aeabi_ddiv>
 800ce4c:	e7e6      	b.n	800ce1c <__ieee754_sqrt+0x30>
 800ce4e:	1509      	asrs	r1, r1, #20
 800ce50:	d076      	beq.n	800cf40 <__ieee754_sqrt+0x154>
 800ce52:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ce56:	07ce      	lsls	r6, r1, #31
 800ce58:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800ce5c:	bf5e      	ittt	pl
 800ce5e:	0fda      	lsrpl	r2, r3, #31
 800ce60:	005b      	lslpl	r3, r3, #1
 800ce62:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800ce66:	0fda      	lsrs	r2, r3, #31
 800ce68:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800ce6c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800ce70:	2000      	movs	r0, #0
 800ce72:	106d      	asrs	r5, r5, #1
 800ce74:	005b      	lsls	r3, r3, #1
 800ce76:	f04f 0e16 	mov.w	lr, #22
 800ce7a:	4684      	mov	ip, r0
 800ce7c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ce80:	eb0c 0401 	add.w	r4, ip, r1
 800ce84:	4294      	cmp	r4, r2
 800ce86:	bfde      	ittt	le
 800ce88:	1b12      	suble	r2, r2, r4
 800ce8a:	eb04 0c01 	addle.w	ip, r4, r1
 800ce8e:	1840      	addle	r0, r0, r1
 800ce90:	0052      	lsls	r2, r2, #1
 800ce92:	f1be 0e01 	subs.w	lr, lr, #1
 800ce96:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ce9a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ce9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cea2:	d1ed      	bne.n	800ce80 <__ieee754_sqrt+0x94>
 800cea4:	4671      	mov	r1, lr
 800cea6:	2720      	movs	r7, #32
 800cea8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ceac:	4562      	cmp	r2, ip
 800ceae:	eb04 060e 	add.w	r6, r4, lr
 800ceb2:	dc02      	bgt.n	800ceba <__ieee754_sqrt+0xce>
 800ceb4:	d113      	bne.n	800cede <__ieee754_sqrt+0xf2>
 800ceb6:	429e      	cmp	r6, r3
 800ceb8:	d811      	bhi.n	800cede <__ieee754_sqrt+0xf2>
 800ceba:	2e00      	cmp	r6, #0
 800cebc:	eb06 0e04 	add.w	lr, r6, r4
 800cec0:	da43      	bge.n	800cf4a <__ieee754_sqrt+0x15e>
 800cec2:	f1be 0f00 	cmp.w	lr, #0
 800cec6:	db40      	blt.n	800cf4a <__ieee754_sqrt+0x15e>
 800cec8:	f10c 0801 	add.w	r8, ip, #1
 800cecc:	eba2 020c 	sub.w	r2, r2, ip
 800ced0:	429e      	cmp	r6, r3
 800ced2:	bf88      	it	hi
 800ced4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800ced8:	1b9b      	subs	r3, r3, r6
 800ceda:	4421      	add	r1, r4
 800cedc:	46c4      	mov	ip, r8
 800cede:	0052      	lsls	r2, r2, #1
 800cee0:	3f01      	subs	r7, #1
 800cee2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cee6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ceea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ceee:	d1dd      	bne.n	800ceac <__ieee754_sqrt+0xc0>
 800cef0:	4313      	orrs	r3, r2
 800cef2:	d006      	beq.n	800cf02 <__ieee754_sqrt+0x116>
 800cef4:	1c4c      	adds	r4, r1, #1
 800cef6:	bf13      	iteet	ne
 800cef8:	3101      	addne	r1, #1
 800cefa:	3001      	addeq	r0, #1
 800cefc:	4639      	moveq	r1, r7
 800cefe:	f021 0101 	bicne.w	r1, r1, #1
 800cf02:	1043      	asrs	r3, r0, #1
 800cf04:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cf08:	0849      	lsrs	r1, r1, #1
 800cf0a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cf0e:	07c2      	lsls	r2, r0, #31
 800cf10:	bf48      	it	mi
 800cf12:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800cf16:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800cf1a:	460c      	mov	r4, r1
 800cf1c:	463d      	mov	r5, r7
 800cf1e:	e77f      	b.n	800ce20 <__ieee754_sqrt+0x34>
 800cf20:	0ada      	lsrs	r2, r3, #11
 800cf22:	3815      	subs	r0, #21
 800cf24:	055b      	lsls	r3, r3, #21
 800cf26:	2a00      	cmp	r2, #0
 800cf28:	d0fa      	beq.n	800cf20 <__ieee754_sqrt+0x134>
 800cf2a:	02d7      	lsls	r7, r2, #11
 800cf2c:	d50a      	bpl.n	800cf44 <__ieee754_sqrt+0x158>
 800cf2e:	f1c1 0420 	rsb	r4, r1, #32
 800cf32:	fa23 f404 	lsr.w	r4, r3, r4
 800cf36:	1e4d      	subs	r5, r1, #1
 800cf38:	408b      	lsls	r3, r1
 800cf3a:	4322      	orrs	r2, r4
 800cf3c:	1b41      	subs	r1, r0, r5
 800cf3e:	e788      	b.n	800ce52 <__ieee754_sqrt+0x66>
 800cf40:	4608      	mov	r0, r1
 800cf42:	e7f0      	b.n	800cf26 <__ieee754_sqrt+0x13a>
 800cf44:	0052      	lsls	r2, r2, #1
 800cf46:	3101      	adds	r1, #1
 800cf48:	e7ef      	b.n	800cf2a <__ieee754_sqrt+0x13e>
 800cf4a:	46e0      	mov	r8, ip
 800cf4c:	e7be      	b.n	800cecc <__ieee754_sqrt+0xe0>
 800cf4e:	bf00      	nop
 800cf50:	7ff00000 	.word	0x7ff00000

0800cf54 <__ieee754_powf>:
 800cf54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf58:	ee10 5a90 	vmov	r5, s1
 800cf5c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800cf60:	ed2d 8b02 	vpush	{d8}
 800cf64:	eeb0 8a40 	vmov.f32	s16, s0
 800cf68:	eef0 8a60 	vmov.f32	s17, s1
 800cf6c:	f000 8291 	beq.w	800d492 <__ieee754_powf+0x53e>
 800cf70:	ee10 8a10 	vmov	r8, s0
 800cf74:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800cf78:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800cf7c:	dc06      	bgt.n	800cf8c <__ieee754_powf+0x38>
 800cf7e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800cf82:	dd0a      	ble.n	800cf9a <__ieee754_powf+0x46>
 800cf84:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800cf88:	f000 8283 	beq.w	800d492 <__ieee754_powf+0x53e>
 800cf8c:	ecbd 8b02 	vpop	{d8}
 800cf90:	48d8      	ldr	r0, [pc, #864]	; (800d2f4 <__ieee754_powf+0x3a0>)
 800cf92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf96:	f000 bbe5 	b.w	800d764 <nanf>
 800cf9a:	f1b8 0f00 	cmp.w	r8, #0
 800cf9e:	da1f      	bge.n	800cfe0 <__ieee754_powf+0x8c>
 800cfa0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800cfa4:	da2e      	bge.n	800d004 <__ieee754_powf+0xb0>
 800cfa6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800cfaa:	f2c0 827b 	blt.w	800d4a4 <__ieee754_powf+0x550>
 800cfae:	15fb      	asrs	r3, r7, #23
 800cfb0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800cfb4:	fa47 f603 	asr.w	r6, r7, r3
 800cfb8:	fa06 f303 	lsl.w	r3, r6, r3
 800cfbc:	42bb      	cmp	r3, r7
 800cfbe:	f040 8271 	bne.w	800d4a4 <__ieee754_powf+0x550>
 800cfc2:	f006 0601 	and.w	r6, r6, #1
 800cfc6:	f1c6 0602 	rsb	r6, r6, #2
 800cfca:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800cfce:	d120      	bne.n	800d012 <__ieee754_powf+0xbe>
 800cfd0:	2d00      	cmp	r5, #0
 800cfd2:	f280 8264 	bge.w	800d49e <__ieee754_powf+0x54a>
 800cfd6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800cfda:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800cfde:	e00d      	b.n	800cffc <__ieee754_powf+0xa8>
 800cfe0:	2600      	movs	r6, #0
 800cfe2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800cfe6:	d1f0      	bne.n	800cfca <__ieee754_powf+0x76>
 800cfe8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800cfec:	f000 8251 	beq.w	800d492 <__ieee754_powf+0x53e>
 800cff0:	dd0a      	ble.n	800d008 <__ieee754_powf+0xb4>
 800cff2:	2d00      	cmp	r5, #0
 800cff4:	f280 8250 	bge.w	800d498 <__ieee754_powf+0x544>
 800cff8:	ed9f 0abf 	vldr	s0, [pc, #764]	; 800d2f8 <__ieee754_powf+0x3a4>
 800cffc:	ecbd 8b02 	vpop	{d8}
 800d000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d004:	2602      	movs	r6, #2
 800d006:	e7ec      	b.n	800cfe2 <__ieee754_powf+0x8e>
 800d008:	2d00      	cmp	r5, #0
 800d00a:	daf5      	bge.n	800cff8 <__ieee754_powf+0xa4>
 800d00c:	eeb1 0a68 	vneg.f32	s0, s17
 800d010:	e7f4      	b.n	800cffc <__ieee754_powf+0xa8>
 800d012:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800d016:	d102      	bne.n	800d01e <__ieee754_powf+0xca>
 800d018:	ee28 0a08 	vmul.f32	s0, s16, s16
 800d01c:	e7ee      	b.n	800cffc <__ieee754_powf+0xa8>
 800d01e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800d022:	eeb0 0a48 	vmov.f32	s0, s16
 800d026:	d108      	bne.n	800d03a <__ieee754_powf+0xe6>
 800d028:	f1b8 0f00 	cmp.w	r8, #0
 800d02c:	db05      	blt.n	800d03a <__ieee754_powf+0xe6>
 800d02e:	ecbd 8b02 	vpop	{d8}
 800d032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d036:	f000 ba4d 	b.w	800d4d4 <__ieee754_sqrtf>
 800d03a:	f000 fb7f 	bl	800d73c <fabsf>
 800d03e:	b124      	cbz	r4, 800d04a <__ieee754_powf+0xf6>
 800d040:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800d044:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800d048:	d117      	bne.n	800d07a <__ieee754_powf+0x126>
 800d04a:	2d00      	cmp	r5, #0
 800d04c:	bfbc      	itt	lt
 800d04e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800d052:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800d056:	f1b8 0f00 	cmp.w	r8, #0
 800d05a:	dacf      	bge.n	800cffc <__ieee754_powf+0xa8>
 800d05c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800d060:	ea54 0306 	orrs.w	r3, r4, r6
 800d064:	d104      	bne.n	800d070 <__ieee754_powf+0x11c>
 800d066:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d06a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800d06e:	e7c5      	b.n	800cffc <__ieee754_powf+0xa8>
 800d070:	2e01      	cmp	r6, #1
 800d072:	d1c3      	bne.n	800cffc <__ieee754_powf+0xa8>
 800d074:	eeb1 0a40 	vneg.f32	s0, s0
 800d078:	e7c0      	b.n	800cffc <__ieee754_powf+0xa8>
 800d07a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800d07e:	3801      	subs	r0, #1
 800d080:	ea56 0300 	orrs.w	r3, r6, r0
 800d084:	d104      	bne.n	800d090 <__ieee754_powf+0x13c>
 800d086:	ee38 8a48 	vsub.f32	s16, s16, s16
 800d08a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800d08e:	e7b5      	b.n	800cffc <__ieee754_powf+0xa8>
 800d090:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800d094:	dd6b      	ble.n	800d16e <__ieee754_powf+0x21a>
 800d096:	4b99      	ldr	r3, [pc, #612]	; (800d2fc <__ieee754_powf+0x3a8>)
 800d098:	429c      	cmp	r4, r3
 800d09a:	dc06      	bgt.n	800d0aa <__ieee754_powf+0x156>
 800d09c:	2d00      	cmp	r5, #0
 800d09e:	daab      	bge.n	800cff8 <__ieee754_powf+0xa4>
 800d0a0:	ed9f 0a97 	vldr	s0, [pc, #604]	; 800d300 <__ieee754_powf+0x3ac>
 800d0a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d0a8:	e7a8      	b.n	800cffc <__ieee754_powf+0xa8>
 800d0aa:	4b96      	ldr	r3, [pc, #600]	; (800d304 <__ieee754_powf+0x3b0>)
 800d0ac:	429c      	cmp	r4, r3
 800d0ae:	dd02      	ble.n	800d0b6 <__ieee754_powf+0x162>
 800d0b0:	2d00      	cmp	r5, #0
 800d0b2:	dcf5      	bgt.n	800d0a0 <__ieee754_powf+0x14c>
 800d0b4:	e7a0      	b.n	800cff8 <__ieee754_powf+0xa4>
 800d0b6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d0ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d0be:	eddf 6a92 	vldr	s13, [pc, #584]	; 800d308 <__ieee754_powf+0x3b4>
 800d0c2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800d0c6:	eee0 6a67 	vfms.f32	s13, s0, s15
 800d0ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d0ce:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800d0d2:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d0d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0da:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 800d30c <__ieee754_powf+0x3b8>
 800d0de:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800d0e2:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 800d310 <__ieee754_powf+0x3bc>
 800d0e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d0ea:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800d314 <__ieee754_powf+0x3c0>
 800d0ee:	eef0 6a67 	vmov.f32	s13, s15
 800d0f2:	eee0 6a07 	vfma.f32	s13, s0, s14
 800d0f6:	ee16 3a90 	vmov	r3, s13
 800d0fa:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d0fe:	f023 030f 	bic.w	r3, r3, #15
 800d102:	ee00 3a90 	vmov	s1, r3
 800d106:	eee0 0a47 	vfms.f32	s1, s0, s14
 800d10a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d10e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800d112:	f025 050f 	bic.w	r5, r5, #15
 800d116:	ee07 5a10 	vmov	s14, r5
 800d11a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800d11e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800d122:	ee07 3a90 	vmov	s15, r3
 800d126:	eee7 0a27 	vfma.f32	s1, s14, s15
 800d12a:	3e01      	subs	r6, #1
 800d12c:	ea56 0200 	orrs.w	r2, r6, r0
 800d130:	ee07 5a10 	vmov	s14, r5
 800d134:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d138:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800d13c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800d140:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800d144:	ee17 4a10 	vmov	r4, s14
 800d148:	bf08      	it	eq
 800d14a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800d14e:	2c00      	cmp	r4, #0
 800d150:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d154:	f340 8184 	ble.w	800d460 <__ieee754_powf+0x50c>
 800d158:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800d15c:	f340 80fc 	ble.w	800d358 <__ieee754_powf+0x404>
 800d160:	eddf 7a67 	vldr	s15, [pc, #412]	; 800d300 <__ieee754_powf+0x3ac>
 800d164:	ee28 0a27 	vmul.f32	s0, s16, s15
 800d168:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d16c:	e746      	b.n	800cffc <__ieee754_powf+0xa8>
 800d16e:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 800d172:	bf01      	itttt	eq
 800d174:	eddf 7a68 	vldreq	s15, [pc, #416]	; 800d318 <__ieee754_powf+0x3c4>
 800d178:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800d17c:	f06f 0217 	mvneq.w	r2, #23
 800d180:	ee17 4a90 	vmoveq	r4, s15
 800d184:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800d188:	bf18      	it	ne
 800d18a:	2200      	movne	r2, #0
 800d18c:	3b7f      	subs	r3, #127	; 0x7f
 800d18e:	4413      	add	r3, r2
 800d190:	4a62      	ldr	r2, [pc, #392]	; (800d31c <__ieee754_powf+0x3c8>)
 800d192:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800d196:	4294      	cmp	r4, r2
 800d198:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800d19c:	dd06      	ble.n	800d1ac <__ieee754_powf+0x258>
 800d19e:	4a60      	ldr	r2, [pc, #384]	; (800d320 <__ieee754_powf+0x3cc>)
 800d1a0:	4294      	cmp	r4, r2
 800d1a2:	f340 80a4 	ble.w	800d2ee <__ieee754_powf+0x39a>
 800d1a6:	3301      	adds	r3, #1
 800d1a8:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800d1ac:	2400      	movs	r4, #0
 800d1ae:	4a5d      	ldr	r2, [pc, #372]	; (800d324 <__ieee754_powf+0x3d0>)
 800d1b0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800d1b4:	ee07 1a90 	vmov	s15, r1
 800d1b8:	ed92 7a00 	vldr	s14, [r2]
 800d1bc:	4a5a      	ldr	r2, [pc, #360]	; (800d328 <__ieee754_powf+0x3d4>)
 800d1be:	ee37 6a27 	vadd.f32	s12, s14, s15
 800d1c2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800d1c6:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800d1ca:	1049      	asrs	r1, r1, #1
 800d1cc:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800d1d0:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800d1d4:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800d1d8:	ee37 5ac7 	vsub.f32	s10, s15, s14
 800d1dc:	ee06 1a10 	vmov	s12, r1
 800d1e0:	ee65 4a26 	vmul.f32	s9, s10, s13
 800d1e4:	ee36 7a47 	vsub.f32	s14, s12, s14
 800d1e8:	ee14 7a90 	vmov	r7, s9
 800d1ec:	4017      	ands	r7, r2
 800d1ee:	ee05 7a90 	vmov	s11, r7
 800d1f2:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800d1f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d1fa:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800d32c <__ieee754_powf+0x3d8>
 800d1fe:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800d202:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800d206:	ee25 6a26 	vmul.f32	s12, s10, s13
 800d20a:	eddf 6a49 	vldr	s13, [pc, #292]	; 800d330 <__ieee754_powf+0x3dc>
 800d20e:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800d212:	eddf 6a48 	vldr	s13, [pc, #288]	; 800d334 <__ieee754_powf+0x3e0>
 800d216:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d21a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800d308 <__ieee754_powf+0x3b4>
 800d21e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d222:	eddf 6a45 	vldr	s13, [pc, #276]	; 800d338 <__ieee754_powf+0x3e4>
 800d226:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d22a:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800d33c <__ieee754_powf+0x3e8>
 800d22e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d232:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800d236:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800d23a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d23e:	eee5 6a07 	vfma.f32	s13, s10, s14
 800d242:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800d246:	eef0 7a45 	vmov.f32	s15, s10
 800d24a:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800d24e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d252:	ee17 1a90 	vmov	r1, s15
 800d256:	4011      	ands	r1, r2
 800d258:	ee07 1a90 	vmov	s15, r1
 800d25c:	ee37 7ac5 	vsub.f32	s14, s15, s10
 800d260:	eea5 7ae5 	vfms.f32	s14, s11, s11
 800d264:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d268:	ee27 7a24 	vmul.f32	s14, s14, s9
 800d26c:	eea6 7a27 	vfma.f32	s14, s12, s15
 800d270:	eeb0 6a47 	vmov.f32	s12, s14
 800d274:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800d278:	ee16 1a10 	vmov	r1, s12
 800d27c:	4011      	ands	r1, r2
 800d27e:	ee06 1a90 	vmov	s13, r1
 800d282:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800d286:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800d340 <__ieee754_powf+0x3ec>
 800d28a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800d344 <__ieee754_powf+0x3f0>
 800d28e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d292:	ee06 1a10 	vmov	s12, r1
 800d296:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d29a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800d348 <__ieee754_powf+0x3f4>
 800d29e:	492b      	ldr	r1, [pc, #172]	; (800d34c <__ieee754_powf+0x3f8>)
 800d2a0:	eea6 7a27 	vfma.f32	s14, s12, s15
 800d2a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d2a8:	edd1 7a00 	vldr	s15, [r1]
 800d2ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d2b0:	ee07 3a90 	vmov	s15, r3
 800d2b4:	4b26      	ldr	r3, [pc, #152]	; (800d350 <__ieee754_powf+0x3fc>)
 800d2b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d2ba:	eef0 7a47 	vmov.f32	s15, s14
 800d2be:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d2c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d2c6:	edd4 0a00 	vldr	s1, [r4]
 800d2ca:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800d2ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2d2:	ee17 3a90 	vmov	r3, s15
 800d2d6:	4013      	ands	r3, r2
 800d2d8:	ee07 3a90 	vmov	s15, r3
 800d2dc:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800d2e0:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800d2e4:	eee6 6a65 	vfms.f32	s13, s12, s11
 800d2e8:	ee77 7a66 	vsub.f32	s15, s14, s13
 800d2ec:	e70f      	b.n	800d10e <__ieee754_powf+0x1ba>
 800d2ee:	2401      	movs	r4, #1
 800d2f0:	e75d      	b.n	800d1ae <__ieee754_powf+0x25a>
 800d2f2:	bf00      	nop
 800d2f4:	0800e495 	.word	0x0800e495
 800d2f8:	00000000 	.word	0x00000000
 800d2fc:	3f7ffff7 	.word	0x3f7ffff7
 800d300:	7149f2ca 	.word	0x7149f2ca
 800d304:	3f800007 	.word	0x3f800007
 800d308:	3eaaaaab 	.word	0x3eaaaaab
 800d30c:	3fb8aa3b 	.word	0x3fb8aa3b
 800d310:	36eca570 	.word	0x36eca570
 800d314:	3fb8aa00 	.word	0x3fb8aa00
 800d318:	4b800000 	.word	0x4b800000
 800d31c:	001cc471 	.word	0x001cc471
 800d320:	005db3d6 	.word	0x005db3d6
 800d324:	0800e4f8 	.word	0x0800e4f8
 800d328:	fffff000 	.word	0xfffff000
 800d32c:	3e6c3255 	.word	0x3e6c3255
 800d330:	3e53f142 	.word	0x3e53f142
 800d334:	3e8ba305 	.word	0x3e8ba305
 800d338:	3edb6db7 	.word	0x3edb6db7
 800d33c:	3f19999a 	.word	0x3f19999a
 800d340:	3f76384f 	.word	0x3f76384f
 800d344:	3f763800 	.word	0x3f763800
 800d348:	369dc3a0 	.word	0x369dc3a0
 800d34c:	0800e508 	.word	0x0800e508
 800d350:	0800e500 	.word	0x0800e500
 800d354:	3338aa3c 	.word	0x3338aa3c
 800d358:	f040 8092 	bne.w	800d480 <__ieee754_powf+0x52c>
 800d35c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800d354 <__ieee754_powf+0x400>
 800d360:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d364:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800d368:	eef4 6ac7 	vcmpe.f32	s13, s14
 800d36c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d370:	f73f aef6 	bgt.w	800d160 <__ieee754_powf+0x20c>
 800d374:	15db      	asrs	r3, r3, #23
 800d376:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800d37a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800d37e:	4103      	asrs	r3, r0
 800d380:	4423      	add	r3, r4
 800d382:	4949      	ldr	r1, [pc, #292]	; (800d4a8 <__ieee754_powf+0x554>)
 800d384:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d388:	3a7f      	subs	r2, #127	; 0x7f
 800d38a:	4111      	asrs	r1, r2
 800d38c:	ea23 0101 	bic.w	r1, r3, r1
 800d390:	ee07 1a10 	vmov	s14, r1
 800d394:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800d398:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800d39c:	f1c2 0217 	rsb	r2, r2, #23
 800d3a0:	4110      	asrs	r0, r2
 800d3a2:	2c00      	cmp	r4, #0
 800d3a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d3a8:	bfb8      	it	lt
 800d3aa:	4240      	neglt	r0, r0
 800d3ac:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800d3b0:	eddf 6a3e 	vldr	s13, [pc, #248]	; 800d4ac <__ieee754_powf+0x558>
 800d3b4:	ee17 3a10 	vmov	r3, s14
 800d3b8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d3bc:	f023 030f 	bic.w	r3, r3, #15
 800d3c0:	ee07 3a10 	vmov	s14, r3
 800d3c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d3c8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d3cc:	eddf 7a38 	vldr	s15, [pc, #224]	; 800d4b0 <__ieee754_powf+0x55c>
 800d3d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3d4:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800d3d8:	eddf 6a36 	vldr	s13, [pc, #216]	; 800d4b4 <__ieee754_powf+0x560>
 800d3dc:	eeb0 0a67 	vmov.f32	s0, s15
 800d3e0:	eea7 0a26 	vfma.f32	s0, s14, s13
 800d3e4:	eeb0 6a40 	vmov.f32	s12, s0
 800d3e8:	eea7 6a66 	vfms.f32	s12, s14, s13
 800d3ec:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d3f0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d3f4:	eddf 6a30 	vldr	s13, [pc, #192]	; 800d4b8 <__ieee754_powf+0x564>
 800d3f8:	ed9f 6a30 	vldr	s12, [pc, #192]	; 800d4bc <__ieee754_powf+0x568>
 800d3fc:	eea7 6a26 	vfma.f32	s12, s14, s13
 800d400:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800d4c0 <__ieee754_powf+0x56c>
 800d404:	eee6 6a07 	vfma.f32	s13, s12, s14
 800d408:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 800d4c4 <__ieee754_powf+0x570>
 800d40c:	eea6 6a87 	vfma.f32	s12, s13, s14
 800d410:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800d4c8 <__ieee754_powf+0x574>
 800d414:	eee6 6a07 	vfma.f32	s13, s12, s14
 800d418:	eeb0 6a40 	vmov.f32	s12, s0
 800d41c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800d420:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800d424:	eeb0 7a46 	vmov.f32	s14, s12
 800d428:	ee77 6a66 	vsub.f32	s13, s14, s13
 800d42c:	ee20 6a06 	vmul.f32	s12, s0, s12
 800d430:	eee0 7a27 	vfma.f32	s15, s0, s15
 800d434:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800d438:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d43c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800d440:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d444:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800d448:	ee10 3a10 	vmov	r3, s0
 800d44c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d450:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d454:	da1a      	bge.n	800d48c <__ieee754_powf+0x538>
 800d456:	f000 f9e7 	bl	800d828 <scalbnf>
 800d45a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d45e:	e5cd      	b.n	800cffc <__ieee754_powf+0xa8>
 800d460:	4a1a      	ldr	r2, [pc, #104]	; (800d4cc <__ieee754_powf+0x578>)
 800d462:	4293      	cmp	r3, r2
 800d464:	dd02      	ble.n	800d46c <__ieee754_powf+0x518>
 800d466:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800d4d0 <__ieee754_powf+0x57c>
 800d46a:	e67b      	b.n	800d164 <__ieee754_powf+0x210>
 800d46c:	d108      	bne.n	800d480 <__ieee754_powf+0x52c>
 800d46e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d472:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d47a:	f6ff af7b 	blt.w	800d374 <__ieee754_powf+0x420>
 800d47e:	e7f2      	b.n	800d466 <__ieee754_powf+0x512>
 800d480:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800d484:	f73f af76 	bgt.w	800d374 <__ieee754_powf+0x420>
 800d488:	2000      	movs	r0, #0
 800d48a:	e78f      	b.n	800d3ac <__ieee754_powf+0x458>
 800d48c:	ee00 3a10 	vmov	s0, r3
 800d490:	e7e3      	b.n	800d45a <__ieee754_powf+0x506>
 800d492:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d496:	e5b1      	b.n	800cffc <__ieee754_powf+0xa8>
 800d498:	eeb0 0a68 	vmov.f32	s0, s17
 800d49c:	e5ae      	b.n	800cffc <__ieee754_powf+0xa8>
 800d49e:	eeb0 0a48 	vmov.f32	s0, s16
 800d4a2:	e5ab      	b.n	800cffc <__ieee754_powf+0xa8>
 800d4a4:	2600      	movs	r6, #0
 800d4a6:	e590      	b.n	800cfca <__ieee754_powf+0x76>
 800d4a8:	007fffff 	.word	0x007fffff
 800d4ac:	3f317218 	.word	0x3f317218
 800d4b0:	35bfbe8c 	.word	0x35bfbe8c
 800d4b4:	3f317200 	.word	0x3f317200
 800d4b8:	3331bb4c 	.word	0x3331bb4c
 800d4bc:	b5ddea0e 	.word	0xb5ddea0e
 800d4c0:	388ab355 	.word	0x388ab355
 800d4c4:	bb360b61 	.word	0xbb360b61
 800d4c8:	3e2aaaab 	.word	0x3e2aaaab
 800d4cc:	43160000 	.word	0x43160000
 800d4d0:	0da24260 	.word	0x0da24260

0800d4d4 <__ieee754_sqrtf>:
 800d4d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d4d8:	4770      	bx	lr

0800d4da <fabs>:
 800d4da:	ec51 0b10 	vmov	r0, r1, d0
 800d4de:	ee10 2a10 	vmov	r2, s0
 800d4e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d4e6:	ec43 2b10 	vmov	d0, r2, r3
 800d4ea:	4770      	bx	lr

0800d4ec <finite>:
 800d4ec:	b082      	sub	sp, #8
 800d4ee:	ed8d 0b00 	vstr	d0, [sp]
 800d4f2:	9801      	ldr	r0, [sp, #4]
 800d4f4:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d4f8:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d4fc:	0fc0      	lsrs	r0, r0, #31
 800d4fe:	b002      	add	sp, #8
 800d500:	4770      	bx	lr
 800d502:	0000      	movs	r0, r0
 800d504:	0000      	movs	r0, r0
	...

0800d508 <nan>:
 800d508:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d510 <nan+0x8>
 800d50c:	4770      	bx	lr
 800d50e:	bf00      	nop
 800d510:	00000000 	.word	0x00000000
 800d514:	7ff80000 	.word	0x7ff80000

0800d518 <rint>:
 800d518:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d51a:	ec51 0b10 	vmov	r0, r1, d0
 800d51e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d522:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800d526:	2e13      	cmp	r6, #19
 800d528:	ee10 4a10 	vmov	r4, s0
 800d52c:	460b      	mov	r3, r1
 800d52e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800d532:	dc58      	bgt.n	800d5e6 <rint+0xce>
 800d534:	2e00      	cmp	r6, #0
 800d536:	da2b      	bge.n	800d590 <rint+0x78>
 800d538:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800d53c:	4302      	orrs	r2, r0
 800d53e:	d023      	beq.n	800d588 <rint+0x70>
 800d540:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800d544:	4302      	orrs	r2, r0
 800d546:	4254      	negs	r4, r2
 800d548:	4314      	orrs	r4, r2
 800d54a:	0c4b      	lsrs	r3, r1, #17
 800d54c:	0b24      	lsrs	r4, r4, #12
 800d54e:	045b      	lsls	r3, r3, #17
 800d550:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800d554:	ea44 0103 	orr.w	r1, r4, r3
 800d558:	4b32      	ldr	r3, [pc, #200]	; (800d624 <rint+0x10c>)
 800d55a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d55e:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d562:	4602      	mov	r2, r0
 800d564:	460b      	mov	r3, r1
 800d566:	4630      	mov	r0, r6
 800d568:	4639      	mov	r1, r7
 800d56a:	f7f2 fe8f 	bl	800028c <__adddf3>
 800d56e:	e9cd 0100 	strd	r0, r1, [sp]
 800d572:	463b      	mov	r3, r7
 800d574:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d578:	4632      	mov	r2, r6
 800d57a:	f7f2 fe85 	bl	8000288 <__aeabi_dsub>
 800d57e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d582:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800d586:	4639      	mov	r1, r7
 800d588:	ec41 0b10 	vmov	d0, r0, r1
 800d58c:	b003      	add	sp, #12
 800d58e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d590:	4a25      	ldr	r2, [pc, #148]	; (800d628 <rint+0x110>)
 800d592:	4132      	asrs	r2, r6
 800d594:	ea01 0702 	and.w	r7, r1, r2
 800d598:	4307      	orrs	r7, r0
 800d59a:	d0f5      	beq.n	800d588 <rint+0x70>
 800d59c:	0851      	lsrs	r1, r2, #1
 800d59e:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800d5a2:	4314      	orrs	r4, r2
 800d5a4:	d00c      	beq.n	800d5c0 <rint+0xa8>
 800d5a6:	ea23 0201 	bic.w	r2, r3, r1
 800d5aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800d5ae:	2e13      	cmp	r6, #19
 800d5b0:	fa43 f606 	asr.w	r6, r3, r6
 800d5b4:	bf0c      	ite	eq
 800d5b6:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800d5ba:	2400      	movne	r4, #0
 800d5bc:	ea42 0306 	orr.w	r3, r2, r6
 800d5c0:	4918      	ldr	r1, [pc, #96]	; (800d624 <rint+0x10c>)
 800d5c2:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800d5c6:	4622      	mov	r2, r4
 800d5c8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d5cc:	4620      	mov	r0, r4
 800d5ce:	4629      	mov	r1, r5
 800d5d0:	f7f2 fe5c 	bl	800028c <__adddf3>
 800d5d4:	e9cd 0100 	strd	r0, r1, [sp]
 800d5d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d5dc:	4622      	mov	r2, r4
 800d5de:	462b      	mov	r3, r5
 800d5e0:	f7f2 fe52 	bl	8000288 <__aeabi_dsub>
 800d5e4:	e7d0      	b.n	800d588 <rint+0x70>
 800d5e6:	2e33      	cmp	r6, #51	; 0x33
 800d5e8:	dd07      	ble.n	800d5fa <rint+0xe2>
 800d5ea:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d5ee:	d1cb      	bne.n	800d588 <rint+0x70>
 800d5f0:	ee10 2a10 	vmov	r2, s0
 800d5f4:	f7f2 fe4a 	bl	800028c <__adddf3>
 800d5f8:	e7c6      	b.n	800d588 <rint+0x70>
 800d5fa:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800d5fe:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800d602:	40d6      	lsrs	r6, r2
 800d604:	4230      	tst	r0, r6
 800d606:	d0bf      	beq.n	800d588 <rint+0x70>
 800d608:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800d60c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800d610:	bf1f      	itttt	ne
 800d612:	ea24 0101 	bicne.w	r1, r4, r1
 800d616:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800d61a:	fa44 f202 	asrne.w	r2, r4, r2
 800d61e:	ea41 0402 	orrne.w	r4, r1, r2
 800d622:	e7cd      	b.n	800d5c0 <rint+0xa8>
 800d624:	0800e510 	.word	0x0800e510
 800d628:	000fffff 	.word	0x000fffff
 800d62c:	00000000 	.word	0x00000000

0800d630 <scalbn>:
 800d630:	b570      	push	{r4, r5, r6, lr}
 800d632:	ec55 4b10 	vmov	r4, r5, d0
 800d636:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d63a:	4606      	mov	r6, r0
 800d63c:	462b      	mov	r3, r5
 800d63e:	b99a      	cbnz	r2, 800d668 <scalbn+0x38>
 800d640:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d644:	4323      	orrs	r3, r4
 800d646:	d036      	beq.n	800d6b6 <scalbn+0x86>
 800d648:	4b39      	ldr	r3, [pc, #228]	; (800d730 <scalbn+0x100>)
 800d64a:	4629      	mov	r1, r5
 800d64c:	ee10 0a10 	vmov	r0, s0
 800d650:	2200      	movs	r2, #0
 800d652:	f7f2 ffd1 	bl	80005f8 <__aeabi_dmul>
 800d656:	4b37      	ldr	r3, [pc, #220]	; (800d734 <scalbn+0x104>)
 800d658:	429e      	cmp	r6, r3
 800d65a:	4604      	mov	r4, r0
 800d65c:	460d      	mov	r5, r1
 800d65e:	da10      	bge.n	800d682 <scalbn+0x52>
 800d660:	a32b      	add	r3, pc, #172	; (adr r3, 800d710 <scalbn+0xe0>)
 800d662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d666:	e03a      	b.n	800d6de <scalbn+0xae>
 800d668:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d66c:	428a      	cmp	r2, r1
 800d66e:	d10c      	bne.n	800d68a <scalbn+0x5a>
 800d670:	ee10 2a10 	vmov	r2, s0
 800d674:	4620      	mov	r0, r4
 800d676:	4629      	mov	r1, r5
 800d678:	f7f2 fe08 	bl	800028c <__adddf3>
 800d67c:	4604      	mov	r4, r0
 800d67e:	460d      	mov	r5, r1
 800d680:	e019      	b.n	800d6b6 <scalbn+0x86>
 800d682:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d686:	460b      	mov	r3, r1
 800d688:	3a36      	subs	r2, #54	; 0x36
 800d68a:	4432      	add	r2, r6
 800d68c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d690:	428a      	cmp	r2, r1
 800d692:	dd08      	ble.n	800d6a6 <scalbn+0x76>
 800d694:	2d00      	cmp	r5, #0
 800d696:	a120      	add	r1, pc, #128	; (adr r1, 800d718 <scalbn+0xe8>)
 800d698:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d69c:	da1c      	bge.n	800d6d8 <scalbn+0xa8>
 800d69e:	a120      	add	r1, pc, #128	; (adr r1, 800d720 <scalbn+0xf0>)
 800d6a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6a4:	e018      	b.n	800d6d8 <scalbn+0xa8>
 800d6a6:	2a00      	cmp	r2, #0
 800d6a8:	dd08      	ble.n	800d6bc <scalbn+0x8c>
 800d6aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d6ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d6b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d6b6:	ec45 4b10 	vmov	d0, r4, r5
 800d6ba:	bd70      	pop	{r4, r5, r6, pc}
 800d6bc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d6c0:	da19      	bge.n	800d6f6 <scalbn+0xc6>
 800d6c2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d6c6:	429e      	cmp	r6, r3
 800d6c8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d6cc:	dd0a      	ble.n	800d6e4 <scalbn+0xb4>
 800d6ce:	a112      	add	r1, pc, #72	; (adr r1, 800d718 <scalbn+0xe8>)
 800d6d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d1e2      	bne.n	800d69e <scalbn+0x6e>
 800d6d8:	a30f      	add	r3, pc, #60	; (adr r3, 800d718 <scalbn+0xe8>)
 800d6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6de:	f7f2 ff8b 	bl	80005f8 <__aeabi_dmul>
 800d6e2:	e7cb      	b.n	800d67c <scalbn+0x4c>
 800d6e4:	a10a      	add	r1, pc, #40	; (adr r1, 800d710 <scalbn+0xe0>)
 800d6e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d0b8      	beq.n	800d660 <scalbn+0x30>
 800d6ee:	a10e      	add	r1, pc, #56	; (adr r1, 800d728 <scalbn+0xf8>)
 800d6f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6f4:	e7b4      	b.n	800d660 <scalbn+0x30>
 800d6f6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d6fa:	3236      	adds	r2, #54	; 0x36
 800d6fc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d700:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d704:	4620      	mov	r0, r4
 800d706:	4b0c      	ldr	r3, [pc, #48]	; (800d738 <scalbn+0x108>)
 800d708:	2200      	movs	r2, #0
 800d70a:	e7e8      	b.n	800d6de <scalbn+0xae>
 800d70c:	f3af 8000 	nop.w
 800d710:	c2f8f359 	.word	0xc2f8f359
 800d714:	01a56e1f 	.word	0x01a56e1f
 800d718:	8800759c 	.word	0x8800759c
 800d71c:	7e37e43c 	.word	0x7e37e43c
 800d720:	8800759c 	.word	0x8800759c
 800d724:	fe37e43c 	.word	0xfe37e43c
 800d728:	c2f8f359 	.word	0xc2f8f359
 800d72c:	81a56e1f 	.word	0x81a56e1f
 800d730:	43500000 	.word	0x43500000
 800d734:	ffff3cb0 	.word	0xffff3cb0
 800d738:	3c900000 	.word	0x3c900000

0800d73c <fabsf>:
 800d73c:	ee10 3a10 	vmov	r3, s0
 800d740:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d744:	ee00 3a10 	vmov	s0, r3
 800d748:	4770      	bx	lr

0800d74a <finitef>:
 800d74a:	b082      	sub	sp, #8
 800d74c:	ed8d 0a01 	vstr	s0, [sp, #4]
 800d750:	9801      	ldr	r0, [sp, #4]
 800d752:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800d756:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800d75a:	bfac      	ite	ge
 800d75c:	2000      	movge	r0, #0
 800d75e:	2001      	movlt	r0, #1
 800d760:	b002      	add	sp, #8
 800d762:	4770      	bx	lr

0800d764 <nanf>:
 800d764:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d76c <nanf+0x8>
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop
 800d76c:	7fc00000 	.word	0x7fc00000

0800d770 <rintf>:
 800d770:	ee10 2a10 	vmov	r2, s0
 800d774:	b513      	push	{r0, r1, r4, lr}
 800d776:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d77a:	397f      	subs	r1, #127	; 0x7f
 800d77c:	2916      	cmp	r1, #22
 800d77e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800d782:	dc47      	bgt.n	800d814 <rintf+0xa4>
 800d784:	b32b      	cbz	r3, 800d7d2 <rintf+0x62>
 800d786:	2900      	cmp	r1, #0
 800d788:	ee10 3a10 	vmov	r3, s0
 800d78c:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 800d790:	da21      	bge.n	800d7d6 <rintf+0x66>
 800d792:	f3c2 0316 	ubfx	r3, r2, #0, #23
 800d796:	425b      	negs	r3, r3
 800d798:	4921      	ldr	r1, [pc, #132]	; (800d820 <rintf+0xb0>)
 800d79a:	0a5b      	lsrs	r3, r3, #9
 800d79c:	0d12      	lsrs	r2, r2, #20
 800d79e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d7a2:	0512      	lsls	r2, r2, #20
 800d7a4:	4313      	orrs	r3, r2
 800d7a6:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800d7aa:	ee07 3a90 	vmov	s15, r3
 800d7ae:	edd1 6a00 	vldr	s13, [r1]
 800d7b2:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d7b6:	ed8d 7a01 	vstr	s14, [sp, #4]
 800d7ba:	eddd 7a01 	vldr	s15, [sp, #4]
 800d7be:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d7c2:	ee17 3a90 	vmov	r3, s15
 800d7c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d7ca:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800d7ce:	ee00 3a10 	vmov	s0, r3
 800d7d2:	b002      	add	sp, #8
 800d7d4:	bd10      	pop	{r4, pc}
 800d7d6:	4a13      	ldr	r2, [pc, #76]	; (800d824 <rintf+0xb4>)
 800d7d8:	410a      	asrs	r2, r1
 800d7da:	4213      	tst	r3, r2
 800d7dc:	d0f9      	beq.n	800d7d2 <rintf+0x62>
 800d7de:	0854      	lsrs	r4, r2, #1
 800d7e0:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 800d7e4:	d006      	beq.n	800d7f4 <rintf+0x84>
 800d7e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d7ea:	ea23 0304 	bic.w	r3, r3, r4
 800d7ee:	fa42 f101 	asr.w	r1, r2, r1
 800d7f2:	430b      	orrs	r3, r1
 800d7f4:	4a0a      	ldr	r2, [pc, #40]	; (800d820 <rintf+0xb0>)
 800d7f6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800d7fa:	ed90 7a00 	vldr	s14, [r0]
 800d7fe:	ee07 3a90 	vmov	s15, r3
 800d802:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d806:	edcd 7a01 	vstr	s15, [sp, #4]
 800d80a:	ed9d 0a01 	vldr	s0, [sp, #4]
 800d80e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d812:	e7de      	b.n	800d7d2 <rintf+0x62>
 800d814:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d818:	d3db      	bcc.n	800d7d2 <rintf+0x62>
 800d81a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d81e:	e7d8      	b.n	800d7d2 <rintf+0x62>
 800d820:	0800e520 	.word	0x0800e520
 800d824:	007fffff 	.word	0x007fffff

0800d828 <scalbnf>:
 800d828:	ee10 3a10 	vmov	r3, s0
 800d82c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800d830:	d025      	beq.n	800d87e <scalbnf+0x56>
 800d832:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d836:	d302      	bcc.n	800d83e <scalbnf+0x16>
 800d838:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d83c:	4770      	bx	lr
 800d83e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800d842:	d122      	bne.n	800d88a <scalbnf+0x62>
 800d844:	4b2a      	ldr	r3, [pc, #168]	; (800d8f0 <scalbnf+0xc8>)
 800d846:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800d8f4 <scalbnf+0xcc>
 800d84a:	4298      	cmp	r0, r3
 800d84c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d850:	db16      	blt.n	800d880 <scalbnf+0x58>
 800d852:	ee10 3a10 	vmov	r3, s0
 800d856:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d85a:	3a19      	subs	r2, #25
 800d85c:	4402      	add	r2, r0
 800d85e:	2afe      	cmp	r2, #254	; 0xfe
 800d860:	dd15      	ble.n	800d88e <scalbnf+0x66>
 800d862:	ee10 3a10 	vmov	r3, s0
 800d866:	eddf 7a24 	vldr	s15, [pc, #144]	; 800d8f8 <scalbnf+0xd0>
 800d86a:	eddf 6a24 	vldr	s13, [pc, #144]	; 800d8fc <scalbnf+0xd4>
 800d86e:	2b00      	cmp	r3, #0
 800d870:	eeb0 7a67 	vmov.f32	s14, s15
 800d874:	bfb8      	it	lt
 800d876:	eef0 7a66 	vmovlt.f32	s15, s13
 800d87a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800d87e:	4770      	bx	lr
 800d880:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d900 <scalbnf+0xd8>
 800d884:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d888:	4770      	bx	lr
 800d88a:	0dd2      	lsrs	r2, r2, #23
 800d88c:	e7e6      	b.n	800d85c <scalbnf+0x34>
 800d88e:	2a00      	cmp	r2, #0
 800d890:	dd06      	ble.n	800d8a0 <scalbnf+0x78>
 800d892:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d896:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d89a:	ee00 3a10 	vmov	s0, r3
 800d89e:	4770      	bx	lr
 800d8a0:	f112 0f16 	cmn.w	r2, #22
 800d8a4:	da1a      	bge.n	800d8dc <scalbnf+0xb4>
 800d8a6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d8aa:	4298      	cmp	r0, r3
 800d8ac:	ee10 3a10 	vmov	r3, s0
 800d8b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d8b4:	dd0a      	ble.n	800d8cc <scalbnf+0xa4>
 800d8b6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800d8f8 <scalbnf+0xd0>
 800d8ba:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800d8fc <scalbnf+0xd4>
 800d8be:	eef0 7a40 	vmov.f32	s15, s0
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	bf18      	it	ne
 800d8c6:	eeb0 0a47 	vmovne.f32	s0, s14
 800d8ca:	e7db      	b.n	800d884 <scalbnf+0x5c>
 800d8cc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800d900 <scalbnf+0xd8>
 800d8d0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800d904 <scalbnf+0xdc>
 800d8d4:	eef0 7a40 	vmov.f32	s15, s0
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	e7f3      	b.n	800d8c4 <scalbnf+0x9c>
 800d8dc:	3219      	adds	r2, #25
 800d8de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d8e2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800d8e6:	eddf 7a08 	vldr	s15, [pc, #32]	; 800d908 <scalbnf+0xe0>
 800d8ea:	ee07 3a10 	vmov	s14, r3
 800d8ee:	e7c4      	b.n	800d87a <scalbnf+0x52>
 800d8f0:	ffff3cb0 	.word	0xffff3cb0
 800d8f4:	4c000000 	.word	0x4c000000
 800d8f8:	7149f2ca 	.word	0x7149f2ca
 800d8fc:	f149f2ca 	.word	0xf149f2ca
 800d900:	0da24260 	.word	0x0da24260
 800d904:	8da24260 	.word	0x8da24260
 800d908:	33000000 	.word	0x33000000

0800d90c <_init>:
 800d90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d90e:	bf00      	nop
 800d910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d912:	bc08      	pop	{r3}
 800d914:	469e      	mov	lr, r3
 800d916:	4770      	bx	lr

0800d918 <_fini>:
 800d918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d91a:	bf00      	nop
 800d91c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d91e:	bc08      	pop	{r3}
 800d920:	469e      	mov	lr, r3
 800d922:	4770      	bx	lr
