// Seed: 2605890829
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    output supply1 id_4
);
  assign module_1.id_1 = 0;
  tri0 id_6 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output tri id_2,
    input wire id_3,
    output supply1 id_4,
    output logic id_5,
    input supply1 id_6,
    input logic id_7,
    input tri id_8
);
  always id_5 <= id_7;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_8,
      id_0,
      id_4
  );
  wire id_10, id_11, id_12;
  wire id_13;
endmodule
