
Thermostat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00802800  00802800  0000030e  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000f0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000002f  00000000  00000000  0000030e  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000000e  00000000  00000000  0000033d  2**0
                  CONTENTS, READONLY
  4 .debug_info   0000248a  00000000  00000000  0000034b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00002296  00000000  00000000  000027d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000187  00000000  00000000  00004a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_str    00000f85  00000000  00000000  00004bf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .text         00000002  00000298  00000298  0000030c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00005b78  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .text.atmel_start_init 00000002  0000010a  0000010a  0000017e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.startup.main 00000004  000000fe  000000fe  00000172  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.BOD_init 00000004  00000244  00000244  000002b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.CLKCTRL_init 00000004  000001c8  000001c8  0000023c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.CPUINT_init 00000004  0000023c  0000023c  000002b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.mcu_init 0000006e  0000015a  0000015a  000001ce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.USART_SCRN_initialization 00000022  000001d0  000001d0  00000244  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.USART_WIFI_initialization 00000012  000001f2  000001f2  00000266  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.USART_TEMP_initialization 00000012  00000204  00000204  00000278  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.USART_3_initialization 00000022  00000216  00000216  0000028a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.system_init 0000004e  0000010c  0000010c  00000180  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.SLPCTRL_init 00000004  00000240  00000240  000002b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.USART_SCRN_init 00000014  00000248  00000248  000002bc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.USART_WIFI_init 00000014  0000025c  0000025c  000002d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.USART_TEMP_init 00000014  00000270  00000270  000002e4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.USART_3_init 00000014  00000284  00000284  000002f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.VREF_0_init 00000004  000001cc  000001cc  00000240  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.WDT_0_init 00000004  00000238  00000238  000002ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.__dummy_fini 00000002  00000102  00000102  00000176  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.__dummy_funcs_on_exit 00000002  00000108  00000108  0000017c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.__dummy_simulator_exit 00000002  00000104  00000104  00000178  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.exit    0000000e  000000f0  000000f0  00000164  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text._Exit   00000002  00000106  00000106  0000017a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	4f c0       	rjmp	.+158    	; 0xa0 <__ctors_end>
   2:	00 00       	nop
   4:	49 c1       	rjmp	.+658    	; 0x298 <__bad_interrupt>
   6:	00 00       	nop
   8:	47 c1       	rjmp	.+654    	; 0x298 <__bad_interrupt>
   a:	00 00       	nop
   c:	45 c1       	rjmp	.+650    	; 0x298 <__bad_interrupt>
   e:	00 00       	nop
  10:	43 c1       	rjmp	.+646    	; 0x298 <__bad_interrupt>
  12:	00 00       	nop
  14:	41 c1       	rjmp	.+642    	; 0x298 <__bad_interrupt>
  16:	00 00       	nop
  18:	3f c1       	rjmp	.+638    	; 0x298 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	3d c1       	rjmp	.+634    	; 0x298 <__bad_interrupt>
  1e:	00 00       	nop
  20:	3b c1       	rjmp	.+630    	; 0x298 <__bad_interrupt>
  22:	00 00       	nop
  24:	39 c1       	rjmp	.+626    	; 0x298 <__bad_interrupt>
  26:	00 00       	nop
  28:	37 c1       	rjmp	.+622    	; 0x298 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	35 c1       	rjmp	.+618    	; 0x298 <__bad_interrupt>
  2e:	00 00       	nop
  30:	33 c1       	rjmp	.+614    	; 0x298 <__bad_interrupt>
  32:	00 00       	nop
  34:	31 c1       	rjmp	.+610    	; 0x298 <__bad_interrupt>
  36:	00 00       	nop
  38:	2f c1       	rjmp	.+606    	; 0x298 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	2d c1       	rjmp	.+602    	; 0x298 <__bad_interrupt>
  3e:	00 00       	nop
  40:	2b c1       	rjmp	.+598    	; 0x298 <__bad_interrupt>
  42:	00 00       	nop
  44:	29 c1       	rjmp	.+594    	; 0x298 <__bad_interrupt>
  46:	00 00       	nop
  48:	27 c1       	rjmp	.+590    	; 0x298 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	25 c1       	rjmp	.+586    	; 0x298 <__bad_interrupt>
  4e:	00 00       	nop
  50:	23 c1       	rjmp	.+582    	; 0x298 <__bad_interrupt>
  52:	00 00       	nop
  54:	21 c1       	rjmp	.+578    	; 0x298 <__bad_interrupt>
  56:	00 00       	nop
  58:	1f c1       	rjmp	.+574    	; 0x298 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	1d c1       	rjmp	.+570    	; 0x298 <__bad_interrupt>
  5e:	00 00       	nop
  60:	1b c1       	rjmp	.+566    	; 0x298 <__bad_interrupt>
  62:	00 00       	nop
  64:	19 c1       	rjmp	.+562    	; 0x298 <__bad_interrupt>
  66:	00 00       	nop
  68:	17 c1       	rjmp	.+558    	; 0x298 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	15 c1       	rjmp	.+554    	; 0x298 <__bad_interrupt>
  6e:	00 00       	nop
  70:	13 c1       	rjmp	.+550    	; 0x298 <__bad_interrupt>
  72:	00 00       	nop
  74:	11 c1       	rjmp	.+546    	; 0x298 <__bad_interrupt>
  76:	00 00       	nop
  78:	0f c1       	rjmp	.+542    	; 0x298 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	0d c1       	rjmp	.+538    	; 0x298 <__bad_interrupt>
  7e:	00 00       	nop
  80:	0b c1       	rjmp	.+534    	; 0x298 <__bad_interrupt>
  82:	00 00       	nop
  84:	09 c1       	rjmp	.+530    	; 0x298 <__bad_interrupt>
  86:	00 00       	nop
  88:	07 c1       	rjmp	.+526    	; 0x298 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	05 c1       	rjmp	.+522    	; 0x298 <__bad_interrupt>
  8e:	00 00       	nop
  90:	03 c1       	rjmp	.+518    	; 0x298 <__bad_interrupt>
  92:	00 00       	nop
  94:	01 c1       	rjmp	.+514    	; 0x298 <__bad_interrupt>
  96:	00 00       	nop
  98:	ff c0       	rjmp	.+510    	; 0x298 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	fd c0       	rjmp	.+506    	; 0x298 <__bad_interrupt>
	...

000000a0 <__ctors_end>:
  a0:	11 24       	eor	r1, r1
  a2:	1f be       	out	0x3f, r1	; 63
  a4:	cf ef       	ldi	r28, 0xFF	; 255
  a6:	cd bf       	out	0x3d, r28	; 61
  a8:	df e3       	ldi	r29, 0x3F	; 63
  aa:	de bf       	out	0x3e, r29	; 62

000000ac <__do_copy_data>:
  ac:	e0 ea       	ldi	r30, 0xA0	; 160
  ae:	f0 e0       	ldi	r31, 0x00	; 0
  b0:	40 e0       	ldi	r20, 0x00	; 0
  b2:	17 c0       	rjmp	.+46     	; 0xe2 <__do_clear_bss+0x8>
  b4:	b5 91       	lpm	r27, Z+
  b6:	a5 91       	lpm	r26, Z+
  b8:	35 91       	lpm	r19, Z+
  ba:	25 91       	lpm	r18, Z+
  bc:	05 91       	lpm	r16, Z+
  be:	07 fd       	sbrc	r16, 7
  c0:	0c c0       	rjmp	.+24     	; 0xda <__do_clear_bss>
  c2:	95 91       	lpm	r25, Z+
  c4:	85 91       	lpm	r24, Z+
  c6:	ef 01       	movw	r28, r30
  c8:	f9 2f       	mov	r31, r25
  ca:	e8 2f       	mov	r30, r24
  cc:	05 90       	lpm	r0, Z+
  ce:	0d 92       	st	X+, r0
  d0:	a2 17       	cp	r26, r18
  d2:	b3 07       	cpc	r27, r19
  d4:	d9 f7       	brne	.-10     	; 0xcc <__do_copy_data+0x20>
  d6:	fe 01       	movw	r30, r28
  d8:	04 c0       	rjmp	.+8      	; 0xe2 <__do_clear_bss+0x8>

000000da <__do_clear_bss>:
  da:	1d 92       	st	X+, r1
  dc:	a2 17       	cp	r26, r18
  de:	b3 07       	cpc	r27, r19
  e0:	e1 f7       	brne	.-8      	; 0xda <__do_clear_bss>
  e2:	e0 3a       	cpi	r30, 0xA0	; 160
  e4:	f4 07       	cpc	r31, r20
  e6:	31 f7       	brne	.-52     	; 0xb4 <__do_copy_data+0x8>
  e8:	0a d0       	rcall	.+20     	; 0xfe <main>
  ea:	02 c0       	rjmp	.+4      	; 0xf0 <_etext>

000000ec <_exit>:
  ec:	f8 94       	cli

000000ee <__stop_program>:
  ee:	ff cf       	rjmp	.-2      	; 0xee <__stop_program>

Disassembly of section .text:

00000298 <__bad_interrupt>:
 298:	b3 ce       	rjmp	.-666    	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.atmel_start_init:

0000010a <atmel_start_init>:
 10a:	00 c0       	rjmp	.+0      	; 0x10c <system_init>

Disassembly of section .text.startup.main:

000000fe <main>:
  fe:	05 d0       	rcall	.+10     	; 0x10a <atmel_start_init>
 100:	ff cf       	rjmp	.-2      	; 0x100 <__EEPROM_REGION_LENGTH__>

Disassembly of section .text.BOD_init:

00000244 <BOD_init>:
 244:	80 e0       	ldi	r24, 0x00	; 0
 246:	08 95       	ret

Disassembly of section .text.CLKCTRL_init:

000001c8 <CLKCTRL_init>:
 1c8:	80 e0       	ldi	r24, 0x00	; 0
 1ca:	08 95       	ret

Disassembly of section .text.CPUINT_init:

0000023c <CPUINT_init>:
 23c:	80 e0       	ldi	r24, 0x00	; 0
 23e:	08 95       	ret

Disassembly of section .text.mcu_init:

0000015a <mcu_init>:
 15a:	e0 e1       	ldi	r30, 0x10	; 16
 15c:	f4 e0       	ldi	r31, 0x04	; 4
 15e:	80 81       	ld	r24, Z
 160:	88 60       	ori	r24, 0x08	; 8
 162:	81 93       	st	Z+, r24
 164:	e8 31       	cpi	r30, 0x18	; 24
 166:	84 e0       	ldi	r24, 0x04	; 4
 168:	f8 07       	cpc	r31, r24
 16a:	c9 f7       	brne	.-14     	; 0x15e <mcu_init+0x4>
 16c:	e0 e3       	ldi	r30, 0x30	; 48
 16e:	f4 e0       	ldi	r31, 0x04	; 4
 170:	80 81       	ld	r24, Z
 172:	88 60       	ori	r24, 0x08	; 8
 174:	81 93       	st	Z+, r24
 176:	e8 33       	cpi	r30, 0x38	; 56
 178:	84 e0       	ldi	r24, 0x04	; 4
 17a:	f8 07       	cpc	r31, r24
 17c:	c9 f7       	brne	.-14     	; 0x170 <mcu_init+0x16>
 17e:	e0 e5       	ldi	r30, 0x50	; 80
 180:	f4 e0       	ldi	r31, 0x04	; 4
 182:	80 81       	ld	r24, Z
 184:	88 60       	ori	r24, 0x08	; 8
 186:	81 93       	st	Z+, r24
 188:	e8 35       	cpi	r30, 0x58	; 88
 18a:	84 e0       	ldi	r24, 0x04	; 4
 18c:	f8 07       	cpc	r31, r24
 18e:	c9 f7       	brne	.-14     	; 0x182 <mcu_init+0x28>
 190:	e0 e7       	ldi	r30, 0x70	; 112
 192:	f4 e0       	ldi	r31, 0x04	; 4
 194:	80 81       	ld	r24, Z
 196:	88 60       	ori	r24, 0x08	; 8
 198:	81 93       	st	Z+, r24
 19a:	e8 37       	cpi	r30, 0x78	; 120
 19c:	84 e0       	ldi	r24, 0x04	; 4
 19e:	f8 07       	cpc	r31, r24
 1a0:	c9 f7       	brne	.-14     	; 0x194 <mcu_init+0x3a>
 1a2:	e0 e9       	ldi	r30, 0x90	; 144
 1a4:	f4 e0       	ldi	r31, 0x04	; 4
 1a6:	80 81       	ld	r24, Z
 1a8:	88 60       	ori	r24, 0x08	; 8
 1aa:	81 93       	st	Z+, r24
 1ac:	e8 39       	cpi	r30, 0x98	; 152
 1ae:	84 e0       	ldi	r24, 0x04	; 4
 1b0:	f8 07       	cpc	r31, r24
 1b2:	c9 f7       	brne	.-14     	; 0x1a6 <mcu_init+0x4c>
 1b4:	e0 eb       	ldi	r30, 0xB0	; 176
 1b6:	f4 e0       	ldi	r31, 0x04	; 4
 1b8:	80 81       	ld	r24, Z
 1ba:	88 60       	ori	r24, 0x08	; 8
 1bc:	81 93       	st	Z+, r24
 1be:	e8 3b       	cpi	r30, 0xB8	; 184
 1c0:	84 e0       	ldi	r24, 0x04	; 4
 1c2:	f8 07       	cpc	r31, r24
 1c4:	c9 f7       	brne	.-14     	; 0x1b8 <mcu_init+0x5e>
 1c6:	08 95       	ret

Disassembly of section .text.USART_SCRN_initialization:

000001d0 <USART_SCRN_initialization>:
 1d0:	05 98       	cbi	0x00, 5	; 0
 1d2:	e5 e1       	ldi	r30, 0x15	; 21
 1d4:	f4 e0       	ldi	r31, 0x04	; 4
 1d6:	80 81       	ld	r24, Z
 1d8:	87 7f       	andi	r24, 0xF7	; 247
 1da:	80 83       	st	Z, r24
 1dc:	e0 ee       	ldi	r30, 0xE0	; 224
 1de:	f5 e0       	ldi	r31, 0x05	; 5
 1e0:	82 81       	ldd	r24, Z+2	; 0x02
 1e2:	81 60       	ori	r24, 0x01	; 1
 1e4:	82 83       	std	Z+2, r24	; 0x02
 1e6:	0c 98       	cbi	0x01, 4	; 1
 1e8:	04 9a       	sbi	0x00, 4	; 0
 1ea:	82 81       	ldd	r24, Z+2	; 0x02
 1ec:	81 60       	ori	r24, 0x01	; 1
 1ee:	82 83       	std	Z+2, r24	; 0x02
 1f0:	2b c0       	rjmp	.+86     	; 0x248 <USART_SCRN_init>

Disassembly of section .text.USART_WIFI_initialization:

000001f2 <USART_WIFI_initialization>:
 1f2:	41 98       	cbi	0x08, 1	; 8
 1f4:	e1 e5       	ldi	r30, 0x51	; 81
 1f6:	f4 e0       	ldi	r31, 0x04	; 4
 1f8:	80 81       	ld	r24, Z
 1fa:	87 7f       	andi	r24, 0xF7	; 247
 1fc:	80 83       	st	Z, r24
 1fe:	48 98       	cbi	0x09, 0	; 9
 200:	40 9a       	sbi	0x08, 0	; 8
 202:	2c c0       	rjmp	.+88     	; 0x25c <USART_WIFI_init>

Disassembly of section .text.USART_TEMP_initialization:

00000204 <USART_TEMP_initialization>:
 204:	a1 98       	cbi	0x14, 1	; 20
 206:	e1 eb       	ldi	r30, 0xB1	; 177
 208:	f4 e0       	ldi	r31, 0x04	; 4
 20a:	80 81       	ld	r24, Z
 20c:	87 7f       	andi	r24, 0xF7	; 247
 20e:	80 83       	st	Z, r24
 210:	a8 98       	cbi	0x15, 0	; 21
 212:	a0 9a       	sbi	0x14, 0	; 20
 214:	2d c0       	rjmp	.+90     	; 0x270 <USART_TEMP_init>

Disassembly of section .text.USART_3_initialization:

00000216 <USART_3_initialization>:
 216:	25 98       	cbi	0x04, 5	; 4
 218:	e5 e3       	ldi	r30, 0x35	; 53
 21a:	f4 e0       	ldi	r31, 0x04	; 4
 21c:	80 81       	ld	r24, Z
 21e:	87 7f       	andi	r24, 0xF7	; 247
 220:	80 83       	st	Z, r24
 222:	e0 ee       	ldi	r30, 0xE0	; 224
 224:	f5 e0       	ldi	r31, 0x05	; 5
 226:	82 81       	ldd	r24, Z+2	; 0x02
 228:	80 64       	ori	r24, 0x40	; 64
 22a:	82 83       	std	Z+2, r24	; 0x02
 22c:	2c 98       	cbi	0x05, 4	; 5
 22e:	24 9a       	sbi	0x04, 4	; 4
 230:	82 81       	ldd	r24, Z+2	; 0x02
 232:	80 64       	ori	r24, 0x40	; 64
 234:	82 83       	std	Z+2, r24	; 0x02
 236:	26 c0       	rjmp	.+76     	; 0x284 <USART_3_init>

Disassembly of section .text.system_init:

0000010c <system_init>:
 10c:	26 d0       	rcall	.+76     	; 0x15a <mcu_init>
 10e:	4c 98       	cbi	0x09, 4	; 9
 110:	44 9a       	sbi	0x08, 4	; 8
 112:	4d 98       	cbi	0x09, 5	; 9
 114:	45 9a       	sbi	0x08, 5	; 8
 116:	4e 98       	cbi	0x09, 6	; 9
 118:	46 9a       	sbi	0x08, 6	; 8
 11a:	4f 98       	cbi	0x09, 7	; 9
 11c:	47 9a       	sbi	0x08, 7	; 8
 11e:	68 98       	cbi	0x0d, 0	; 13
 120:	60 9a       	sbi	0x0c, 0	; 12
 122:	69 98       	cbi	0x0d, 1	; 13
 124:	61 9a       	sbi	0x0c, 1	; 12
 126:	6a 98       	cbi	0x0d, 2	; 13
 128:	62 9a       	sbi	0x0c, 2	; 12
 12a:	6b 98       	cbi	0x0d, 3	; 13
 12c:	63 9a       	sbi	0x0c, 3	; 12
 12e:	8b 98       	cbi	0x11, 3	; 17
 130:	83 9a       	sbi	0x10, 3	; 16
 132:	ac 98       	cbi	0x15, 4	; 21
 134:	a4 9a       	sbi	0x14, 4	; 20
 136:	ad 98       	cbi	0x15, 5	; 21
 138:	a5 9a       	sbi	0x14, 5	; 20
 13a:	a6 98       	cbi	0x14, 6	; 20
 13c:	e6 eb       	ldi	r30, 0xB6	; 182
 13e:	f4 e0       	ldi	r31, 0x04	; 4
 140:	80 81       	ld	r24, Z
 142:	87 7f       	andi	r24, 0xF7	; 247
 144:	80 83       	st	Z, r24
 146:	40 d0       	rcall	.+128    	; 0x1c8 <CLKCTRL_init>
 148:	41 d0       	rcall	.+130    	; 0x1cc <VREF_0_init>
 14a:	42 d0       	rcall	.+132    	; 0x1d0 <USART_SCRN_initialization>
 14c:	52 d0       	rcall	.+164    	; 0x1f2 <USART_WIFI_initialization>
 14e:	5a d0       	rcall	.+180    	; 0x204 <USART_TEMP_initialization>
 150:	62 d0       	rcall	.+196    	; 0x216 <USART_3_initialization>
 152:	72 d0       	rcall	.+228    	; 0x238 <WDT_0_init>
 154:	73 d0       	rcall	.+230    	; 0x23c <CPUINT_init>
 156:	74 d0       	rcall	.+232    	; 0x240 <SLPCTRL_init>
 158:	75 c0       	rjmp	.+234    	; 0x244 <BOD_init>

Disassembly of section .text.SLPCTRL_init:

00000240 <SLPCTRL_init>:
 240:	80 e0       	ldi	r24, 0x00	; 0
 242:	08 95       	ret

Disassembly of section .text.USART_SCRN_init:

00000248 <USART_SCRN_init>:
 248:	e0 e0       	ldi	r30, 0x00	; 0
 24a:	f8 e0       	ldi	r31, 0x08	; 8
 24c:	8d e6       	ldi	r24, 0x6D	; 109
 24e:	95 e0       	ldi	r25, 0x05	; 5
 250:	80 87       	std	Z+8, r24	; 0x08
 252:	91 87       	std	Z+9, r25	; 0x09
 254:	80 ec       	ldi	r24, 0xC0	; 192
 256:	86 83       	std	Z+6, r24	; 0x06
 258:	80 e0       	ldi	r24, 0x00	; 0
 25a:	08 95       	ret

Disassembly of section .text.USART_WIFI_init:

0000025c <USART_WIFI_init>:
 25c:	e0 e2       	ldi	r30, 0x20	; 32
 25e:	f8 e0       	ldi	r31, 0x08	; 8
 260:	8d e6       	ldi	r24, 0x6D	; 109
 262:	95 e0       	ldi	r25, 0x05	; 5
 264:	80 87       	std	Z+8, r24	; 0x08
 266:	91 87       	std	Z+9, r25	; 0x09
 268:	80 ec       	ldi	r24, 0xC0	; 192
 26a:	86 83       	std	Z+6, r24	; 0x06
 26c:	80 e0       	ldi	r24, 0x00	; 0
 26e:	08 95       	ret

Disassembly of section .text.USART_TEMP_init:

00000270 <USART_TEMP_init>:
 270:	e0 e4       	ldi	r30, 0x40	; 64
 272:	f8 e0       	ldi	r31, 0x08	; 8
 274:	8d e6       	ldi	r24, 0x6D	; 109
 276:	95 e0       	ldi	r25, 0x05	; 5
 278:	80 87       	std	Z+8, r24	; 0x08
 27a:	91 87       	std	Z+9, r25	; 0x09
 27c:	80 ec       	ldi	r24, 0xC0	; 192
 27e:	86 83       	std	Z+6, r24	; 0x06
 280:	80 e0       	ldi	r24, 0x00	; 0
 282:	08 95       	ret

Disassembly of section .text.USART_3_init:

00000284 <USART_3_init>:
 284:	e0 e6       	ldi	r30, 0x60	; 96
 286:	f8 e0       	ldi	r31, 0x08	; 8
 288:	8d e6       	ldi	r24, 0x6D	; 109
 28a:	95 e0       	ldi	r25, 0x05	; 5
 28c:	80 87       	std	Z+8, r24	; 0x08
 28e:	91 87       	std	Z+9, r25	; 0x09
 290:	80 ec       	ldi	r24, 0xC0	; 192
 292:	86 83       	std	Z+6, r24	; 0x06
 294:	80 e0       	ldi	r24, 0x00	; 0
 296:	08 95       	ret

Disassembly of section .text.VREF_0_init:

000001cc <VREF_0_init>:
 1cc:	80 e0       	ldi	r24, 0x00	; 0
 1ce:	08 95       	ret

Disassembly of section .text.WDT_0_init:

00000238 <WDT_0_init>:
 238:	80 e0       	ldi	r24, 0x00	; 0
 23a:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00000102 <_fini>:
 102:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000108 <__funcs_on_exit>:
 108:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000104 <__simulator_exit>:
 104:	08 95       	ret

Disassembly of section .text.exit:

000000f0 <exit>:
  f0:	ec 01       	movw	r28, r24
  f2:	0a d0       	rcall	.+20     	; 0x108 <__funcs_on_exit>
  f4:	06 d0       	rcall	.+12     	; 0x102 <_fini>
  f6:	ce 01       	movw	r24, r28
  f8:	05 d0       	rcall	.+10     	; 0x104 <__simulator_exit>
  fa:	ce 01       	movw	r24, r28
  fc:	04 d0       	rcall	.+8      	; 0x106 <_Exit>

Disassembly of section .text._Exit:

00000106 <_Exit>:
 106:	f2 df       	rcall	.-28     	; 0xec <_exit>
