{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:48:37 2019 " "Info: Processing started: Thu Oct 31 20:48:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac_b -c dac_b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dac_b -c dac_b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dac_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_b-dac " "Info: Found design unit 1: dac_b-dac" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dac_b " "Info: Found entity 1: dac_b" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dac_b " "Info: Elaborating entity \"dac_b\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p3 dac_b.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at dac_b.vhd(8): used implicit default value for signal \"p3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p4 dac_b.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at dac_b.vhd(8): used implicit default value for signal \"p4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p0 dac_b.vhd(13) " "Warning (10631): VHDL Process Statement warning at dac_b.vhd(13): inferring latch(es) for signal or variable \"p0\", which holds its previous value in one or more paths through the process" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1 dac_b.vhd(13) " "Warning (10631): VHDL Process Statement warning at dac_b.vhd(13): inferring latch(es) for signal or variable \"p1\", which holds its previous value in one or more paths through the process" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p2 dac_b.vhd(13) " "Warning (10631): VHDL Process Statement warning at dac_b.vhd(13): inferring latch(es) for signal or variable \"p2\", which holds its previous value in one or more paths through the process" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p5 dac_b.vhd(13) " "Warning (10631): VHDL Process Statement warning at dac_b.vhd(13): inferring latch(es) for signal or variable \"p5\", which holds its previous value in one or more paths through the process" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p6 dac_b.vhd(13) " "Warning (10631): VHDL Process Statement warning at dac_b.vhd(13): inferring latch(es) for signal or variable \"p6\", which holds its previous value in one or more paths through the process" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p7 dac_b.vhd(13) " "Warning (10631): VHDL Process Statement warning at dac_b.vhd(13): inferring latch(es) for signal or variable \"p7\", which holds its previous value in one or more paths through the process" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p7\[0\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p7\[0\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p7\[1\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p7\[1\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p7\[2\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p7\[2\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p7\[3\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p7\[3\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p7\[4\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p7\[4\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p7\[5\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p7\[5\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p7\[6\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p7\[6\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p6\[0\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p6\[0\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p6\[1\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p6\[1\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p6\[2\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p6\[2\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p6\[3\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p6\[3\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p6\[4\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p6\[4\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p6\[5\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p6\[5\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p6\[6\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p6\[6\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5\[0\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p5\[0\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5\[1\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p5\[1\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5\[2\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p5\[2\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5\[3\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p5\[3\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5\[4\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p5\[4\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5\[5\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p5\[5\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5\[6\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p5\[6\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[0\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p2\[0\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[1\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p2\[1\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[2\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p2\[2\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[3\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p2\[3\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[4\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p2\[4\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[5\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p2\[5\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[6\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p2\[6\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[0\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p1\[0\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[1\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p1\[1\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[2\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p1\[2\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[3\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p1\[3\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[4\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p1\[4\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[5\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p1\[5\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[6\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p1\[6\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[0\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p0\[0\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[1\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p0\[1\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[2\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p0\[2\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[3\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p0\[3\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[4\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p0\[4\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[5\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p0\[5\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0\[6\] dac_b.vhd(13) " "Info (10041): Inferred latch for \"p0\[6\]\" at dac_b.vhd(13)" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Info: Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "dac_b.vhd" "Mod0" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 20 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "dac_b.vhd" "Div0" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "dac_b.vhd" "Mod1" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "dac_b.vhd" "Div1" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 23 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "dac_b.vhd" "Mod2" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 24 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "dac_b.vhd" "Mod3" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "dac_b.vhd" "Div2" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 26 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "dac_b.vhd" "Mod4" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 27 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "dac_b.vhd" "Div3" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 28 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "dac_b.vhd" "Mod5" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 29 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Info: Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info: Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Info: Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info: Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Info: Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Info: Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Info: Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Info: Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Info: Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_40f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Info: Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Info: Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Info: Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 27 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Info: Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Info: Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 27 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Info: Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "p5\[6\]\$latch " "Warning: LATCH primitive \"p5\[6\]\$latch\" is permanently disabled" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "p2\[5\] GND " "Warning (13410): Pin \"p2\[5\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p3\[0\] GND " "Warning (13410): Pin \"p3\[0\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p3\[1\] GND " "Warning (13410): Pin \"p3\[1\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p3\[2\] GND " "Warning (13410): Pin \"p3\[2\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p3\[3\] GND " "Warning (13410): Pin \"p3\[3\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p3\[4\] GND " "Warning (13410): Pin \"p3\[4\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p3\[5\] GND " "Warning (13410): Pin \"p3\[5\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p3\[6\] GND " "Warning (13410): Pin \"p3\[6\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p4\[0\] GND " "Warning (13410): Pin \"p4\[0\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p4\[1\] GND " "Warning (13410): Pin \"p4\[1\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p4\[2\] GND " "Warning (13410): Pin \"p4\[2\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p4\[3\] GND " "Warning (13410): Pin \"p4\[3\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p4\[4\] GND " "Warning (13410): Pin \"p4\[4\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p4\[5\] GND " "Warning (13410): Pin \"p4\[5\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p4\[6\] GND " "Warning (13410): Pin \"p4\[6\]\" is stuck at GND" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p5\[6\] VCC " "Warning (13410): Pin \"p5\[6\]\" is stuck at VCC" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Div1\|lpm_divide_1dm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ove.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qve.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[0\]~10 " "Info (17048): Logic cell \"lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qve.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_85m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "623 " "Info: Implemented 623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "559 " "Info: Implemented 559 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:48:39 2019 " "Info: Processing ended: Thu Oct 31 20:48:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:48:39 2019 " "Info: Processing started: Thu Oct 31 20:48:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dac_b -c dac_b " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dac_b -c dac_b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "dac_b EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"dac_b\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "Warning: No exact pin location assignment(s) for 64 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[0\] " "Info: Pin p0\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p0[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[1\] " "Info: Pin p0\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p0[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[2\] " "Info: Pin p0\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p0[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[3\] " "Info: Pin p0\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p0[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[4\] " "Info: Pin p0\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p0[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[5\] " "Info: Pin p0\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p0[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p0\[6\] " "Info: Pin p0\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p0[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[0\] " "Info: Pin p1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p1[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[1\] " "Info: Pin p1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p1[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[2\] " "Info: Pin p1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p1[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[3\] " "Info: Pin p1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p1[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[4\] " "Info: Pin p1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p1[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[5\] " "Info: Pin p1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p1[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p1\[6\] " "Info: Pin p1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p1[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[0\] " "Info: Pin p2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[1\] " "Info: Pin p2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[2\] " "Info: Pin p2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[3\] " "Info: Pin p2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[4\] " "Info: Pin p2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[5\] " "Info: Pin p2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p2\[6\] " "Info: Pin p2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[0\] " "Info: Pin p3\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[1\] " "Info: Pin p3\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[2\] " "Info: Pin p3\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[3\] " "Info: Pin p3\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[4\] " "Info: Pin p3\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[5\] " "Info: Pin p3\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p3\[6\] " "Info: Pin p3\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p4\[0\] " "Info: Pin p4\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p4\[1\] " "Info: Pin p4\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p4\[2\] " "Info: Pin p4\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p4\[3\] " "Info: Pin p4\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p4\[4\] " "Info: Pin p4\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p4\[5\] " "Info: Pin p4\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p4\[6\] " "Info: Pin p4\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p5\[0\] " "Info: Pin p5\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p5\[1\] " "Info: Pin p5\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p5\[2\] " "Info: Pin p5\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p5\[3\] " "Info: Pin p5\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p5\[4\] " "Info: Pin p5\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p5\[5\] " "Info: Pin p5\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p5\[6\] " "Info: Pin p5\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p6\[0\] " "Info: Pin p6\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p6[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p6\[1\] " "Info: Pin p6\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p6[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p6\[2\] " "Info: Pin p6\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p6[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p6\[3\] " "Info: Pin p6\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p6[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p6\[4\] " "Info: Pin p6\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p6[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p6\[5\] " "Info: Pin p6\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p6[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p6\[6\] " "Info: Pin p6\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p6[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p7\[0\] " "Info: Pin p7\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p7[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p7\[1\] " "Info: Pin p7\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p7[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p7\[2\] " "Info: Pin p7\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p7[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p7\[3\] " "Info: Pin p7\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p7[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p7\[4\] " "Info: Pin p7\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p7[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p7\[5\] " "Info: Pin p7\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p7[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p7\[6\] " "Info: Pin p7\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p7[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[7\] " "Info: Pin vec\[7\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[7] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[6\] " "Info: Pin vec\[6\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[5\] " "Info: Pin vec\[5\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[4\] " "Info: Pin vec\[4\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[3\] " "Info: Pin vec\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[2\] " "Info: Pin vec\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[1\] " "Info: Pin vec\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vec\[0\] " "Info: Pin vec\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { vec[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 8 56 0 " "Info: Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 8 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p0\[0\] 0 " "Info: Pin \"p0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p0\[1\] 0 " "Info: Pin \"p0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p0\[2\] 0 " "Info: Pin \"p0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p0\[3\] 0 " "Info: Pin \"p0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p0\[4\] 0 " "Info: Pin \"p0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p0\[5\] 0 " "Info: Pin \"p0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p0\[6\] 0 " "Info: Pin \"p0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1\[0\] 0 " "Info: Pin \"p1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1\[1\] 0 " "Info: Pin \"p1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1\[2\] 0 " "Info: Pin \"p1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1\[3\] 0 " "Info: Pin \"p1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1\[4\] 0 " "Info: Pin \"p1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1\[5\] 0 " "Info: Pin \"p1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p1\[6\] 0 " "Info: Pin \"p1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2\[0\] 0 " "Info: Pin \"p2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2\[1\] 0 " "Info: Pin \"p2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2\[2\] 0 " "Info: Pin \"p2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2\[3\] 0 " "Info: Pin \"p2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2\[4\] 0 " "Info: Pin \"p2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2\[5\] 0 " "Info: Pin \"p2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p2\[6\] 0 " "Info: Pin \"p2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p3\[0\] 0 " "Info: Pin \"p3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p3\[1\] 0 " "Info: Pin \"p3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p3\[2\] 0 " "Info: Pin \"p3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p3\[3\] 0 " "Info: Pin \"p3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p3\[4\] 0 " "Info: Pin \"p3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p3\[5\] 0 " "Info: Pin \"p3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p3\[6\] 0 " "Info: Pin \"p3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p4\[0\] 0 " "Info: Pin \"p4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p4\[1\] 0 " "Info: Pin \"p4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p4\[2\] 0 " "Info: Pin \"p4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p4\[3\] 0 " "Info: Pin \"p4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p4\[4\] 0 " "Info: Pin \"p4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p4\[5\] 0 " "Info: Pin \"p4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p4\[6\] 0 " "Info: Pin \"p4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p5\[0\] 0 " "Info: Pin \"p5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p5\[1\] 0 " "Info: Pin \"p5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p5\[2\] 0 " "Info: Pin \"p5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p5\[3\] 0 " "Info: Pin \"p5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p5\[4\] 0 " "Info: Pin \"p5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p5\[5\] 0 " "Info: Pin \"p5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p5\[6\] 0 " "Info: Pin \"p5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p6\[0\] 0 " "Info: Pin \"p6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p6\[1\] 0 " "Info: Pin \"p6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p6\[2\] 0 " "Info: Pin \"p6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p6\[3\] 0 " "Info: Pin \"p6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p6\[4\] 0 " "Info: Pin \"p6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p6\[5\] 0 " "Info: Pin \"p6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p6\[6\] 0 " "Info: Pin \"p6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p7\[0\] 0 " "Info: Pin \"p7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p7\[1\] 0 " "Info: Pin \"p7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p7\[2\] 0 " "Info: Pin \"p7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p7\[3\] 0 " "Info: Pin \"p7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p7\[4\] 0 " "Info: Pin \"p7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p7\[5\] 0 " "Info: Pin \"p7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p7\[6\] 0 " "Info: Pin \"p7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "16 " "Warning: Following 16 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p2\[5\] GND " "Info: Pin p2\[5\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p2[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p3\[0\] GND " "Info: Pin p3\[0\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p3\[1\] GND " "Info: Pin p3\[1\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p3\[2\] GND " "Info: Pin p3\[2\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p3\[3\] GND " "Info: Pin p3\[3\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p3\[4\] GND " "Info: Pin p3\[4\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p3\[5\] GND " "Info: Pin p3\[5\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p3\[6\] GND " "Info: Pin p3\[6\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p3[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p4\[0\] GND " "Info: Pin p4\[0\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[0] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p4\[1\] GND " "Info: Pin p4\[1\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[1] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p4\[2\] GND " "Info: Pin p4\[2\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[2] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p4\[3\] GND " "Info: Pin p4\[3\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[3] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p4\[4\] GND " "Info: Pin p4\[4\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[4] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p4\[5\] GND " "Info: Pin p4\[5\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[5] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p4\[6\] GND " "Info: Pin p4\[6\] has GND driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p4[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 8 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "p5\[6\] VCC " "Info: Pin p5\[6\] has VCC driving its datain port" {  } { { "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii 9.0/quartus/bin/pin_planner.ppl" { p5[6] } } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { p5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.fit.smsg " "Info: Generated suppressed messages file C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:48:41 2019 " "Info: Processing ended: Thu Oct 31 20:48:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:48:41 2019 " "Info: Processing started: Thu Oct 31 20:48:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dac_b -c dac_b " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dac_b -c dac_b" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:48:42 2019 " "Info: Processing ended: Thu Oct 31 20:48:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 20:48:43 2019 " "Info: Processing started: Thu Oct 31 20:48:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dac_b -c dac_b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dac_b -c dac_b --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "p0\[0\]\$latch " "Warning: Node \"p0\[0\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p0\[1\]\$latch " "Warning: Node \"p0\[1\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p0\[2\]\$latch " "Warning: Node \"p0\[2\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p0\[3\]\$latch " "Warning: Node \"p0\[3\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p0\[4\]\$latch " "Warning: Node \"p0\[4\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p0\[5\]\$latch " "Warning: Node \"p0\[5\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p0\[6\]\$latch " "Warning: Node \"p0\[6\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1\[0\]\$latch " "Warning: Node \"p1\[0\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1\[1\]\$latch " "Warning: Node \"p1\[1\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1\[2\]\$latch " "Warning: Node \"p1\[2\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1\[3\]\$latch " "Warning: Node \"p1\[3\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1\[4\]\$latch " "Warning: Node \"p1\[4\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1\[5\]\$latch " "Warning: Node \"p1\[5\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p1\[6\]\$latch " "Warning: Node \"p1\[6\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p5\[0\]\$latch " "Warning: Node \"p5\[0\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p5\[1\]\$latch " "Warning: Node \"p5\[1\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p5\[2\]\$latch " "Warning: Node \"p5\[2\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p5\[3\]\$latch " "Warning: Node \"p5\[3\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p5\[4\]\$latch " "Warning: Node \"p5\[4\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p5\[5\]\$latch " "Warning: Node \"p5\[5\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p6\[0\]\$latch " "Warning: Node \"p6\[0\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p6\[1\]\$latch " "Warning: Node \"p6\[1\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p6\[2\]\$latch " "Warning: Node \"p6\[2\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p6\[3\]\$latch " "Warning: Node \"p6\[3\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p6\[4\]\$latch " "Warning: Node \"p6\[4\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p6\[5\]\$latch " "Warning: Node \"p6\[5\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "p6\[6\]\$latch " "Warning: Node \"p6\[6\]\$latch\" is a latch" {  } { { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "vec\[7\] p7\[3\] 32.736 ns Longest " "Info: Longest tpd from source pin \"vec\[7\]\" to destination pin \"p7\[3\]\" is 32.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns vec\[7\] 1 PIN PIN_92 14 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 14; PIN Node = 'vec\[7\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vec[7] } "NODE_NAME" } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(0.596 ns) 7.574 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_3_result_int\[3\]~5 2 COMB LCCOMB_X24_Y7_N24 1 " "Info: 2: + IC(6.033 ns) + CELL(0.596 ns) = 7.574 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 1; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { vec[7] lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.080 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_3_result_int\[4\]~6 3 COMB LCCOMB_X24_Y7_N26 17 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 8.080 ns; Loc. = LCCOMB_X24_Y7_N26; Fanout = 17; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.615 ns) 9.853 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[15\]~54 4 COMB LCCOMB_X24_Y6_N10 2 " "Info: 4: + IC(1.158 ns) + CELL(0.615 ns) = 9.853 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[15\]~54'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[15]~54 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.596 ns) 11.513 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[1\]~1 5 COMB LCCOMB_X24_Y7_N6 2 " "Info: 5: + IC(1.064 ns) + CELL(0.596 ns) = 11.513 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[15]~54 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.599 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[2\]~3 6 COMB LCCOMB_X24_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 11.599 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[1]~1 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.685 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[3\]~5 7 COMB LCCOMB_X24_Y7_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 11.685 ns; Loc. = LCCOMB_X24_Y7_N10; Fanout = 1; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.771 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[4\]~7 8 COMB LCCOMB_X24_Y7_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 11.771 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.277 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[5\]~8 9 COMB LCCOMB_X24_Y7_N14 18 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 12.277 ns; Loc. = LCCOMB_X24_Y7_N14; Fanout = 18; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.589 ns) 14.006 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[20\]~44 10 COMB LCCOMB_X24_Y6_N6 2 " "Info: 10: + IC(1.140 ns) + CELL(0.589 ns) = 14.006 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[20\]~44'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[20]~44 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.596 ns) 15.269 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[1\]~1 11 COMB LCCOMB_X24_Y6_N20 2 " "Info: 11: + IC(0.667 ns) + CELL(0.596 ns) = 15.269 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[20]~44 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.355 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[2\]~3 12 COMB LCCOMB_X24_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 15.355 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.441 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[3\]~5 13 COMB LCCOMB_X24_Y6_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 15.441 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 1; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.527 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[4\]~7 14 COMB LCCOMB_X24_Y6_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 15.527 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 1; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.033 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[5\]~8 15 COMB LCCOMB_X24_Y6_N28 18 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 16.033 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 18; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.370 ns) 17.529 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[25\]~39 16 COMB LCCOMB_X25_Y6_N6 2 " "Info: 16: + IC(1.126 ns) + CELL(0.370 ns) = 17.529 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[25\]~39'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[5]~8 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[25]~39 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.621 ns) 18.551 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[1\]~1 17 COMB LCCOMB_X25_Y6_N12 2 " "Info: 17: + IC(0.401 ns) + CELL(0.621 ns) = 18.551 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[25]~39 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 18.741 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[2\]~3 18 COMB LCCOMB_X25_Y6_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 18.741 ns; Loc. = LCCOMB_X25_Y6_N14; Fanout = 2; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[1]~1 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.827 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[3\]~5 19 COMB LCCOMB_X25_Y6_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 18.827 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[2]~3 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.913 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[4\]~7 20 COMB LCCOMB_X25_Y6_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 18.913 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 1; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.419 ns lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[5\]~8 21 COMB LCCOMB_X25_Y6_N20 16 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 19.419 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 16; COMB Node = 'lpm_divide:Div2\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[4]~7 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.370 ns) 20.895 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[0\]~10 22 COMB LCCOMB_X25_Y7_N0 2 " "Info: 22: + IC(1.106 ns) + CELL(0.370 ns) = 20.895 ns; Loc. = LCCOMB_X25_Y7_N0; Fanout = 2; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_6_result_int\[0\]~10'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[5]~8 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[0]~10 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 21.465 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[30\]~29 23 COMB LCCOMB_X25_Y7_N30 2 " "Info: 23: + IC(0.364 ns) + CELL(0.206 ns) = 21.465 ns; Loc. = LCCOMB_X25_Y7_N30; Fanout = 2; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[30\]~29'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[0]~10 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[30]~29 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.621 ns) 22.733 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[1\]~1 24 COMB LCCOMB_X25_Y7_N10 2 " "Info: 24: + IC(0.647 ns) + CELL(0.621 ns) = 22.733 ns; Loc. = LCCOMB_X25_Y7_N10; Fanout = 2; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[1\]~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[30]~29 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.819 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[2\]~3 25 COMB LCCOMB_X25_Y7_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 22.819 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 2; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[1]~1 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 23.009 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[3\]~5 26 COMB LCCOMB_X25_Y7_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 23.009 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[2]~3 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.095 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[4\]~7 27 COMB LCCOMB_X25_Y7_N16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 23.095 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 1; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[3]~5 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.601 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[5\]~8 28 COMB LCCOMB_X25_Y7_N18 14 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 23.601 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 14; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[4]~7 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.646 ns) 25.270 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[37\]~115 29 COMB LCCOMB_X26_Y7_N4 1 " "Info: 29: + IC(1.023 ns) + CELL(0.646 ns) = 25.270 ns; Loc. = LCCOMB_X26_Y7_N4; Fanout = 1; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|StageOut\[37\]~115'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[5]~8 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[37]~115 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.621 ns) 26.577 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_8_result_int\[3\]~5 30 COMB LCCOMB_X26_Y7_N10 1 " "Info: 30: + IC(0.686 ns) + CELL(0.621 ns) = 26.577 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 1; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[37]~115 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.663 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_8_result_int\[4\]~7 31 COMB LCCOMB_X26_Y7_N12 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 26.663 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[3]~5 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.169 ns lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_8_result_int\[5\]~8 32 COMB LCCOMB_X26_Y7_N14 7 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 27.169 ns; Loc. = LCCOMB_X26_Y7_N14; Fanout = 7; COMB Node = 'lpm_divide:Div3\|lpm_divide_2dm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_qve:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[4]~7 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/db/alt_u_div_qve.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.206 ns) 28.575 ns p7\[3\]~50 33 COMB LCCOMB_X27_Y3_N22 1 " "Info: 33: + IC(1.200 ns) + CELL(0.206 ns) = 28.575 ns; Loc. = LCCOMB_X27_Y3_N22; Fanout = 1; COMB Node = 'p7\[3\]~50'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[5]~8 p7[3]~50 } "NODE_NAME" } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(3.256 ns) 32.736 ns p7\[3\] 34 PIN PIN_71 0 " "Info: 34: + IC(0.905 ns) + CELL(3.256 ns) = 32.736 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'p7\[3\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { p7[3]~50 p7[3] } "NODE_NAME" } } { "dac_b.vhd" "" { Text "C:/Users/pigpigpang/Desktop/Quar/dac_b/dac_b/dac_b.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.216 ns ( 46.48 % ) " "Info: Total cell delay = 15.216 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.520 ns ( 53.52 % ) " "Info: Total interconnect delay = 17.520 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "32.736 ns" { vec[7] lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[15]~54 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[1]~1 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[20]~44 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[5]~8 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[25]~39 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[1]~1 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[2]~3 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[3]~5 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[4]~7 lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[5]~8 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[0]~10 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[30]~29 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[1]~1 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[2]~3 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[3]~5 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[4]~7 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[5]~8 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[37]~115 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[3]~5 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[4]~7 lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[5]~8 p7[3]~50 p7[3] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "32.736 ns" { vec[7] {} vec[7]~combout {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[15]~54 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[20]~44 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[5]~8 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[25]~39 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[1]~1 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[2]~3 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[3]~5 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[4]~7 {} lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[5]~8 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[0]~10 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[30]~29 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[1]~1 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[2]~3 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[3]~5 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[4]~7 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[5]~8 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[37]~115 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[3]~5 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[4]~7 {} lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[5]~8 {} p7[3]~50 {} p7[3] {} } { 0.000ns 0.000ns 6.033ns 0.000ns 1.158ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 1.140ns 0.667ns 0.000ns 0.000ns 0.000ns 0.000ns 1.126ns 0.401ns 0.000ns 0.000ns 0.000ns 0.000ns 1.106ns 0.364ns 0.647ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 0.686ns 0.000ns 0.000ns 1.200ns 0.905ns } { 0.000ns 0.945ns 0.596ns 0.506ns 0.615ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.621ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.621ns 0.086ns 0.190ns 0.086ns 0.506ns 0.646ns 0.621ns 0.086ns 0.506ns 0.206ns 3.256ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 20:48:43 2019 " "Info: Processing ended: Thu Oct 31 20:48:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Info: Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
