<stg><name>backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1</name>


<trans_list>

<trans id="378" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %mux_case_019 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_019"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %mux_case_122 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_122"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_226 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_226"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_330 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_330"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_433 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_433"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_536 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_536"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_639 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_639"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_743 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_743"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %mux_case_0246 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_0246"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %mux_case_1349 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_1349"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %mux_case_2452 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_2452"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %mux_case_3555 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_3555"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %mux_case_4658 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_4658"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %mux_case_5761 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_5761"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %mux_case_6864 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_6864"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %mux_case_7967 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_7967"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %mux_case_01070 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_01070"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %mux_case_11173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_11173"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %mux_case_21276 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_21276"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %mux_case_31379 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_31379"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %mux_case_41482 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_41482"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %mux_case_51585 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_51585"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %mux_case_61688 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_61688"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %mux_case_71791 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_71791"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %mux_case_01894 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_01894"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %mux_case_11997 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_11997"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %mux_case_220100 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_220100"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %mux_case_321103 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_321103"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %mux_case_422106 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_422106"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %mux_case_523109 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_523109"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %mux_case_624112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_624112"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %mux_case_725115 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_725115"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %mux_case_026118 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_026118"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %mux_case_127121 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_127121"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %mux_case_228124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_228124"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %mux_case_329127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_329127"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %mux_case_430130 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_430130"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %mux_case_531133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_531133"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %mux_case_632136 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_632136"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %mux_case_733139 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_733139"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %mux_case_034142 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_034142"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %mux_case_135145 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_135145"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %mux_case_236148 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_236148"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %mux_case_337151 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_337151"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %mux_case_438154 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_438154"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %mux_case_539157 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_539157"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %mux_case_640160 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_640160"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %mux_case_741163 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_741163"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %mux_case_042166 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_042166"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %mux_case_143169 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_143169"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %mux_case_244172 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_244172"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %mux_case_345175 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_345175"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %mux_case_446178 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_446178"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %mux_case_547181 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_547181"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %mux_case_648184 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_648184"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %mux_case_749187 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_749187"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %mux_case_050190 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_050190"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %mux_case_151193 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_151193"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %mux_case_252196 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_252196"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %mux_case_353199 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_353199"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %mux_case_454202 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_454202"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %mux_case_555205 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_555205"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %mux_case_656208 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_656208"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %mux_case_757211 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_757211"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:65 %mux_case_058214 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_058214"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:66 %mux_case_159217 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_159217"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:67 %mux_case_260220 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_260220"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:68 %mux_case_361223 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_361223"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:69 %mux_case_462226 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_462226"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:70 %mux_case_563229 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_563229"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:71 %mux_case_664232 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_664232"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:72 %mux_case_765235 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_765235"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:73 %mux_case_066238 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_066238"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:74 %mux_case_167241 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_167241"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:75 %mux_case_268244 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_268244"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:76 %mux_case_369247 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_369247"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:77 %mux_case_470250 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_470250"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:78 %mux_case_571253 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_571253"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:79 %mux_case_672256 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_672256"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:80 %mux_case_773259 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_773259"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:82 %store_ln40 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:83 %br_ln0 = br void %VITIS_LOOP_41_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i:0 %i_22 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_41_2.i:1 %icmp_ln40 = icmp_eq  i4 %i_22, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_41_2.i:2 %i_23 = add i4 %i_22, i4 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i:3 %br_ln40 = br i1 %icmp_ln40, void %VITIS_LOOP_41_2.i.split, void %VITIS_LOOP_82_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.i.split:0 %zext_ln40 = zext i4 %i_22

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:4 %weights_l3_addr = getelementptr i512 %weights_l3, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="weights_l3_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.i.split:5 %weights_l3_load = load i4 %weights_l3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.split:22 %switch_ln42 = switch i4 %i_22, void %arrayidx.i.i7.i57.7.case.9, i4 0, void %VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge, i4 1, void %VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2, i4 2, void %arrayidx.i.i7.i57.7.case.2, i4 3, void %arrayidx.i.i7.i57.7.case.3, i4 4, void %arrayidx.i.i7.i57.7.case.4, i4 5, void %arrayidx.i.i7.i57.7.case.5, i4 6, void %arrayidx.i.i7.i57.7.case.6, i4 7, void %arrayidx.i.i7.i57.7.case.7, i4 8, void %arrayidx.i.i7.i57.7.case.8

]]></Node>
<StgValue><ssdm name="switch_ln42"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.exit:0 %store_ln40 = store i4 %i_23, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.exit:1 %br_ln40 = br void %VITIS_LOOP_41_2.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:0 %mux_case_019_load = load i64 %mux_case_019

]]></Node>
<StgValue><ssdm name="mux_case_019_load"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:1 %mux_case_122_load = load i64 %mux_case_122

]]></Node>
<StgValue><ssdm name="mux_case_122_load"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:2 %mux_case_226_load = load i64 %mux_case_226

]]></Node>
<StgValue><ssdm name="mux_case_226_load"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:3 %mux_case_330_load = load i64 %mux_case_330

]]></Node>
<StgValue><ssdm name="mux_case_330_load"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:4 %mux_case_433_load = load i64 %mux_case_433

]]></Node>
<StgValue><ssdm name="mux_case_433_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:5 %mux_case_536_load = load i64 %mux_case_536

]]></Node>
<StgValue><ssdm name="mux_case_536_load"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:6 %mux_case_639_load = load i64 %mux_case_639

]]></Node>
<StgValue><ssdm name="mux_case_639_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:7 %mux_case_743_load = load i64 %mux_case_743

]]></Node>
<StgValue><ssdm name="mux_case_743_load"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:8 %mux_case_0246_load = load i64 %mux_case_0246

]]></Node>
<StgValue><ssdm name="mux_case_0246_load"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:9 %mux_case_1349_load = load i64 %mux_case_1349

]]></Node>
<StgValue><ssdm name="mux_case_1349_load"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:10 %mux_case_2452_load = load i64 %mux_case_2452

]]></Node>
<StgValue><ssdm name="mux_case_2452_load"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:11 %mux_case_3555_load = load i64 %mux_case_3555

]]></Node>
<StgValue><ssdm name="mux_case_3555_load"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:12 %mux_case_4658_load = load i64 %mux_case_4658

]]></Node>
<StgValue><ssdm name="mux_case_4658_load"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:13 %mux_case_5761_load = load i64 %mux_case_5761

]]></Node>
<StgValue><ssdm name="mux_case_5761_load"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:14 %mux_case_6864_load = load i64 %mux_case_6864

]]></Node>
<StgValue><ssdm name="mux_case_6864_load"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:15 %mux_case_7967_load = load i64 %mux_case_7967

]]></Node>
<StgValue><ssdm name="mux_case_7967_load"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:16 %mux_case_01070_load = load i64 %mux_case_01070

]]></Node>
<StgValue><ssdm name="mux_case_01070_load"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:17 %mux_case_11173_load = load i64 %mux_case_11173

]]></Node>
<StgValue><ssdm name="mux_case_11173_load"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:18 %mux_case_21276_load = load i64 %mux_case_21276

]]></Node>
<StgValue><ssdm name="mux_case_21276_load"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:19 %mux_case_31379_load = load i64 %mux_case_31379

]]></Node>
<StgValue><ssdm name="mux_case_31379_load"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:20 %mux_case_41482_load = load i64 %mux_case_41482

]]></Node>
<StgValue><ssdm name="mux_case_41482_load"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:21 %mux_case_51585_load = load i64 %mux_case_51585

]]></Node>
<StgValue><ssdm name="mux_case_51585_load"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:22 %mux_case_61688_load = load i64 %mux_case_61688

]]></Node>
<StgValue><ssdm name="mux_case_61688_load"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:23 %mux_case_71791_load = load i64 %mux_case_71791

]]></Node>
<StgValue><ssdm name="mux_case_71791_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:24 %mux_case_01894_load = load i64 %mux_case_01894

]]></Node>
<StgValue><ssdm name="mux_case_01894_load"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:25 %mux_case_11997_load = load i64 %mux_case_11997

]]></Node>
<StgValue><ssdm name="mux_case_11997_load"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:26 %mux_case_220100_load = load i64 %mux_case_220100

]]></Node>
<StgValue><ssdm name="mux_case_220100_load"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:27 %mux_case_321103_load = load i64 %mux_case_321103

]]></Node>
<StgValue><ssdm name="mux_case_321103_load"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:28 %mux_case_422106_load = load i64 %mux_case_422106

]]></Node>
<StgValue><ssdm name="mux_case_422106_load"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:29 %mux_case_523109_load = load i64 %mux_case_523109

]]></Node>
<StgValue><ssdm name="mux_case_523109_load"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:30 %mux_case_624112_load = load i64 %mux_case_624112

]]></Node>
<StgValue><ssdm name="mux_case_624112_load"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:31 %mux_case_725115_load = load i64 %mux_case_725115

]]></Node>
<StgValue><ssdm name="mux_case_725115_load"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:32 %mux_case_026118_load = load i64 %mux_case_026118

]]></Node>
<StgValue><ssdm name="mux_case_026118_load"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:33 %mux_case_127121_load = load i64 %mux_case_127121

]]></Node>
<StgValue><ssdm name="mux_case_127121_load"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:34 %mux_case_228124_load = load i64 %mux_case_228124

]]></Node>
<StgValue><ssdm name="mux_case_228124_load"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:35 %mux_case_329127_load = load i64 %mux_case_329127

]]></Node>
<StgValue><ssdm name="mux_case_329127_load"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:36 %mux_case_430130_load = load i64 %mux_case_430130

]]></Node>
<StgValue><ssdm name="mux_case_430130_load"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:37 %mux_case_531133_load = load i64 %mux_case_531133

]]></Node>
<StgValue><ssdm name="mux_case_531133_load"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:38 %mux_case_632136_load = load i64 %mux_case_632136

]]></Node>
<StgValue><ssdm name="mux_case_632136_load"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:39 %mux_case_733139_load = load i64 %mux_case_733139

]]></Node>
<StgValue><ssdm name="mux_case_733139_load"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:40 %mux_case_034142_load = load i64 %mux_case_034142

]]></Node>
<StgValue><ssdm name="mux_case_034142_load"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:41 %mux_case_135145_load = load i64 %mux_case_135145

]]></Node>
<StgValue><ssdm name="mux_case_135145_load"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:42 %mux_case_236148_load = load i64 %mux_case_236148

]]></Node>
<StgValue><ssdm name="mux_case_236148_load"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:43 %mux_case_337151_load = load i64 %mux_case_337151

]]></Node>
<StgValue><ssdm name="mux_case_337151_load"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:44 %mux_case_438154_load = load i64 %mux_case_438154

]]></Node>
<StgValue><ssdm name="mux_case_438154_load"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:45 %mux_case_539157_load = load i64 %mux_case_539157

]]></Node>
<StgValue><ssdm name="mux_case_539157_load"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:46 %mux_case_640160_load = load i64 %mux_case_640160

]]></Node>
<StgValue><ssdm name="mux_case_640160_load"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:47 %mux_case_741163_load = load i64 %mux_case_741163

]]></Node>
<StgValue><ssdm name="mux_case_741163_load"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:48 %mux_case_042166_load = load i64 %mux_case_042166

]]></Node>
<StgValue><ssdm name="mux_case_042166_load"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:49 %mux_case_143169_load = load i64 %mux_case_143169

]]></Node>
<StgValue><ssdm name="mux_case_143169_load"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:50 %mux_case_244172_load = load i64 %mux_case_244172

]]></Node>
<StgValue><ssdm name="mux_case_244172_load"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:51 %mux_case_345175_load = load i64 %mux_case_345175

]]></Node>
<StgValue><ssdm name="mux_case_345175_load"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:52 %mux_case_446178_load = load i64 %mux_case_446178

]]></Node>
<StgValue><ssdm name="mux_case_446178_load"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:53 %mux_case_547181_load = load i64 %mux_case_547181

]]></Node>
<StgValue><ssdm name="mux_case_547181_load"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:54 %mux_case_648184_load = load i64 %mux_case_648184

]]></Node>
<StgValue><ssdm name="mux_case_648184_load"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:55 %mux_case_749187_load = load i64 %mux_case_749187

]]></Node>
<StgValue><ssdm name="mux_case_749187_load"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:56 %mux_case_050190_load = load i64 %mux_case_050190

]]></Node>
<StgValue><ssdm name="mux_case_050190_load"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:57 %mux_case_151193_load = load i64 %mux_case_151193

]]></Node>
<StgValue><ssdm name="mux_case_151193_load"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:58 %mux_case_252196_load = load i64 %mux_case_252196

]]></Node>
<StgValue><ssdm name="mux_case_252196_load"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:59 %mux_case_353199_load = load i64 %mux_case_353199

]]></Node>
<StgValue><ssdm name="mux_case_353199_load"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:60 %mux_case_454202_load = load i64 %mux_case_454202

]]></Node>
<StgValue><ssdm name="mux_case_454202_load"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:61 %mux_case_555205_load = load i64 %mux_case_555205

]]></Node>
<StgValue><ssdm name="mux_case_555205_load"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:62 %mux_case_656208_load = load i64 %mux_case_656208

]]></Node>
<StgValue><ssdm name="mux_case_656208_load"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:63 %mux_case_757211_load = load i64 %mux_case_757211

]]></Node>
<StgValue><ssdm name="mux_case_757211_load"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:64 %mux_case_058214_load = load i64 %mux_case_058214

]]></Node>
<StgValue><ssdm name="mux_case_058214_load"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:65 %mux_case_159217_load = load i64 %mux_case_159217

]]></Node>
<StgValue><ssdm name="mux_case_159217_load"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:66 %mux_case_260220_load = load i64 %mux_case_260220

]]></Node>
<StgValue><ssdm name="mux_case_260220_load"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:67 %mux_case_361223_load = load i64 %mux_case_361223

]]></Node>
<StgValue><ssdm name="mux_case_361223_load"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:68 %mux_case_462226_load = load i64 %mux_case_462226

]]></Node>
<StgValue><ssdm name="mux_case_462226_load"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:69 %mux_case_563229_load = load i64 %mux_case_563229

]]></Node>
<StgValue><ssdm name="mux_case_563229_load"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:70 %mux_case_664232_load = load i64 %mux_case_664232

]]></Node>
<StgValue><ssdm name="mux_case_664232_load"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:71 %mux_case_765235_load = load i64 %mux_case_765235

]]></Node>
<StgValue><ssdm name="mux_case_765235_load"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:72 %mux_case_066238_load = load i64 %mux_case_066238

]]></Node>
<StgValue><ssdm name="mux_case_066238_load"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:73 %mux_case_167241_load = load i64 %mux_case_167241

]]></Node>
<StgValue><ssdm name="mux_case_167241_load"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:74 %mux_case_268244_load = load i64 %mux_case_268244

]]></Node>
<StgValue><ssdm name="mux_case_268244_load"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:75 %mux_case_369247_load = load i64 %mux_case_369247

]]></Node>
<StgValue><ssdm name="mux_case_369247_load"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:76 %mux_case_470250_load = load i64 %mux_case_470250

]]></Node>
<StgValue><ssdm name="mux_case_470250_load"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:77 %mux_case_571253_load = load i64 %mux_case_571253

]]></Node>
<StgValue><ssdm name="mux_case_571253_load"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:78 %mux_case_672256_load = load i64 %mux_case_672256

]]></Node>
<StgValue><ssdm name="mux_case_672256_load"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:79 %mux_case_773259_load = load i64 %mux_case_773259

]]></Node>
<StgValue><ssdm name="mux_case_773259_load"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_773259_out, i64 %mux_case_773259_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_672256_out, i64 %mux_case_672256_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_571253_out, i64 %mux_case_571253_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_470250_out, i64 %mux_case_470250_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_369247_out, i64 %mux_case_369247_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_268244_out, i64 %mux_case_268244_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_167241_out, i64 %mux_case_167241_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_066238_out, i64 %mux_case_066238_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_765235_out, i64 %mux_case_765235_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_664232_out, i64 %mux_case_664232_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_563229_out, i64 %mux_case_563229_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_462226_out, i64 %mux_case_462226_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_361223_out, i64 %mux_case_361223_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_260220_out, i64 %mux_case_260220_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_159217_out, i64 %mux_case_159217_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_058214_out, i64 %mux_case_058214_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_757211_out, i64 %mux_case_757211_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_656208_out, i64 %mux_case_656208_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_555205_out, i64 %mux_case_555205_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_454202_out, i64 %mux_case_454202_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_353199_out, i64 %mux_case_353199_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_252196_out, i64 %mux_case_252196_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_151193_out, i64 %mux_case_151193_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_050190_out, i64 %mux_case_050190_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_749187_out, i64 %mux_case_749187_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_648184_out, i64 %mux_case_648184_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_547181_out, i64 %mux_case_547181_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_446178_out, i64 %mux_case_446178_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_345175_out, i64 %mux_case_345175_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_244172_out, i64 %mux_case_244172_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_143169_out, i64 %mux_case_143169_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_042166_out, i64 %mux_case_042166_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_741163_out, i64 %mux_case_741163_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_640160_out, i64 %mux_case_640160_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:114 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_539157_out, i64 %mux_case_539157_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:115 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_438154_out, i64 %mux_case_438154_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:116 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_337151_out, i64 %mux_case_337151_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:117 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_236148_out, i64 %mux_case_236148_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:118 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_135145_out, i64 %mux_case_135145_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:119 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_034142_out, i64 %mux_case_034142_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:120 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_733139_out, i64 %mux_case_733139_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:121 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_632136_out, i64 %mux_case_632136_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:122 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_531133_out, i64 %mux_case_531133_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:123 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_430130_out, i64 %mux_case_430130_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:124 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_329127_out, i64 %mux_case_329127_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:125 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_228124_out, i64 %mux_case_228124_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:126 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_127121_out, i64 %mux_case_127121_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:127 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_026118_out, i64 %mux_case_026118_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:128 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_725115_out, i64 %mux_case_725115_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:129 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_624112_out, i64 %mux_case_624112_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:130 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_523109_out, i64 %mux_case_523109_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:131 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_422106_out, i64 %mux_case_422106_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:132 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_321103_out, i64 %mux_case_321103_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:133 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_220100_out, i64 %mux_case_220100_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:134 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_11997_out, i64 %mux_case_11997_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:135 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_01894_out, i64 %mux_case_01894_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:136 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_71791_out, i64 %mux_case_71791_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:137 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_61688_out, i64 %mux_case_61688_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:138 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_51585_out, i64 %mux_case_51585_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:139 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_41482_out, i64 %mux_case_41482_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:140 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_31379_out, i64 %mux_case_31379_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:141 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_21276_out, i64 %mux_case_21276_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:142 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_11173_out, i64 %mux_case_11173_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:143 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_01070_out, i64 %mux_case_01070_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:144 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_7967_out, i64 %mux_case_7967_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:145 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_6864_out, i64 %mux_case_6864_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:146 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_5761_out, i64 %mux_case_5761_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:147 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_4658_out, i64 %mux_case_4658_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:148 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_3555_out, i64 %mux_case_3555_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:149 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_2452_out, i64 %mux_case_2452_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:150 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_1349_out, i64 %mux_case_1349_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:151 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_0246_out, i64 %mux_case_0246_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:152 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_743_out, i64 %mux_case_743_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:153 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_639_out, i64 %mux_case_639_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:154 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_536_out, i64 %mux_case_536_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:155 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_433_out, i64 %mux_case_433_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:156 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_330_out, i64 %mux_case_330_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:157 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_226_out, i64 %mux_case_226_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:158 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_122_out, i64 %mux_case_122_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:159 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_019_out, i64 %mux_case_019_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:160 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.split:1 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:2 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.split:3 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="4">
<![CDATA[
VITIS_LOOP_41_2.i.split:5 %weights_l3_load = load i4 %weights_l3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_41_2.i.split:6 %trunc_ln42 = trunc i512 %weights_l3_load

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:7 %w_l_plus1_T = bitcast i64 %trunc_ln42

]]></Node>
<StgValue><ssdm name="w_l_plus1_T"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.i.split:8 %trunc_ln42_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:9 %w_l_plus1_T_50 = bitcast i64 %trunc_ln42_1

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_50"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.i.split:10 %trunc_ln42_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:11 %w_l_plus1_T_51 = bitcast i64 %trunc_ln42_2

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_51"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.i.split:12 %trunc_ln42_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:13 %w_l_plus1_T_52 = bitcast i64 %trunc_ln42_3

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_52"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.i.split:14 %trunc_ln42_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln42_4"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:15 %w_l_plus1_T_53 = bitcast i64 %trunc_ln42_4

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_53"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.i.split:16 %trunc_ln42_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:17 %w_l_plus1_T_54 = bitcast i64 %trunc_ln42_5

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_54"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.i.split:18 %trunc_ln42_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln42_6"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:19 %w_l_plus1_T_55 = bitcast i64 %trunc_ln42_6

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_55"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_2.i.split:20 %trunc_ln42_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln42_7"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split:21 %w_l_plus1_T_56 = bitcast i64 %trunc_ln42_7

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_56"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_765235

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_664232

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_563229

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_462226

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_361223

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_260220

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_159217

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_058214

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.8:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_757211

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_656208

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_555205

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_454202

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_353199

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_252196

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_151193

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_050190

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.7:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_749187

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_648184

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_547181

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_446178

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_345175

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_244172

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_143169

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_042166

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.6:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_741163

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_640160

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_539157

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_438154

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_337151

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_236148

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_135145

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_034142

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.5:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_733139

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_632136

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_531133

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_430130

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_329127

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_228124

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_127121

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_026118

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.4:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_725115

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_624112

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_523109

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_422106

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_321103

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_220100

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_11997

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_01894

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.3:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_71791

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_61688

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_51585

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_41482

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_31379

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_21276

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_11173

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_01070

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.2:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_7967

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_6864

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_5761

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_4658

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_3555

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_2452

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_1349

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_0246

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge2:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_743

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_639

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_536

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_433

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_330

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_226

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_122

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_019

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_41_2.i.split.arrayidx.i.i7.i57.7.exit_crit_edge:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:0 %store_ln42 = store i64 %w_l_plus1_T_56, i64 %mux_case_773259

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:1 %store_ln42 = store i64 %w_l_plus1_T_55, i64 %mux_case_672256

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:2 %store_ln42 = store i64 %w_l_plus1_T_54, i64 %mux_case_571253

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:3 %store_ln42 = store i64 %w_l_plus1_T_53, i64 %mux_case_470250

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:4 %store_ln42 = store i64 %w_l_plus1_T_52, i64 %mux_case_369247

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:5 %store_ln42 = store i64 %w_l_plus1_T_51, i64 %mux_case_268244

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:6 %store_ln42 = store i64 %w_l_plus1_T_50, i64 %mux_case_167241

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:7 %store_ln42 = store i64 %w_l_plus1_T, i64 %mux_case_066238

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_22" val="!0"/>
<literal name="i_22" val="!1"/>
<literal name="i_22" val="!2"/>
<literal name="i_22" val="!3"/>
<literal name="i_22" val="!4"/>
<literal name="i_22" val="!5"/>
<literal name="i_22" val="!6"/>
<literal name="i_22" val="!7"/>
<literal name="i_22" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i7.i57.7.case.9:8 %br_ln42 = br void %arrayidx.i.i7.i57.7.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
