$date
        2019-Nov-27 13:48:52
$end
$version
        Vivado v2019.1.3 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 32 " pcie/design_1_i/system_ila_0/inst/probe0_1 [31:0] $end
$var reg 1 B _TRIGGER $end
$var reg 1 C _WINDOW $end
$var reg 1 D _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 "
0B
1C
0D
$end
#512
1B
