

================================================================
== Vivado HLS Report for 'AttentionMatmulSoftm'
================================================================
* Date:           Fri Jan 13 09:14:34 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    6|  1029|    6|  1029|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    4|  1027|         5|          1|          1| 1 ~ 1024 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      1|        -|       -|    -|
|Expression       |        -|      -|        0|    8642|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     231|    -|
|Register         |        0|      -|     2024|     160|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      1|     2024|    9033|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-----------------------------------+-----------+
    |                Instance                |               Module              | Expression|
    +----------------------------------------+-----------------------------------+-----------+
    |kernel_4_mul_mul_12ns_16ns_28_1_1_U511  |kernel_4_mul_mul_12ns_16ns_28_1_1  |  i0 * i1  |
    +----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1126_fu_395_p2              |     +    |      0|  0|   35|          28|           1|
    |j_fu_414_p2                       |     +    |      0|  0|   19|          12|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op112         |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|    2|           1|           1|
    |icmp_ln1126_fu_390_p2             |   icmp   |      0|  0|   20|          28|          28|
    |icmp_ln1128_fu_401_p2             |   icmp   |      0|  0|   13|          12|          12|
    |icmp_ln891_10_fu_617_p2           |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_11_fu_628_p2           |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_12_fu_639_p2           |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_13_fu_650_p2           |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_14_fu_661_p2           |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_15_fu_672_p2           |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_1_fu_458_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_2_fu_489_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_3_fu_520_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_4_fu_551_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_5_fu_562_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_6_fu_573_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_7_fu_584_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_8_fu_595_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_9_fu_606_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln891_fu_427_p2              |   icmp   |      0|  0|   13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |or_ln1136_10_fu_622_p2            |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_11_fu_633_p2            |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_12_fu_644_p2            |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_13_fu_655_p2            |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_14_fu_666_p2            |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_1_fu_483_p2             |    or    |      0|  0|   16|          16|           2|
    |or_ln1136_2_fu_514_p2             |    or    |      0|  0|   16|          16|           2|
    |or_ln1136_3_fu_545_p2             |    or    |      0|  0|   16|          16|           3|
    |or_ln1136_4_fu_556_p2             |    or    |      0|  0|   16|          16|           3|
    |or_ln1136_5_fu_567_p2             |    or    |      0|  0|   16|          16|           3|
    |or_ln1136_6_fu_578_p2             |    or    |      0|  0|   16|          16|           3|
    |or_ln1136_7_fu_589_p2             |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_8_fu_600_p2             |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_9_fu_611_p2             |    or    |      0|  0|   16|          16|           4|
    |or_ln1136_fu_452_p2               |    or    |      0|  0|   16|          16|           1|
    |select_ln1598_fu_406_p3           |  select  |      0|  0|   11|           1|           1|
    |select_ln891_10_fu_801_p3         |  select  |      0|  0|  505|           1|         512|
    |select_ln891_11_fu_819_p3         |  select  |      0|  0|  505|           1|         512|
    |select_ln891_12_fu_837_p3         |  select  |      0|  0|  505|           1|         512|
    |select_ln891_13_fu_856_p3         |  select  |      0|  0|  505|           1|         512|
    |select_ln891_14_fu_875_p3         |  select  |      0|  0|  505|           1|         512|
    |select_ln891_1_fu_475_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_2_fu_506_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_3_fu_537_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_4_fu_688_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_5_fu_706_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_6_fu_725_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_7_fu_744_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_8_fu_763_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_9_fu_782_p3          |  select  |      0|  0|  505|           1|         512|
    |select_ln891_fu_444_p3            |  select  |      0|  0|  505|           1|         512|
    |tmp_data_V_5_fu_894_p3            |  select  |      0|  0|  505|           1|         512|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 8642|         602|        8549|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_op_assign_1_reg_332    |   9|          2|   12|         24|
    |in_V_data_V_blk_n        |   9|          2|    1|          2|
    |in_V_dest_V_blk_n        |   9|          2|    1|          2|
    |in_V_id_V_blk_n          |   9|          2|    1|          2|
    |in_V_last_V_blk_n        |   9|          2|    1|          2|
    |in_V_user_V_blk_n        |   9|          2|    1|          2|
    |indvar_flatten_reg_321   |   9|          2|   28|         56|
    |out_V_data_V_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_din         |  15|          3|  512|       1536|
    |out_V_dest_V_blk_n       |   9|          2|    1|          2|
    |out_V_dest_V_din         |  15|          3|    8|         24|
    |out_V_id_V_blk_n         |   9|          2|    1|          2|
    |out_V_id_V_din           |  15|          3|    8|         24|
    |out_V_last_V_blk_n       |   9|          2|    1|          2|
    |out_V_last_V_din         |  15|          3|    1|          3|
    |out_V_user_V_blk_n       |   9|          2|    1|          2|
    |out_V_user_V_din         |  15|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 231|         49|  599|       1745|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    3|   0|    3|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |bound_reg_932                         |   28|   0|   28|          0|
    |empty_327_reg_912                     |   16|   0|   16|          0|
    |i_op_assign_1_reg_332                 |   12|   0|   12|          0|
    |icmp_ln1126_reg_937                   |    1|   0|    1|          0|
    |icmp_ln891_10_reg_1012                |    1|   0|    1|          0|
    |icmp_ln891_11_reg_1017                |    1|   0|    1|          0|
    |icmp_ln891_11_reg_1017_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln891_12_reg_1022                |    1|   0|    1|          0|
    |icmp_ln891_12_reg_1022_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln891_13_reg_1027                |    1|   0|    1|          0|
    |icmp_ln891_13_reg_1027_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln891_14_reg_1032                |    1|   0|    1|          0|
    |icmp_ln891_14_reg_1032_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln891_15_reg_1037                |    1|   0|    1|          0|
    |icmp_ln891_15_reg_1037_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln891_4_reg_982                  |    1|   0|    1|          0|
    |icmp_ln891_5_reg_987                  |    1|   0|    1|          0|
    |icmp_ln891_6_reg_992                  |    1|   0|    1|          0|
    |icmp_ln891_7_reg_997                  |    1|   0|    1|          0|
    |icmp_ln891_8_reg_1002                 |    1|   0|    1|          0|
    |icmp_ln891_9_reg_1007                 |    1|   0|    1|          0|
    |indvar_flatten_reg_321                |   28|   0|   28|          0|
    |p_cast_reg_907                        |   12|   0|   12|          0|
    |select_ln1598_reg_946                 |   12|   0|   12|          0|
    |select_ln891_10_reg_1042              |  512|   0|  512|          0|
    |select_ln891_3_reg_976                |  512|   0|  512|          0|
    |tmp_data_V_5_reg_1048                 |  512|   0|  512|          0|
    |tmp_dest_V_1_reg_961                  |    8|   0|    8|          0|
    |tmp_id_V_1_reg_956                    |    8|   0|    8|          0|
    |tmp_last_V_1_reg_971                  |    1|   0|    1|          0|
    |tmp_user_V_3_reg_966                  |   16|   0|   16|          0|
    |icmp_ln1126_reg_937                   |   64|  32|    1|          0|
    |tmp_dest_V_1_reg_961                  |   64|  32|    8|          0|
    |tmp_id_V_1_reg_956                    |   64|  32|    8|          0|
    |tmp_last_V_1_reg_971                  |   64|  32|    1|          0|
    |tmp_user_V_3_reg_966                  |   64|  32|   16|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2024| 160| 1738|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_start             |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_done              | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_idle              | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_ready             | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|in_V_data_V_dout     |  in |  512|   ap_fifo  |      in_V_data_V     |    pointer   |
|in_V_data_V_empty_n  |  in |    1|   ap_fifo  |      in_V_data_V     |    pointer   |
|in_V_data_V_read     | out |    1|   ap_fifo  |      in_V_data_V     |    pointer   |
|in_V_id_V_dout       |  in |    8|   ap_fifo  |       in_V_id_V      |    pointer   |
|in_V_id_V_empty_n    |  in |    1|   ap_fifo  |       in_V_id_V      |    pointer   |
|in_V_id_V_read       | out |    1|   ap_fifo  |       in_V_id_V      |    pointer   |
|in_V_dest_V_dout     |  in |    8|   ap_fifo  |      in_V_dest_V     |    pointer   |
|in_V_dest_V_empty_n  |  in |    1|   ap_fifo  |      in_V_dest_V     |    pointer   |
|in_V_dest_V_read     | out |    1|   ap_fifo  |      in_V_dest_V     |    pointer   |
|in_V_user_V_dout     |  in |   16|   ap_fifo  |      in_V_user_V     |    pointer   |
|in_V_user_V_empty_n  |  in |    1|   ap_fifo  |      in_V_user_V     |    pointer   |
|in_V_user_V_read     | out |    1|   ap_fifo  |      in_V_user_V     |    pointer   |
|in_V_last_V_dout     |  in |    1|   ap_fifo  |      in_V_last_V     |    pointer   |
|in_V_last_V_empty_n  |  in |    1|   ap_fifo  |      in_V_last_V     |    pointer   |
|in_V_last_V_read     | out |    1|   ap_fifo  |      in_V_last_V     |    pointer   |
|out_V_data_V_din     | out |  512|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_full_n  |  in |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_write   | out |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_id_V_din       | out |    8|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_full_n    |  in |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_write     | out |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_dest_V_din     | out |    8|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_full_n  |  in |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_write   | out |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_user_V_din     | out |   16|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_full_n  |  in |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_write   | out |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_last_V_din     | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_full_n  |  in |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_write   | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

