# Verilog-scripts
**The target of this Project to write the Verilog [block_interface/instances/tb] based on the information given in the variables. noted that the port at a certain position in in_ports list has its width in the same position in in_ports_width as well as the port at a certain position in out_ports list has its width in the same position in out _ports_width

**instance and tb scripts are related together u have to run instance script first then run the tb script.

**also all files should be in same folder while running the scripts.
