{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:17:31 2004 " "Info: Processing started: Wed Feb 25 23:17:31 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --import_settings_files=off --export_settings_files=off cpu16bit -c cpu16bit " "Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off cpu16bit -c cpu16bit" {  } {  } 0 }
{  "Info" "IBASEO_DONE_HDL_SDO_GENERATION" "cpu16bit.vho cpu16bit_vhd.sdo \\CpuGen1\\Applications\\Cpu16Bit\\Altera\\simulation\\modelsim\\ simulation " "Info: Generated files cpu16bit.vho and cpu16bit_vhd.sdo in directory \\CpuGen1\\Applications\\Cpu16Bit\\Altera\\simulation\\modelsim\\ for EDA simulation tool" {  } {  } 0 }
{  "Info" "IBASEO_DONE_IBIS_GENERATION" "\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\board\\ibis\\cpu16bit.ibs " "Info: Generated IBIS Output File \\CpuGen1\\Applications\\Cpu16Bit\\Altera\\board\\ibis\\cpu16bit.ibs for board level analysis" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:17:34 2004 " "Info: Processing ended: Wed Feb 25 23:17:34 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu16bit.eda.rpt " "Info: Writing report file cpu16bit.eda.rpt" {  } {  } 0 }
