// Seed: 3168938811
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    output wand id_6,
    input wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    output wire id_16,
    output wor id_17,
    output supply0 id_18,
    output supply1 id_19,
    input tri id_20,
    output supply1 id_21,
    input wor id_22
);
  wire id_24;
  wire id_25;
  assign id_18 = id_4;
  logic [7:0] id_26;
  id_27(
      .id_0(1),
      .product(1),
      .id_1(id_20),
      .id_2("" == id_17),
      .id_3(id_25),
      .id_4(1 == 1),
      .id_5(id_4),
      .id_6(),
      .id_7(1)
  );
  assign id_18 = id_20 + id_26[1];
endmodule
module module_1 (
    input uwire id_0
    , id_32,
    input wor id_1,
    input tri id_2,
    output wor id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output wire id_7,
    input tri id_8,
    input wand id_9,
    input wire id_10,
    input tri1 id_11,
    output tri0 id_12,
    input tri id_13,
    input wire id_14,
    input tri id_15,
    input tri0 id_16,
    output tri1 id_17,
    input supply1 id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    input wand id_22,
    output supply1 id_23,
    input wor id_24,
    input supply1 id_25,
    input tri0 id_26,
    input wor id_27,
    input tri0 id_28,
    input wire id_29,
    output wire id_30
);
  module_0(
      id_4,
      id_23,
      id_27,
      id_6,
      id_9,
      id_3,
      id_23,
      id_19,
      id_14,
      id_0,
      id_14,
      id_3,
      id_25,
      id_7,
      id_8,
      id_6,
      id_3,
      id_3,
      id_23,
      id_23,
      id_2,
      id_3,
      id_2
  );
  assign id_17 = 1'd0;
  assign #1 id_17 = 1'b0;
  assign id_7 = id_9;
endmodule
