<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
thresholder.twr -v 30 -l 30 thresholder_routed.ncd thresholder.pcf

</twCmdLine><twDesign>thresholder_routed.ncd</twDesign><twDesignPath>thresholder_routed.ncd</twDesignPath><twPCF>thresholder.pcf</twPCF><twPcfPath>thresholder.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-06-08, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y15.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y15.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y14.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y14.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y13.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y13.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0" locationPin="GTXE1_X0Y12.MGTREFCLKRX0" clockNet="pcie/sys_clk_c"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0" locationPin="GTXE1_X0Y12.MGTREFCLKTX0" clockNet="pcie/sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_100 = PERIOD TIMEGRP &quot;CLK_100&quot; TS_SYSCLK HIGH 50%;</twConstName><twItemCnt>2151</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>753</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="OTHER">pcie/app/ucg/mmcm_inst</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/DI_13</twDest><twTotPathDel>9.495</twTotPathDel><twClkSkew dest = "1.481" src = "1.874">0.393</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>pcie/app/ucg/mmcm_inst</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/DI_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>MMCM_ADV_X0Y0.DCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/icap_clk</twSrcClk><twPathDel><twSite>MMCM_ADV_X0Y0.DO13</twSite><twDelType>Tmmcmcko_DO</twDelType><twDelInfo twEdge="twRising">3.640</twDelInfo><twComp>pcie/app/ucg/mmcm_inst</twComp><twBEL>pcie/app/ucg/mmcm_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.782</twDelInfo><twComp>pcie/app/ucg/dout[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/DI[13]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state__n0130&lt;13&gt;1</twBEL><twBEL>pcie/app/ucg/mmcm_drp_inst/DI_13</twBEL></twPathDel><twLogDel>3.713</twLogDel><twRouteDel>5.782</twRouteDel><twTotDel>9.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twDest><twTotPathDel>1.523</twTotPathDel><twClkSkew dest = "2.456" src = "2.599">0.143</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>0.870</twRouteDel><twTotDel>1.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twTotPathDel>1.501</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y122.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>0.801</twRouteDel><twTotDel>1.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twDest><twTotPathDel>1.491</twTotPathDel><twClkSkew dest = "2.449" src = "2.599">0.150</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y118.D4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen3.psg3/fifo2_rd_data[60]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/RST_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y118.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/RST_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y118.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>0.802</twRouteDel><twTotDel>1.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twDest><twTotPathDel>1.475</twTotPathDel><twClkSkew dest = "2.456" src = "2.599">0.143</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.778</twRouteDel><twTotDel>1.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twTotPathDel>1.453</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y122.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7</twBEL></twPathDel><twLogDel>0.744</twLogDel><twRouteDel>0.709</twRouteDel><twTotDel>1.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.202</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twDest><twTotPathDel>1.454</twTotPathDel><twClkSkew dest = "2.449" src = "2.599">0.150</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen3.psg3/fifo2_rd_data[60]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/RST_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y118.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/RST_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y118.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>0.721</twRouteDel><twTotDel>1.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9</twDest><twTotPathDel>1.407</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.826</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>1.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4</twDest><twTotPathDel>1.396</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twTotPathDel>1.396</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9</twDest><twTotPathDel>1.359</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.870</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>1.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6</twDest><twTotPathDel>1.349</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twTotPathDel>1.349</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twDest><twTotPathDel>1.349</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.653</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>1.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4</twDest><twTotPathDel>1.348</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.744</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>1.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twTotPathDel>1.348</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5</twBEL></twPathDel><twLogDel>0.744</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>1.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="OTHER">pcie/app/ucg/mmcm_inst</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/DI_11</twDest><twTotPathDel>9.210</twTotPathDel><twClkSkew dest = "1.479" src = "1.874">0.395</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>pcie/app/ucg/mmcm_inst</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/DI_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>MMCM_ADV_X0Y0.DCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/icap_clk</twSrcClk><twPathDel><twSite>MMCM_ADV_X0Y0.DO11</twSite><twDelType>Tmmcmcko_DO</twDelType><twDelInfo twEdge="twRising">3.640</twDelInfo><twComp>pcie/app/ucg/mmcm_inst</twComp><twBEL>pcie/app/ucg/mmcm_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.542</twDelInfo><twComp>pcie/app/ucg/dout[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/DI[15]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state__n0130&lt;11&gt;1</twBEL><twBEL>pcie/app/ucg/mmcm_drp_inst/DI_11</twBEL></twPathDel><twLogDel>3.668</twLogDel><twRouteDel>5.542</twRouteDel><twTotDel>9.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twTotPathDel>1.301</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>1.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twDest><twTotPathDel>1.301</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>1.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6</twDest><twTotPathDel>1.301</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.604</twRouteDel><twTotDel>1.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2</twDest><twTotPathDel>1.300</twTotPathDel><twClkSkew dest = "2.449" src = "2.599">0.150</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y118.D4</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen3.psg3/fifo2_rd_data[60]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/RST_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y118.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/RST_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y118.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.802</twRouteDel><twTotDel>1.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twDest><twTotPathDel>1.281</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.700</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>1.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">pcie/app/reg_file/user_swtch_clk</twSrc><twDest BELType="FF">pcie/app/reg_file/Mshreg_user_clk_swch_o</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew dest = "2.448" src = "2.591">0.143</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/reg_file/user_swtch_clk</twSrc><twDest BELType='FF'>pcie/app/reg_file/Mshreg_user_clk_swch_o</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X138Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X138Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/app/reg_file/prev_user_clk[1]</twComp><twBEL>pcie/app/reg_file/user_swtch_clk</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y131.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>pcie/app/reg_file/user_swtch_clk</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y131.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>pcie/app/reg_file/user_clk_swch_o</twComp><twBEL>pcie/app/reg_file/Mshreg_user_clk_swch_o</twBEL></twPathDel><twLogDel>0.761</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2</twDest><twTotPathDel>1.263</twTotPathDel><twClkSkew dest = "2.449" src = "2.599">0.150</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen3.psg3/fifo2_rd_data[60]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/RST_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y118.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/RST_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y118.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/LOCKED_P2</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.721</twRouteDel><twTotDel>1.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="OTHER">pcie/app/ucg/mmcm_inst</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/DI_10</twDest><twTotPathDel>9.134</twTotPathDel><twClkSkew dest = "1.480" src = "1.874">0.394</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>pcie/app/ucg/mmcm_inst</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/DI_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>MMCM_ADV_X0Y0.DCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/icap_clk</twSrcClk><twPathDel><twSite>MMCM_ADV_X0Y0.DO10</twSite><twDelType>Tmmcmcko_DO</twDelType><twDelInfo twEdge="twRising">3.640</twDelInfo><twComp>pcie/app/ucg/mmcm_inst</twComp><twBEL>pcie/app/ucg/mmcm_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.424</twDelInfo><twComp>pcie/app/ucg/dout[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/DI[10]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state__n0130&lt;10&gt;1</twBEL><twBEL>pcie/app/ucg/mmcm_drp_inst/DI_10</twBEL></twPathDel><twLogDel>3.710</twLogDel><twRouteDel>5.424</twRouteDel><twTotDel>9.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="OTHER">pcie/app/ucg/mmcm_inst</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/DI_0</twDest><twTotPathDel>9.130</twTotPathDel><twClkSkew dest = "1.480" src = "1.874">0.394</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>pcie/app/ucg/mmcm_inst</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/DI_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>MMCM_ADV_X0Y0.DCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/icap_clk</twSrcClk><twPathDel><twSite>MMCM_ADV_X0Y0.DO0</twSite><twDelType>Tmmcmcko_DO</twDelType><twDelInfo twEdge="twRising">3.640</twDelInfo><twComp>pcie/app/ucg/mmcm_inst</twComp><twBEL>pcie/app/ucg/mmcm_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.417</twDelInfo><twComp>pcie/app/ucg/dout[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/DI[10]</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state__n0130&lt;0&gt;3</twBEL><twBEL>pcie/app/ucg/mmcm_drp_inst/DI_0</twBEL></twPathDel><twLogDel>3.713</twLogDel><twRouteDel>5.417</twRouteDel><twTotDel>9.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType="FF">pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twDest><twTotPathDel>1.233</twTotPathDel><twClkSkew dest = "2.444" src = "2.599">0.155</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_lnk_up_n_i</twSrc><twDest BELType='FF'>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X140Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie_link_status_OBUF</twComp><twBEL>pcie/core/trn_lnk_up_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_link_status_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/engine_reset_n_INV_91_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>pcie/app/engine_reset_n_INV_91_o</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twComp><twBEL>pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.744</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>1.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twTotPathDel>1.315</twTotPathDel><twClkSkew dest = "2.559" src = "2.609">0.050</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X147Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X147Y156.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[8]_rt</twBEL><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8</twBEL></twPathDel><twLogDel>0.429</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>1.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twDest><twTotPathDel>1.192</twTotPathDel><twClkSkew dest = "2.569" src = "2.613">0.044</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X148Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X148Y155.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]_rt</twBEL><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.472</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.612</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType="FF">pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twDest><twTotPathDel>1.149</twTotPathDel><twClkSkew dest = "2.564" src = "2.609">0.045</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.194</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X147Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X147Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y167.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y167.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]</twComp><twBEL>pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.778</twRouteDel><twTotDel>1.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/icap_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_100 = PERIOD TIMEGRP &quot;CLK_100&quot; TS_SYSCLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tcapper" slack="0.000" period="10.000" constraintValue="10.000" deviceLimit="10.000" freqLimit="100.000" physResource="pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK" logResource="pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK" locationPin="ICAP_X0Y1.CLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y30.CLKBWRCLKL" clockNet="pcie/icap_clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y29.CLKBWRCLKL" clockNet="pcie/icap_clk"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="pcie/app/ucg/mmcm_drp_inst/LOCKED_P2/CLK" logResource="pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2/CLK" locationPin="SLICE_X142Y118.CLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="pcie/app/ucg/mmcm_drp_inst/LOCKED_P2/CLK" logResource="pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2/CLK" locationPin="SLICE_X142Y118.CLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="pcie/app/reg_file/user_clk_swch_o/CLK" logResource="pcie/app/reg_file/Mshreg_user_clk_swch_o/CLK" locationPin="SLICE_X144Y131.CLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="pcie/app/reg_file/user_clk_swch_o/CLK" logResource="pcie/app/reg_file/Mshreg_user_clk_swch_o/CLK" locationPin="SLICE_X144Y131.CLK" clockNet="pcie/icap_clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tbcper_I" slack="8.571" period="10.000" constraintValue="10.000" deviceLimit="1.429" freqLimit="699.790" physResource="pcie/core/pcie_clocking_i/icap_clk_bufg_i/I0" logResource="pcie/core/pcie_clocking_i/icap_clk_bufg_i/I0" locationPin="BUFGCTRL_X0Y28.I0" clockNet="pcie/core/pcie_clocking_i/clk_100"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3/SR" locationPin="SLICE_X138Y118.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6/SR" locationPin="SLICE_X138Y118.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR" locationPin="SLICE_X138Y118.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4/SR" locationPin="SLICE_X139Y118.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR" locationPin="SLICE_X139Y118.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9/SR" locationPin="SLICE_X139Y119.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="91" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR" locationPin="SLICE_X139Y119.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7/SR" logResource="pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7/SR" locationPin="SLICE_X139Y122.SR" clockNet="pcie/app/engine_reset_n_INV_91_o"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/SR" locationPin="SLICE_X140Y169.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/SR" locationPin="SLICE_X140Y169.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/SR" locationPin="SLICE_X140Y169.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/SR" locationPin="SLICE_X140Y170.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="97" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="100" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="103" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/SR" locationPin="SLICE_X140Y171.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="104" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/SR" locationPin="SLICE_X141Y169.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="105" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/SR" locationPin="SLICE_X141Y169.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]/SR" logResource="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/SR" locationPin="SLICE_X141Y169.SR" clockNet="pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="109" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y21.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="110" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y23.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y31.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y33.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y17.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y18.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y19.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y20.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="117" type="MINPERIOD" name="Tbcper_I" slack="2.571" period="4.000" constraintValue="4.000" deviceLimit="1.429" freqLimit="699.790" physResource="pcie/app/ucg/BUFG_CLK0/I0" logResource="pcie/app/ucg/BUFG_CLK0/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="pcie/app/ucg/clk0_bufgin"/><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="119" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="121" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="122" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="123" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="124" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="125" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="126" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="127" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="128" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="129" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="131" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/SR" locationPin="SLICE_X102Y103.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="132" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="133" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="134" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="135" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="136" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/SR" locationPin="SLICE_X103Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="137" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/SR" locationPin="SLICE_X103Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="138" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/SR" locationPin="SLICE_X103Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/></twPinLimitRpt></twConst><twConst anchorID="139" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;</twConstName><twItemCnt>1591</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>461</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.692</twMinPer></twConstHead><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.880</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twTotPathDel>2.887</twTotPathDel><twClkSkew dest = "2.458" src = "2.620">0.162</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>2.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.887</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twTotPathDel>2.879</twTotPathDel><twClkSkew dest = "2.457" src = "2.620">0.163</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.847</twRouteDel><twTotDel>2.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.887</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd4</twDest><twTotPathDel>2.879</twTotPathDel><twClkSkew dest = "2.457" src = "2.620">0.163</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd4</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.847</twRouteDel><twTotDel>2.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.911</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twTotPathDel>2.855</twTotPathDel><twClkSkew dest = "2.457" src = "2.620">0.163</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[4]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.911</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twTotPathDel>2.855</twTotPathDel><twClkSkew dest = "2.457" src = "2.620">0.163</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y145.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y145.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[4]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.919</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twTotPathDel>2.853</twTotPathDel><twClkSkew dest = "2.463" src = "2.620">0.157</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.821</twRouteDel><twTotDel>2.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.919</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twTotPathDel>2.853</twTotPathDel><twClkSkew dest = "2.463" src = "2.620">0.157</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X154Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X154Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.821</twRouteDel><twTotDel>2.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.934</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twTotPathDel>2.833</twTotPathDel><twClkSkew dest = "2.458" src = "2.620">0.162</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y147.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y147.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[6]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.859</twRouteDel><twTotDel>2.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.938</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twTotPathDel>2.829</twTotPathDel><twClkSkew dest = "2.458" src = "2.620">0.162</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>2.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.938</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twTotPathDel>2.829</twTotPathDel><twClkSkew dest = "2.458" src = "2.620">0.162</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y146.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y146.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>2.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.093</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twTotPathDel>2.677</twTotPathDel><twClkSkew dest = "2.461" src = "2.620">0.159</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X158Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X158Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.703</twRouteDel><twTotDel>2.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.140</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twTotPathDel>2.630</twTotPathDel><twClkSkew dest = "2.461" src = "2.620">0.159</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.140</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twTotPathDel>2.630</twTotPathDel><twClkSkew dest = "2.461" src = "2.620">0.159</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.145</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5</twDest><twTotPathDel>2.625</twTotPathDel><twClkSkew dest = "2.461" src = "2.620">0.159</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.170</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "2.462" src = "2.620">0.158</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y151.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y151.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.170</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "2.462" src = "2.620">0.158</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y151.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y151.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.170</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "2.462" src = "2.620">0.158</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y151.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y151.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_1</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.172</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twDest><twTotPathDel>2.600</twTotPathDel><twClkSkew dest = "2.463" src = "2.620">0.157</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.568</twRouteDel><twTotDel>2.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.172</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twTotPathDel>2.600</twTotPathDel><twClkSkew dest = "2.463" src = "2.620">0.157</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.568</twRouteDel><twTotDel>2.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.299</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6</twDest><twTotPathDel>2.474</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.299</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twTotPathDel>2.474</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.299</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twTotPathDel>2.474</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.304</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5</twDest><twTotPathDel>2.469</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y154.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y154.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X156Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X156Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.323</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twTotPathDel>2.450</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y155.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y155.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.418</twRouteDel><twTotDel>2.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.324</twSlack><twSrc BELType="FF">pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twTotPathDel>2.449</twTotPathDel><twClkSkew dest = "2.464" src = "2.620">0.156</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_clocking_i/reg_clock_locked_1</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X161Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X161Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp><twBEL>pcie/core/pcie_clocking_i/reg_clock_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>pcie/core/pcie_clocking_i/reg_clock_locked[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y156.SR</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y156.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.417</twRouteDel><twTotDel>2.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">pcie/core/drp_clk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="200"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="201" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK" locationPin="GTXE1_X0Y15.DCLK" clockNet="pcie/core/drp_clk"/><twPinLimit anchorID="202" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK" locationPin="GTXE1_X0Y14.DCLK" clockNet="pcie/core/drp_clk"/><twPinLimit anchorID="203" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK" locationPin="GTXE1_X0Y13.DCLK" clockNet="pcie/core/drp_clk"/><twPinLimit anchorID="204" type="MINPERIOD" name="Tgtxper_DCLK" slack="0.308" period="8.000" constraintValue="8.000" deviceLimit="7.692" freqLimit="130.005" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK" locationPin="GTXE1_X0Y12.DCLK" clockNet="pcie/core/drp_clk"/><twPinLimit anchorID="205" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" locationPin="GTXE1_X0Y15.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="206" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y15.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="207" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" locationPin="GTXE1_X0Y15.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="208" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y15.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="209" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" locationPin="GTXE1_X0Y14.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="210" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y14.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" locationPin="GTXE1_X0Y14.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="212" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y14.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="213" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" locationPin="GTXE1_X0Y13.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="214" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y13.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="215" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" locationPin="GTXE1_X0Y13.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y13.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="217" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" locationPin="GTXE1_X0Y12.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="218" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y12.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="219" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" locationPin="GTXE1_X0Y12.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="220" type="MINPERIOD" name="Tgtxper_USRCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y12.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="221" type="MINPERIOD" name="Tpciper_PIPECLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" logResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y1.PIPECLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="222" type="MINLOWPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK" logResource="pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK" locationPin="SLICE_X146Y139.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="223" type="MINHIGHPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK" logResource="pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK" locationPin="SLICE_X146Y139.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="224" type="MINLOWPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y142.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="225" type="MINHIGHPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y142.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="226" type="MINLOWPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y142.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="227" type="MINHIGHPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y142.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="228" type="MINLOWPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y142.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="229" type="MINHIGHPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y142.CLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="230" type="MINLOWPULSE" name="Tmpw" slack="6.300" period="8.000" constraintValue="4.000" deviceLimit="0.850" physResource="pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK" locationPin="SLICE_X152Y142.CLK" clockNet="pcie/core/pipe_clk"/></twPinLimitRpt></twConst><twConst anchorID="231" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 100 MHz HIGH 50% PRIORITY 100;</twConstName><twItemCnt>288</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>85</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.172</twMinPer></twConstHead><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.828</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twTotPathDel>4.065</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.240</twRouteDel><twTotDel>4.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.828</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twTotPathDel>4.065</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.240</twRouteDel><twTotDel>4.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.828</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twTotPathDel>4.065</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.240</twRouteDel><twTotDel>4.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.828</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twTotPathDel>4.065</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.240</twRouteDel><twTotDel>4.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.887</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twTotPathDel>4.007</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.182</twRouteDel><twTotDel>4.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.887</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twTotPathDel>4.007</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.182</twRouteDel><twTotDel>4.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.887</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twTotPathDel>4.007</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.182</twRouteDel><twTotDel>4.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.887</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twTotPathDel>4.007</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.182</twRouteDel><twTotDel>4.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.897</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twTotPathDel>3.999</twTotPathDel><twClkSkew dest = "0.951" src = "1.020">0.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X142Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.897</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twTotPathDel>3.999</twTotPathDel><twClkSkew dest = "0.951" src = "1.020">0.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X142Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.897</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twTotPathDel>3.999</twTotPathDel><twClkSkew dest = "0.951" src = "1.020">0.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X142Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.897</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twTotPathDel>3.999</twTotPathDel><twClkSkew dest = "0.951" src = "1.020">0.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X142Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.956</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.956</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.956</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.956</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.961</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y180.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y180.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.107</twRouteDel><twTotDel>3.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.020</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twTotPathDel>3.874</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y180.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y180.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>3.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.030</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twTotPathDel>3.866</twTotPathDel><twClkSkew dest = "0.951" src = "1.020">0.069</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X142Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y180.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y180.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>3.065</twRouteDel><twTotDel>3.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.089</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twTotPathDel>3.804</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y180.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y180.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>2.979</twRouteDel><twTotDel>3.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.100</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB</twBEL></twPathDel><twLogDel>0.757</twLogDel><twRouteDel>3.037</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.100</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twBEL></twPathDel><twLogDel>0.757</twLogDel><twRouteDel>3.037</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.100</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twBEL></twPathDel><twLogDel>0.757</twLogDel><twRouteDel>3.037</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.100</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew dest = "0.951" src = "1.022">0.071</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twBEL></twPathDel><twLogDel>0.757</twLogDel><twRouteDel>3.037</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.108</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType="FF">pcie/core/sys_reset_n_d_INV_35_o1_FRB</twDest><twTotPathDel>3.797</twTotPathDel><twClkSkew dest = "0.963" src = "1.023">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twSrc><twDest BELType='FF'>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y182.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y182.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twComp><twBEL>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>2.972</twRouteDel><twTotDel>3.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.167</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType="FF">pcie/core/sys_reset_n_d_INV_35_o1_FRB</twDest><twTotPathDel>3.739</twTotPathDel><twClkSkew dest = "0.963" src = "1.022">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twSrc><twDest BELType='FF'>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y182.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y182.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twComp><twBEL>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>2.914</twRouteDel><twTotDel>3.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.177</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType="FF">pcie/core/sys_reset_n_d_INV_35_o1_FRB</twDest><twTotPathDel>3.731</twTotPathDel><twClkSkew dest = "0.963" src = "1.020">0.057</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twSrc><twDest BELType='FF'>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X142Y182.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_23_16_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_23_16[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y182.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y182.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twComp><twBEL>pcie/core/sys_reset_n_d_INV_35_o1_FRB</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>2.930</twRouteDel><twTotDel>3.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.180</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twTotPathDel>3.713</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>3.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.180</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twTotPathDel>3.713</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>3.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.180</twSlack><twSrc BELType="FF">pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType="FF">pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twTotPathDel>3.713</twTotPathDel><twClkSkew dest = "0.951" src = "1.023">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twSrc><twDest BELType='FF'>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/TxOutClk_bufg</twSrcClk><twPathDel><twSite>SLICE_X141Y172.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[3]</twComp><twBEL>pcie/core/pcie_reset_delay_i/reg_count_7_0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/reg_count_7_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>pcie/core/N152</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/fifo_rd_cnt[8]</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X141Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/N150</twComp><twBEL>pcie/core/pcie_reset_delay_i/_n0046_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y179.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/_n0046_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y179.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB</twComp><twBEL>pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>3.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pcie/core/TxOutClk_bufg</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="292"><twPinLimitBanner>Component Switching Limit Checks: TS_TXOUTCLKBUFG = PERIOD TIMEGRP &quot;TXOUTCLKBUFG&quot; 100 MHz HIGH 50% PRIORITY 100;</twPinLimitBanner><twPinLimit anchorID="293" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/SR" locationPin="SLICE_X141Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="294" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/SR" locationPin="SLICE_X141Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="295" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_2/SR" locationPin="SLICE_X141Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="296" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_3/SR" locationPin="SLICE_X141Y172.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="297" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_4/SR" locationPin="SLICE_X141Y173.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="298" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_5/SR" locationPin="SLICE_X141Y173.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="299" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_6/SR" locationPin="SLICE_X141Y173.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="300" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_7/SR" locationPin="SLICE_X141Y173.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="301" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB/SR" logResource="pcie/core/pcie_reset_delay_i/Result&lt;0&gt;_FRB/SR" locationPin="SLICE_X138Y179.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="302" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB/SR" logResource="pcie/core/pcie_reset_delay_i/Result&lt;1&gt;_FRB/SR" locationPin="SLICE_X138Y179.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="303" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB/SR" logResource="pcie/core/pcie_reset_delay_i/Result&lt;2&gt;_FRB/SR" locationPin="SLICE_X138Y179.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="304" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB/SR" logResource="pcie/core/pcie_reset_delay_i/Result&lt;3&gt;_FRB/SR" locationPin="SLICE_X138Y179.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="305" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB/SR" logResource="pcie/core/pcie_reset_delay_i/Result&lt;4&gt;_FRB/SR" locationPin="SLICE_X138Y180.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="306" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_0/SR" locationPin="SLICE_X140Y188.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="307" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_1/SR" locationPin="SLICE_X140Y188.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="308" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_2/SR" locationPin="SLICE_X140Y188.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="309" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_3/SR" locationPin="SLICE_X140Y188.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="310" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_4/SR" locationPin="SLICE_X140Y189.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="311" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_5/SR" locationPin="SLICE_X140Y189.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="312" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_6/SR" locationPin="SLICE_X140Y189.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="313" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_15_8_7/SR" locationPin="SLICE_X140Y189.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="314" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/pcie_reset_delay_i/reg_count_23_16[4]/SR" logResource="pcie/core/pcie_reset_delay_i/reg_count_23_16_4/SR" locationPin="SLICE_X142Y182.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="315" type="MINHIGHPULSE" name="Trpw" slack="9.168" period="10.000" constraintValue="5.000" deviceLimit="0.416" physResource="pcie/core/sys_reset_n_d_INV_35_o1_FRB/SR" logResource="pcie/core/sys_reset_n_d_INV_35_o1_FRB/SR" locationPin="SLICE_X144Y182.SR" clockNet="pcie/sys_reset_n_INV_1_o"/><twPinLimit anchorID="316" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK" locationPin="SLICE_X141Y172.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="317" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK" locationPin="SLICE_X141Y172.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="318" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK" locationPin="SLICE_X141Y172.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="319" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK" locationPin="SLICE_X141Y172.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="320" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK" locationPin="SLICE_X141Y172.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="321" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK" locationPin="SLICE_X141Y172.CLK" clockNet="pcie/core/TxOutClk_bufg"/><twPinLimit anchorID="322" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK" logResource="pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK" locationPin="SLICE_X141Y172.CLK" clockNet="pcie/core/TxOutClk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="323" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>106374</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>22767</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_2</twSrc><twDest BELType="FF">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5</twDest><twTotPathDel>3.739</twTotPathDel><twClkSkew dest = "0.988" src = "1.031">0.043</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_2</twSrc><twDest BELType='FF'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X144Y132.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[9]</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y155.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_GND_26_o_equal_9_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y155.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_GND_26_o_equal_9_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y155.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_PWR_28_o_equal_4_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y156.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_PWR_28_o_equal_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd4</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y156.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd4</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5-In5</twBEL><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5</twBEL></twPathDel><twLogDel>0.778</twLogDel><twRouteDel>2.961</twRouteDel><twTotDel>3.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.942</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEL7</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.022</twRouteDel><twTotDel>3.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.942</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.022</twRouteDel><twTotDel>3.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.941</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEL6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.021</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.941</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEL5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.021</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.941</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEL4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.021</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.941</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEL2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.021</twRouteDel><twTotDel>3.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.940</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEU4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.799</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.020</twRouteDel><twTotDel>3.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.938</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEU7</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.938</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEU5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.938</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEU3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.938</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEU2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType="RAM">pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.938</twTotPathDel><twClkSkew dest = "1.092" src = "1.045">-0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/fifo1_wr_en</twSrc><twDest BELType='RAM'>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp><twBEL>pcie/app/gen3.psg3/fifo1_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>pcie/app/gen3.psg3/fifo1_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/PC_USER2_DMA_SYS[21]</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y24.WEBWEU6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>RAMB36_X7Y24.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="CPU">pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType="HSIO">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twDest><twTotPathDel>4.024</twTotPathDel><twClkSkew dest = "1.355" src = "1.090">-0.265</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType='HSIO'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y1.PIPECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y1.PIPERX2POLARITY</twSite><twDelType>Tpcicko_MGT2</twDelType><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_block_i</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y13.RXPOLARITY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.237</twDelInfo><twComp>pcie/core/pcie_2_0_i/PIPERX2POLARITY</twComp></twPathDel><twPathDel><twSite>GTXE1_X0Y13.RXUSRCLK2</twSite><twDelType>Tgtxcck_POLARITY</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twBEL></twPathDel><twLogDel>0.787</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>4.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">pcie/core/trn_reset_n_i</twSrc><twDest BELType="FF">pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state</twDest><twTotPathDel>3.801</twTotPathDel><twClkSkew dest = "1.499" src = "1.575">0.076</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/core/trn_reset_n_i</twSrc><twDest BELType='FF'>pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X141Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X141Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/user_reset_int1</twComp><twBEL>pcie/core/trn_reset_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X157Y158.SR</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">2.951</twDelInfo><twComp>pcie/user_reset_int1</twComp></twPathDel><twPathDel><twSite>SLICE_X157Y158.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state</twComp><twBEL>pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>2.951</twRouteDel><twTotDel>3.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">pcie/app/rx_engine/user_data_o_27</twSrc><twDest BELType="FF">pcie/app/gen1.psg1/_n0344&lt;31&gt;3_FRB</twDest><twTotPathDel>3.785</twTotPathDel><twClkSkew dest = "1.488" src = "1.577">0.089</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/user_data_o_27</twSrc><twDest BELType='FF'>pcie/app/gen1.psg1/_n0344&lt;31&gt;3_FRB</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X149Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X149Y136.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>user_wr_data[1]</twComp><twBEL>pcie/app/rx_engine/user_data_o_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>user_wr_data[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/gen1.psg1/wr_len[1]</twComp><twBEL>pcie/app/gen1.psg1/_n0344&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y114.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>pcie/N1826</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>pcie/app/reg_file/USER1_PC_DMA_LEN[12]</twComp><twBEL>pcie/app/gen1.psg1/_n0344&lt;31&gt;3_FRB</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>3.263</twRouteDel><twTotDel>3.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_8</twSrc><twDest BELType="FF">pcie/app/reg_file/USR_CTRL_REG_13</twDest><twTotPathDel>3.786</twTotPathDel><twClkSkew dest = "1.491" src = "1.579">0.088</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_8</twSrc><twDest BELType='FF'>pcie/app/reg_file/USR_CTRL_REG_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X145Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>user_addr[9]</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y127.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>user_addr[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/data_valid_p</twComp><twBEL>pcie/app/reg_file/_n0572_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>pcie/app/reg_file/_n0572_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/processor_clr_intr</twComp><twBEL>pcie/app/reg_file/_n0572_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>pcie/app/reg_file/_n0572_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>pcie/app/reg_file/processor_clr_intr</twComp><twBEL>pcie/app/reg_file/_n0572_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y118.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>pcie/app/reg_file/_n0572_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y118.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>pcie/app/reg_file/USR_CTRL_REG[13]</twComp><twBEL>pcie/app/reg_file/USR_CTRL_REG_13</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.804</twRouteDel><twTotDel>3.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">pcie/app/rx_engine/reg_addr_o_8</twSrc><twDest BELType="FF">pcie/app/reg_file/USR_CTRL_REG_17</twDest><twTotPathDel>3.786</twTotPathDel><twClkSkew dest = "1.491" src = "1.579">0.088</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/rx_engine/reg_addr_o_8</twSrc><twDest BELType='FF'>pcie/app/reg_file/USR_CTRL_REG_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X145Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>user_addr[9]</twComp><twBEL>pcie/app/rx_engine/reg_addr_o_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y127.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>user_addr[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/data_valid_p</twComp><twBEL>pcie/app/reg_file/_n0572_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y126.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>pcie/app/reg_file/_n0572_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/processor_clr_intr</twComp><twBEL>pcie/app/reg_file/_n0572_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>pcie/app/reg_file/_n0572_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>pcie/app/reg_file/processor_clr_intr</twComp><twBEL>pcie/app/reg_file/_n0572_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y118.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>pcie/app/reg_file/_n0572_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y118.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>pcie/app/reg_file/USR_CTRL_REG[13]</twComp><twBEL>pcie/app/reg_file/USR_CTRL_REG_17</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.804</twRouteDel><twTotDel>3.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6</twDest><twTotPathDel>3.771</twTotPathDel><twClkSkew dest = "0.939" src = "1.038">0.099</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X147Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X147Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y126.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp></twPathDel><twPathDel><twSite>SLICE_X138Y126.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>pcie/app/ucg/mmcm_drp_inst/rom_addr_5_BRB2</twComp><twBEL>pcie/app/gen3.psg3/Mmux_stream_data_valid_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y119.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>user_str3_data_wr_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>ult/i_pcie_str3_data_valid</twComp><twBEL>ult/i_pcie_str3_data_valid_PROXY</twBEL><twPartitionPin>ult.i_pcie_str3_data_valid</twPartitionPin></twPathDel><twPathDel><twSite>SLICE_X131Y116.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>ult/i_pcie_str3_data_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp><twBEL>ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y121.CE</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y121.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]</twComp><twBEL>ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>2.782</twRouteDel><twTotDel>3.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="CPU">pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType="HSIO">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twDest><twTotPathDel>4.004</twTotPathDel><twClkSkew dest = "1.351" src = "1.090">-0.261</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType='HSIO'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y1.PIPECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y1.PIPETX2DATA10</twSite><twDelType>Tpcicko_MGT2</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_block_i</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y13.TXDATA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>pcie/core/pcie_2_0_i/PIPETX2DATA[10]</twComp></twPathDel><twPathDel><twSite>GTXE1_X0Y13.TXUSRCLK2</twSite><twDelType>Tgtxcck_TXDATA</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twBEL></twPathDel><twLogDel>0.881</twLogDel><twRouteDel>3.123</twRouteDel><twTotDel>4.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13</twDest><twTotPathDel>3.691</twTotPathDel><twClkSkew dest = "0.978" src = "1.153">0.175</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X7Y17.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>RAMB36_X7Y17.DOADO13</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y116.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>pcie/app/user_str4_data[13]</twComp><twBEL>pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>1.603</twRouteDel><twTotDel>3.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">pcie/app/reg_file/CTRL_REG_0</twSrc><twDest BELType="FF">pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twTotPathDel>3.767</twTotPathDel><twClkSkew dest = "1.478" src = "1.575">0.097</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/reg_file/CTRL_REG_0</twSrc><twDest BELType='FF'>pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X145Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/reg_file/CTRL_REG_0</twComp><twBEL>pcie/app/reg_file/CTRL_REG_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>285</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>pcie/app/reg_file/CTRL_REG_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN[30]</twComp><twBEL>pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/inverted_reset1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/inverted_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y93.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twComp><twBEL>pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBEL></twPathDel><twLogDel>0.826</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>3.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="368"><twConstPath anchorID="369" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="CPU">pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType="HSIO">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twDest><twTotPathDel>4.002</twTotPathDel><twClkSkew dest = "1.360" src = "1.090">-0.270</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType='HSIO'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y1.PIPECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y1.PIPETX3CHARISK1</twSite><twDelType>Tpcicko_MGT3</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_block_i</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y12.TXCHARISK1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>pcie/core/pcie_2_0_i/PIPETX3CHARISK[1]</twComp></twPathDel><twPathDel><twSite>GTXE1_X0Y12.TXUSRCLK2</twSite><twDelType>Tgtxcck_TXCHARISK</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>3.158</twRouteDel><twTotDel>4.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="370"><twConstPath anchorID="371" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="CPU">pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType="HSIO">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twDest><twTotPathDel>4.001</twTotPathDel><twClkSkew dest = "1.360" src = "1.090">-0.270</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType='HSIO'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y1.PIPECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y1.PIPETX3POWERDOWN0</twSite><twDelType>Tpcicko_MGT3</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_block_i</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y12.TXPOWERDOWN0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.097</twDelInfo><twComp>pcie/core/pcie_2_0_i/PIPETX3POWERDOWN[0]</twComp></twPathDel><twPathDel><twSite>GTXE1_X0Y12.TXUSRCLK2</twSite><twDelType>Tgtxcck_TXPWRDN</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>3.097</twRouteDel><twTotDel>4.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="372"><twConstPath anchorID="373" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="CPU">pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType="HSIO">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twDest><twTotPathDel>3.991</twTotPathDel><twClkSkew dest = "1.351" src = "1.090">-0.261</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType='HSIO'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y1.PIPECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y1.PIPETX2DATA2</twSite><twDelType>Tpcicko_MGT2</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_block_i</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y13.TXDATA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.071</twDelInfo><twComp>pcie/core/pcie_2_0_i/PIPETX2DATA[2]</twComp></twPathDel><twPathDel><twSite>GTXE1_X0Y13.TXUSRCLK2</twSite><twDelType>Tgtxcck_TXDATA</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX</twBEL></twPathDel><twLogDel>0.920</twLogDel><twRouteDel>3.071</twRouteDel><twTotDel>3.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="374"><twConstPath anchorID="375" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="CPU">pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType="HSIO">pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twDest><twTotPathDel>3.995</twTotPathDel><twClkSkew dest = "1.360" src = "1.090">-0.270</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie/core/pcie_2_0_i/pcie_block_i</twSrc><twDest BELType='HSIO'>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y1.PIPECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie/core/pipe_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y1.PIPETX3DATA5</twSite><twDelType>Tpcicko_MGT3</twDelType><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_block_i</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y12.TXDATA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.163</twDelInfo><twComp>pcie/core/pcie_2_0_i/PIPETX3DATA[5]</twComp></twPathDel><twPathDel><twSite>GTXE1_X0Y12.TXUSRCLK2</twSite><twDelType>Tgtxcck_TXDATA</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twComp><twBEL>pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX</twBEL></twPathDel><twLogDel>0.832</twLogDel><twRouteDel>3.163</twRouteDel><twTotDel>3.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie/core/pipe_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="376"><twConstPath anchorID="377" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.088</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twSrc><twDest BELType="FF">pcie/app/config_ctrl/expected_data_cnt_4</twDest><twTotPathDel>3.773</twTotPathDel><twClkSkew dest = "1.499" src = "1.573">0.074</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/expected_data_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X152Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X152Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twComp><twBEL>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/rd_len[30]</twComp><twBEL>pcie/app/config_ctrl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y136.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y136.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_rd_req_len_o_9_BRB5</twComp><twBEL>pcie/app/config_ctrl/state__n0172_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y119.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>pcie/app/config_ctrl/_n0172_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X155Y119.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>pcie/app/config_ctrl/expected_data_cnt[7]</twComp><twBEL>pcie/app/config_ctrl/expected_data_cnt_4</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>2.938</twRouteDel><twTotDel>3.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="378"><twConstPath anchorID="379" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.088</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twSrc><twDest BELType="FF">pcie/app/config_ctrl/expected_data_cnt_1</twDest><twTotPathDel>3.773</twTotPathDel><twClkSkew dest = "1.499" src = "1.573">0.074</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/expected_data_cnt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X152Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X152Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twComp><twBEL>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/rd_len[30]</twComp><twBEL>pcie/app/config_ctrl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y136.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y136.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_rd_req_len_o_9_BRB5</twComp><twBEL>pcie/app/config_ctrl/state__n0172_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y119.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>pcie/app/config_ctrl/_n0172_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X155Y119.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>pcie/app/config_ctrl/expected_data_cnt[7]</twComp><twBEL>pcie/app/config_ctrl/expected_data_cnt_1</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>2.938</twRouteDel><twTotDel>3.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.088</twSlack><twSrc BELType="FF">pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twSrc><twDest BELType="FF">pcie/app/config_ctrl/expected_data_cnt_7</twDest><twTotPathDel>3.773</twTotPathDel><twClkSkew dest = "1.499" src = "1.573">0.074</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twSrc><twDest BELType='FF'>pcie/app/config_ctrl/expected_data_cnt_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X152Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X152Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twComp><twBEL>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/rd_len[30]</twComp><twBEL>pcie/app/config_ctrl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y136.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>pcie/app/config_ctrl/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y136.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/config_ctrl/config_rd_req_len_o_9_BRB5</twComp><twBEL>pcie/app/config_ctrl/state__n0172_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X155Y119.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>pcie/app/config_ctrl/_n0172_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X155Y119.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>pcie/app/config_ctrl/expected_data_cnt[7]</twComp><twBEL>pcie/app/config_ctrl/expected_data_cnt_7</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>2.938</twRouteDel><twTotDel>3.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">pcie/app/reg_file/CTRL_REG_0</twSrc><twDest BELType="FF">pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twTotPathDel>3.749</twTotPathDel><twClkSkew dest = "1.479" src = "1.575">0.096</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie/app/reg_file/CTRL_REG_0</twSrc><twDest BELType='FF'>pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pcie_clk</twSrcClk><twPathDel><twSite>SLICE_X145Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>pcie/app/reg_file/CTRL_REG_0</twComp><twBEL>pcie/app/reg_file/CTRL_REG_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>285</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>pcie/app/reg_file/CTRL_REG_0</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>pcie/app/reg_file/USER2_PC_DMA_LEN[14]</twComp><twBEL>pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/inverted_reset1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/inverted_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1</twBEL></twPathDel><twLogDel>0.776</twLogDel><twRouteDel>2.973</twRouteDel><twTotDel>3.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">pcie_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="384"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="385" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK" locationPin="GTXE1_X0Y15.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="386" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y15.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="387" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK" locationPin="GTXE1_X0Y15.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="388" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y15.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="389" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK" locationPin="GTXE1_X0Y14.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="390" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y14.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="391" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK" locationPin="GTXE1_X0Y14.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="392" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y14.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="393" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK" locationPin="GTXE1_X0Y13.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="394" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y13.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="395" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK" locationPin="GTXE1_X0Y13.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="396" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y13.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="397" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK" locationPin="GTXE1_X0Y12.RXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="398" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2" locationPin="GTXE1_X0Y12.RXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="399" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK" locationPin="GTXE1_X0Y12.TXUSRCLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="400" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" logResource="pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2" locationPin="GTXE1_X0Y12.TXUSRCLK2" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="401" type="MINPERIOD" name="Tpciper_PIPECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" logResource="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y1.PIPECLK" clockNet="pcie/core/pipe_clk"/><twPinLimit anchorID="402" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y21.CLKARDCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="403" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y21.CLKBWRCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="404" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y22.CLKARDCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="405" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y22.CLKBWRCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="406" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y17.CLKARDCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="407" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y17.CLKBWRCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="408" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y23.CLKARDCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="409" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y23.CLKBWRCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="410" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y24.CLKARDCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="411" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y24.CLKBWRCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="412" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y18.CLKARDCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="413" type="MINPERIOD" name="Trper_CLKB" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y18.CLKBWRCLKL" clockNet="pcie_clk"/><twPinLimit anchorID="414" type="MINPERIOD" name="Trper_CLKA" slack="1.500" period="4.000" constraintValue="4.000" deviceLimit="2.500" freqLimit="400.000" physResource="pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y31.CLKARDCLKL" clockNet="pcie_clk"/></twPinLimitRpt></twConst><twConst anchorID="415" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP &quot;pcie_app_ucg_clk0_bufgin&quot;         TS_CLK_250 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>4131</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2889</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.794</twMinPer></twConstHead><twPathRpt anchorID="416"><twConstPath anchorID="417" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27</twDest><twTotPathDel>3.402</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO27</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str1_data[18]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[27]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.322</twRouteDel><twTotDel>3.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="418"><twConstPath anchorID="419" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twDest><twTotPathDel>3.335</twTotPathDel><twClkSkew dest = "1.450" src = "1.773">0.323</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y153.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>ult/adpt_user_str1_data[4]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twBEL></twPathDel><twLogDel>2.084</twLogDel><twRouteDel>1.251</twRouteDel><twTotDel>3.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="420"><twConstPath anchorID="421" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43</twDest><twTotPathDel>3.471</twTotPathDel><twClkSkew dest = "0.932" src = "1.117">0.185</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOBDO11</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y146.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[43]</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y146.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str2_data[36]</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[43]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>3.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="422"><twConstPath anchorID="423" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str1_data_40</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.544</twTotPathDel><twClkSkew dest = "1.553" src = "1.662">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str1_data_40</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X127Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X127Y160.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/o_pcie_str1_data[40]</twComp><twBEL>ult/ul/o_pcie_str1_data_40</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y20.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.500</twDelInfo><twComp>ult/ul/o_pcie_str1_data[40]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y20.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.044</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="424"><twConstPath anchorID="425" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29</twDest><twTotPathDel>3.321</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO29</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y153.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>ult/adpt_user_str1_data[22]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[29]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29</twBEL></twPathDel><twLogDel>2.119</twLogDel><twRouteDel>1.202</twRouteDel><twTotDel>3.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="426"><twConstPath anchorID="427" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twDest><twTotPathDel>3.316</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO23</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.236</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str1_data[18]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[23]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.236</twRouteDel><twTotDel>3.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="428"><twConstPath anchorID="429" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twDest><twTotPathDel>3.314</twTotPathDel><twClkSkew dest = "1.450" src = "1.773">0.323</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y153.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y153.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>ult/adpt_user_str1_data[4]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>1.226</twRouteDel><twTotDel>3.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="430"><twConstPath anchorID="431" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str2_data_16</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.657</twTotPathDel><twClkSkew dest = "1.556" src = "1.530">-0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str2_data_16</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X129Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/o_pcie_str2_data[24]</twComp><twBEL>ult/ul/o_pcie_str2_data_16</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y19.DIADI22</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.613</twDelInfo><twComp>ult/ul/o_pcie_str2_data[16]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y19.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.044</twLogDel><twRouteDel>2.613</twRouteDel><twTotDel>3.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str2_data_16</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.657</twTotPathDel><twClkSkew dest = "1.556" src = "1.530">-0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str2_data_16</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X129Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/o_pcie_str2_data[24]</twComp><twBEL>ult/ul/o_pcie_str2_data_16</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y19.DIADI20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.613</twDelInfo><twComp>ult/ul/o_pcie_str2_data[16]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y19.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.044</twLogDel><twRouteDel>2.613</twRouteDel><twTotDel>3.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5</twDest><twTotPathDel>3.432</twTotPathDel><twClkSkew dest = "0.921" src = "1.117">0.196</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOADO5</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y141.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.352</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str2_data[4]</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.352</twRouteDel><twTotDel>3.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31</twDest><twTotPathDel>3.299</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO31</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y153.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>ult/adpt_user_str1_data[22]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>3.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30</twDest><twTotPathDel>3.298</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO30</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y153.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>ult/adpt_user_str1_data[22]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>1.180</twRouteDel><twTotDel>3.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="440"><twConstPath anchorID="441" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twDest><twTotPathDel>3.289</twTotPathDel><twClkSkew dest = "1.450" src = "1.773">0.323</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO9</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str1_data[4]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[9]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.209</twRouteDel><twTotDel>3.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="442"><twConstPath anchorID="443" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63</twDest><twTotPathDel>3.416</twTotPathDel><twClkSkew dest = "0.927" src = "1.117">0.190</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOBDO31</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y145.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[63]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str2_data[54]</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[63]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.336</twRouteDel><twTotDel>3.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="444"><twConstPath anchorID="445" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO25</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y153.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str1_data[18]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[25]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.194</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="446"><twConstPath anchorID="447" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str1_data_24</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "1.553" src = "1.540">-0.013</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str1_data_24</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X128Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X128Y152.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ult/ul/o_pcie_str1_data[24]</twComp><twBEL>ult/ul/o_pcie_str1_data_24</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y20.DIADI28</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.525</twDelInfo><twComp>ult/ul/o_pcie_str1_data[24]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y20.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="448"><twConstPath anchorID="449" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str1_data_24</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "1.553" src = "1.540">-0.013</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str1_data_24</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X128Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X128Y152.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>ult/ul/o_pcie_str1_data[24]</twComp><twBEL>ult/ul/o_pcie_str1_data_24</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y20.DIADI26</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.525</twDelInfo><twComp>ult/ul/o_pcie_str1_data[24]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y20.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="450"><twConstPath anchorID="451" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3</twDest><twTotPathDel>3.391</twTotPathDel><twClkSkew dest = "0.921" src = "1.117">0.196</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOADO3</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y141.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y141.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>ult/adpt_user_str2_data[4]</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>1.303</twRouteDel><twTotDel>3.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="452"><twConstPath anchorID="453" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.351</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5</twDest><twTotPathDel>3.261</twTotPathDel><twClkSkew dest = "1.450" src = "1.773">0.323</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO5</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X130Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str1_data[4]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.181</twRouteDel><twTotDel>3.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="454"><twConstPath anchorID="455" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30</twDest><twTotPathDel>3.389</twTotPathDel><twClkSkew dest = "0.925" src = "1.117">0.192</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOADO30</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y144.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str2_data[27]</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.309</twRouteDel><twTotDel>3.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="456"><twConstPath anchorID="457" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26</twDest><twTotPathDel>3.252</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO26</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y153.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str1_data[18]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[26]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.172</twRouteDel><twTotDel>3.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twDest><twTotPathDel>3.244</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO19</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y153.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y153.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ult/adpt_user_str1_data[22]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twBEL></twPathDel><twLogDel>2.107</twLogDel><twRouteDel>1.137</twRouteDel><twTotDel>3.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="460"><twConstPath anchorID="461" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.365</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21</twDest><twTotPathDel>3.243</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO21</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y153.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y153.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ult/adpt_user_str1_data[22]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21</twBEL></twPathDel><twLogDel>2.107</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>3.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="462"><twConstPath anchorID="463" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str2_data_56</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.587</twTotPathDel><twClkSkew dest = "1.556" src = "1.532">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str2_data_56</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X129Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/o_pcie_str2_data[56]</twComp><twBEL>ult/ul/o_pcie_str2_data_56</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y19.DIBDI28</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>ult/ul/o_pcie_str2_data[56]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y19.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.044</twLogDel><twRouteDel>2.543</twRouteDel><twTotDel>3.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str2_data_56</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.587</twTotPathDel><twClkSkew dest = "1.556" src = "1.532">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str2_data_56</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X129Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/o_pcie_str2_data[56]</twComp><twBEL>ult/ul/o_pcie_str2_data_56</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y19.DIBDI26</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>ult/ul/o_pcie_str2_data[56]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y19.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.044</twLogDel><twRouteDel>2.543</twRouteDel><twTotDel>3.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="466"><twConstPath anchorID="467" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31</twDest><twTotPathDel>3.365</twTotPathDel><twClkSkew dest = "0.925" src = "1.117">0.192</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOADO31</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y144.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>ult/adpt_user_str2_data[27]</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31</twBEL></twPathDel><twLogDel>2.075</twLogDel><twRouteDel>1.290</twRouteDel><twTotDel>3.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="468"><twConstPath anchorID="469" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twDest><twTotPathDel>3.356</twTotPathDel><twClkSkew dest = "0.921" src = "1.117">0.196</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X6Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y31.DOADO6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y141.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ult/adpt_user_str2_data[4]</twComp><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]_rt</twBEL><twBEL>ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>1.276</twRouteDel><twTotDel>3.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str1_data_32</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.443</twTotPathDel><twClkSkew dest = "1.553" src = "1.662">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str1_data_32</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X127Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X127Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/o_pcie_str1_data[40]</twComp><twBEL>ult/ul/o_pcie_str1_data_32</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y20.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.399</twDelInfo><twComp>ult/ul/o_pcie_str1_data[32]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y20.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.044</twLogDel><twRouteDel>2.399</twRouteDel><twTotDel>3.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="472"><twConstPath anchorID="473" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="RAM">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType="FF">ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twDest><twTotPathDel>3.223</twTotPathDel><twClkSkew dest = "1.446" src = "1.773">0.327</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twSrc><twDest BELType='FF'>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X6Y33.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>RAMB36_X6Y33.DOADO15</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y153.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y153.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>ult/adpt_user_str1_data[18]</twComp><twBEL>ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15</twBEL></twPathDel><twLogDel>2.088</twLogDel><twRouteDel>1.135</twRouteDel><twTotDel>3.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="474"><twConstPath anchorID="475" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">ult/ul/o_pcie_str2_data_56</twSrc><twDest BELType="RAM">ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew dest = "1.556" src = "1.532">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ult/ul/o_pcie_str2_data_56</twSrc><twDest BELType='RAM'>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X129Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ult/ul/o_pcie_str2_data[56]</twComp><twBEL>ult/ul/o_pcie_str2_data_56</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y19.DIBDI24</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.527</twDelInfo><twComp>ult/ul/o_pcie_str2_data[56]</twComp></twPathDel><twPathDel><twSite>RAMB36_X6Y19.CLKBWRCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twComp><twBEL>ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.044</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">user_clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="476"><twPinLimitBanner>Component Switching Limit Checks: TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP &quot;pcie_app_ucg_clk0_bufgin&quot;
        TS_CLK_250 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="477" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y21.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="478" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y23.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="479" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y31.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="480" type="MINPERIOD" name="Trper_CLKA" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" logResource="ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X6Y33.CLKARDCLKL" clockNet="user_clk"/><twPinLimit anchorID="481" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y17.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="482" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y18.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="483" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y19.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="484" type="MINPERIOD" name="Trper_CLKB" slack="1.778" period="4.000" constraintValue="4.000" deviceLimit="2.222" freqLimit="450.045" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X6Y20.CLKBWRCLKL" clockNet="user_clk"/><twPinLimit anchorID="485" type="MINPERIOD" name="Tbcper_I" slack="2.571" period="4.000" constraintValue="4.000" deviceLimit="1.429" freqLimit="699.790" physResource="pcie/app/ucg/BUFG_CLK0/I0" logResource="pcie/app/ucg/BUFG_CLK0/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="pcie/app/ucg/clk0_bufgin"/><twPinLimit anchorID="486" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="487" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="488" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="489" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7/SR" locationPin="SLICE_X102Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="490" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="491" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="492" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="493" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/SR" locationPin="SLICE_X102Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="494" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="495" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="496" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="497" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="498" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/SR" locationPin="SLICE_X102Y102.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="499" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/SR" locationPin="SLICE_X102Y103.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]"/><twPinLimit anchorID="500" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="501" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="502" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="503" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/SR" locationPin="SLICE_X103Y99.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="504" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/SR" locationPin="SLICE_X103Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="505" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/SR" locationPin="SLICE_X103Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/><twPinLimit anchorID="506" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.000" constraintValue="2.000" deviceLimit="0.416" physResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR" logResource="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/SR" locationPin="SLICE_X103Y100.SR" clockNet="ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]"/></twPinLimitRpt></twConst><twConst anchorID="507" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="508" slack="0.106" skew="0.450" arrv1name="pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK" arrv1="2.658" arrv2name="pcie/core/pcie_2_0_i/pcie_block_i/USERCLK" arrv2="2.505" uncert="0.191"/></twConst><twConstRollupTable uID="1" anchorID="509"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="10.000" errors="0" errorRollup="0" items="0" itemsRollup="114247"/><twConstRollup name="TS_CLK_100" fullName="TS_CLK_100 = PERIOD TIMEGRP &quot;CLK_100&quot; TS_SYSCLK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.000" actualRollup="N/A" errors="0" errorRollup="0" items="2151" itemsRollup="0"/><twConstRollup name="TS_USER_CLK" fullName="TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="4.000" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.692" actualRollup="N/A" errors="0" errorRollup="0" items="1591" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="3.794" errors="0" errorRollup="0" items="106374" itemsRollup="4131"/><twConstRollup name="TS_pcie_app_ucg_clk0_bufgin" fullName="TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP &quot;pcie_app_ucg_clk0_bufgin&quot;         TS_CLK_250 HIGH 50% PRIORITY 1;" type="child" depth="2" requirement="4.000" prefType="period" actual="3.794" actualRollup="N/A" errors="0" errorRollup="0" items="4131" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="510">0</twUnmetConstCnt><twDataSheet anchorID="511" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="512"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>114535</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>32892</twConnCnt></twConstCov><twStats anchorID="513"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Mar 03 00:20:32 2014 </twTimestamp></twFoot><twClientInfo anchorID="514"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 770 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
