#!/bin/bash

# cleanup first
rm uart.out
rm uart.vcd

# compile the verilog sources (testbench and RTL)
iverilog -o uart.out uart_tb.v uart.v

# run the simulation
vvp uart.out

# open the waveform and detach it
gtkwave uart.vcd gtkwave.sav &
