

================================================================
== Vitis HLS Report for 'lookupReplyHandler'
================================================================
* Date:           Tue Jul 19 06:12:18 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.458 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sLookup2rxEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slc_insertTuples, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxEng2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %slc_queryCache, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %m_axis_session_lup_req_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_session_lup_rsp_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:80]   --->   Operation 40 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%slc_fsmState_load = load i2 %slc_fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:111]   --->   Operation 41 'load' 'slc_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @slc_insertTuples_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i64 %slc_insertTuples, i64 %slc_insertTuples"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @slc_queryCache_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %slc_queryCache, i128 %slc_queryCache"   --->   Operation 43 'specchannel' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "%switch_ln111 = switch i2 %slc_fsmState_load, void %lookupReplyHandler.exit, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:111]   --->   Operation 44 'switch' 'switch_ln111' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_35_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %slc_sessionInsert_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 45 'nbreadreq' 'tmp_35_i' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %tmp_35_i, void %lookupReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:170]   --->   Operation 46 'br' 'br_ln170' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_38_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %slc_insertTuples, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 47 'nbreadreq' 'tmp_38_i' <Predicate = (slc_fsmState_load == 2 & tmp_35_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %tmp_38_i, void %lookupReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:170]   --->   Operation 48 'br' 'br_ln170' <Predicate = (slc_fsmState_load == 2 & tmp_35_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.98ns)   --->   "%slc_sessionInsert_rsp_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %slc_sessionInsert_rsp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'slc_sessionInsert_rsp_read' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_64 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %slc_sessionInsert_rsp_read, i32 96, i32 111" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_64' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%insertReply_source = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %slc_sessionInsert_rsp_read, i32 128, i32 159" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'insertReply_source' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.16ns)   --->   "%tuple = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %slc_insertTuples" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'read' 'tuple' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln175 = icmp_eq  i32 %insertReply_source, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:175]   --->   Operation 53 'icmp' 'icmp_ln175' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:175]   --->   Operation 54 'br' 'br_ln175' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%store_ln184 = store i2 0, i2 %slc_fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:184]   --->   Operation 55 'store' 'store_ln184' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.41>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln185 = br void %lookupReplyHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:185]   --->   Operation 56 'br' 'br_ln185' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i_283 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_session_lup_rsp_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 57 'nbreadreq' 'tmp_i_283' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_i_283, void %lookupReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:142]   --->   Operation 58 'br' 'br_ln142' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_37_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %slc_queryCache, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 59 'nbreadreq' 'tmp_37_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_283)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_37_i, void %lookupReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:142]   --->   Operation 60 'br' 'br_ln142' <Predicate = (slc_fsmState_load == 1 & tmp_i_283)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%s_axis_session_lup_rsp_V_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_session_lup_rsp_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 's_axis_session_lup_rsp_V_read' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%lupReply_hit = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %s_axis_session_lup_rsp_V_read, i32 80" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'bitselect' 'lupReply_hit' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lupReply_source = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %s_axis_session_lup_rsp_V_read, i32 96, i32 127" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'lupReply_source' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.16ns)   --->   "%slc_queryCache_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %slc_queryCache" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'slc_queryCache_read' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145_23 = trunc i128 %slc_queryCache_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'trunc' 'trunc_ln145_23' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%intQuery_allowCreation_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %slc_queryCache_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'bitselect' 'intQuery_allowCreation_1' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%xor_ln146 = xor i1 %intQuery_allowCreation_1, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 67 'xor' 'xor_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln146 = or i1 %lupReply_hit, i1 %xor_ln146" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 68 'or' 'or_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %or_ln146, void, void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 69 'br' 'br_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_39_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i14P0A, i14 %slc_sessionIdFreeList, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 70 'nbreadreq' 'tmp_39_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 16384> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp_39_i, void %._crit_edge4.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 71 'br' 'br_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.16ns)   --->   "%freeID_V = read i14 @_ssdm_op_Read.ap_fifo.volatile.i14P0A, i14 %slc_sessionIdFreeList" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'read' 'freeID_V' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146 & tmp_39_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 16384> <FIFO>
ST_1 : Operation 73 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %slc_insertTuples, i64 %trunc_ln145_23" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146 & tmp_39_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 74 [1/1] (0.41ns)   --->   "%store_ln151 = store i2 2, i2 %slc_fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:151]   --->   Operation 74 'store' 'store_ln151' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146 & tmp_39_i)> <Delay = 0.41>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln152 = br void %lookupReplyHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:152]   --->   Operation 75 'br' 'br_ln152' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146 & tmp_39_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln155 = icmp_eq  i32 %lupReply_source, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:155]   --->   Operation 76 'icmp' 'icmp_ln155' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_139_i = partselect i17 @_ssdm_op_PartSelect.i17.i128.i32.i32, i128 %s_axis_session_lup_rsp_V_read, i32 64, i32 80" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'partselect' 'tmp_139_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:155]   --->   Operation 78 'br' 'br_ln155' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.41ns)   --->   "%store_ln163 = store i2 0, i2 %slc_fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:163]   --->   Operation 79 'store' 'store_ln163' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146)> <Delay = 0.41>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lookupReplyHandler.exit"   --->   Operation 80 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txApp2sLookup_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 81 'nbreadreq' 'tmp_i' <Predicate = (slc_fsmState_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:114]   --->   Operation 82 'br' 'br_ln114' <Predicate = (slc_fsmState_load == 0)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_36_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rxEng2sLookup_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 83 'nbreadreq' 'tmp_36_i' <Predicate = (slc_fsmState_load == 0 & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %tmp_36_i, void %lookupReplyHandler.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:127]   --->   Operation 84 'br' 'br_ln127' <Predicate = (slc_fsmState_load == 0 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.16ns)   --->   "%rxEng2sLookup_req_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rxEng2sLookup_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'rxEng2sLookup_req_read' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %rxEng2sLookup_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'trunc' 'trunc_ln145' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %rxEng2sLookup_req_read, i32 64, i32 79" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'partselect' 'trunc_ln145_s' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln145_63 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %rxEng2sLookup_req_read, i32 80, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'partselect' 'trunc_ln145_63' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%query_allowCreation = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %rxEng2sLookup_req_read, i32 96" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'bitselect' 'query_allowCreation' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_138_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i16.i32, i1 %query_allowCreation, i16 %trunc_ln145_s, i16 %trunc_ln145_63, i32 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'bitconcatenate' 'tmp_138_i' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln174_96 = zext i65 %tmp_138_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'zext' 'zext_ln174_96' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %slc_queryCache, i128 %zext_ln174_96" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 93 [1/1] (0.41ns)   --->   "%store_ln138 = store i2 1, i2 %slc_fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:138]   --->   Operation 93 'store' 'store_ln138' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.41>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln139 = br void %lookupReplyHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:139]   --->   Operation 94 'br' 'br_ln139' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.16ns)   --->   "%txApp2sLookup_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txApp2sLookup_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'txApp2sLookup_req_read' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %txApp2sLookup_req_read, i32 32, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'partselect' 'tmp' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i33.i64, i33 4294967297, i64 %tmp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'bitconcatenate' 'or_ln174_s' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln174_94 = zext i97 %or_ln174_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'zext' 'zext_ln174_94' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %slc_queryCache, i128 %zext_ln174_94" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 100 [1/1] (0.41ns)   --->   "%store_ln125 = store i2 1, i2 %slc_fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:125]   --->   Operation 100 'store' 'store_ln125' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln126 = br void %lookupReplyHandler.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:126]   --->   Operation 101 'br' 'br_ln126' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln174_72 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln145_64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'bitconcatenate' 'or_ln174_72' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i17 %or_ln174_72" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:175]   --->   Operation 103 'zext' 'zext_ln175' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sLookup2txApp_rsp, i32 %zext_ln175" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i & !icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i & !icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sLookup2rxEng_rsp, i32 %zext_ln175" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i & icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln178 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:178]   --->   Operation 107 'br' 'br_ln178' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i & icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_12 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i16.i16, i64 %tuple, i16 0, i16 %trunc_ln145_64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'bitconcatenate' 'p_12' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %reverseLupInsertFifo, i96 %p_12" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 2 & tmp_35_i & tmp_38_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i18.i14.i64.i32, i32 %lupReply_source, i18 0, i14 %freeID_V, i64 %trunc_ln145_23, i32 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'bitconcatenate' 'p_s' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146 & tmp_39_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %sessionInsert_req, i160 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !or_ln146 & tmp_39_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln174_97 = zext i17 %tmp_139_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'zext' 'zext_ln174_97' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sLookup2txApp_rsp, i32 %zext_ln174_97" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i & !icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146 & !icmp_ln155)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i & !icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146 & !icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sLookup2rxEng_rsp, i32 %zext_ln174_97" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i & icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146 & icmp_ln155)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln158 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:158]   --->   Operation 116 'br' 'br_ln158' <Predicate = (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & !tmp_39_i & icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_283 & tmp_37_i & or_ln146 & icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln174_21_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32, i16 %trunc_ln145_s, i16 %trunc_ln145_63, i32 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'bitconcatenate' 'or_ln174_21_i' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln174_95 = zext i64 %or_ln174_21_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'zext' 'zext_ln174_95' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req_V, i96 %zext_ln174_95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %tmp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'bitconcatenate' 'or_ln' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i65 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'zext' 'zext_ln174' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req_V, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 123 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req_V, i96 %zext_ln174_95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 0 & !tmp_i & tmp_36_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 124 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req_V, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = (slc_fsmState_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_session_lup_rsp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_session_lup_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slc_fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txApp2sLookup_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_queryCache]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng2sLookup_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_sessionIdFreeList]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sessionInsert_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_insertTuples]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sLookup2rxEng_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sLookup2txApp_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_sessionInsert_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverseLupInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specinterface_ln0             (specinterface ) [ 0000]
specpipeline_ln80             (specpipeline  ) [ 0000]
slc_fsmState_load             (load          ) [ 0111]
empty                         (specchannel   ) [ 0000]
empty_282                     (specchannel   ) [ 0000]
switch_ln111                  (switch        ) [ 0000]
tmp_35_i                      (nbreadreq     ) [ 0110]
br_ln170                      (br            ) [ 0000]
tmp_38_i                      (nbreadreq     ) [ 0110]
br_ln170                      (br            ) [ 0000]
slc_sessionInsert_rsp_read    (read          ) [ 0000]
trunc_ln145_64                (partselect    ) [ 0110]
insertReply_source            (partselect    ) [ 0000]
tuple                         (read          ) [ 0110]
icmp_ln175                    (icmp          ) [ 0110]
br_ln175                      (br            ) [ 0000]
store_ln184                   (store         ) [ 0000]
br_ln185                      (br            ) [ 0000]
tmp_i_283                     (nbreadreq     ) [ 0110]
br_ln142                      (br            ) [ 0000]
tmp_37_i                      (nbreadreq     ) [ 0110]
br_ln142                      (br            ) [ 0000]
s_axis_session_lup_rsp_V_read (read          ) [ 0000]
lupReply_hit                  (bitselect     ) [ 0000]
lupReply_source               (partselect    ) [ 0110]
slc_queryCache_read           (read          ) [ 0000]
trunc_ln145_23                (trunc         ) [ 0110]
intQuery_allowCreation_1      (bitselect     ) [ 0000]
xor_ln146                     (xor           ) [ 0000]
or_ln146                      (or            ) [ 0110]
br_ln146                      (br            ) [ 0000]
tmp_39_i                      (nbreadreq     ) [ 0110]
br_ln146                      (br            ) [ 0000]
freeID_V                      (read          ) [ 0110]
write_ln174                   (write         ) [ 0000]
store_ln151                   (store         ) [ 0000]
br_ln152                      (br            ) [ 0000]
icmp_ln155                    (icmp          ) [ 0110]
tmp_139_i                     (partselect    ) [ 0110]
br_ln155                      (br            ) [ 0000]
store_ln163                   (store         ) [ 0000]
br_ln0                        (br            ) [ 0000]
tmp_i                         (nbreadreq     ) [ 0111]
br_ln114                      (br            ) [ 0000]
tmp_36_i                      (nbreadreq     ) [ 0111]
br_ln127                      (br            ) [ 0000]
rxEng2sLookup_req_read        (read          ) [ 0000]
trunc_ln145                   (trunc         ) [ 0110]
trunc_ln145_s                 (partselect    ) [ 0110]
trunc_ln145_63                (partselect    ) [ 0110]
query_allowCreation           (bitselect     ) [ 0000]
tmp_138_i                     (bitconcatenate) [ 0000]
zext_ln174_96                 (zext          ) [ 0000]
write_ln174                   (write         ) [ 0000]
store_ln138                   (store         ) [ 0000]
br_ln139                      (br            ) [ 0000]
txApp2sLookup_req_read        (read          ) [ 0000]
tmp                           (partselect    ) [ 0110]
or_ln174_s                    (bitconcatenate) [ 0000]
zext_ln174_94                 (zext          ) [ 0000]
write_ln174                   (write         ) [ 0000]
store_ln125                   (store         ) [ 0000]
br_ln126                      (br            ) [ 0000]
or_ln174_72                   (bitconcatenate) [ 0000]
zext_ln175                    (zext          ) [ 0000]
write_ln174                   (write         ) [ 0000]
br_ln0                        (br            ) [ 0000]
write_ln174                   (write         ) [ 0000]
br_ln178                      (br            ) [ 0000]
p_12                          (bitconcatenate) [ 0000]
write_ln174                   (write         ) [ 0000]
p_s                           (bitconcatenate) [ 0000]
write_ln174                   (write         ) [ 0000]
zext_ln174_97                 (zext          ) [ 0000]
write_ln174                   (write         ) [ 0000]
br_ln0                        (br            ) [ 0000]
write_ln174                   (write         ) [ 0000]
br_ln158                      (br            ) [ 0000]
or_ln174_21_i                 (bitconcatenate) [ 0000]
zext_ln174_95                 (zext          ) [ 0101]
or_ln                         (bitconcatenate) [ 0000]
zext_ln174                    (zext          ) [ 0101]
write_ln174                   (write         ) [ 0000]
write_ln174                   (write         ) [ 0000]
ret_ln0                       (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_session_lup_rsp_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_session_lup_rsp_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_session_lup_req_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_session_lup_req_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slc_fsmState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_fsmState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txApp2sLookup_req">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2sLookup_req"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="slc_queryCache">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_queryCache"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxEng2sLookup_req">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2sLookup_req"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="slc_sessionIdFreeList">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_sessionIdFreeList"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sessionInsert_req">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sessionInsert_req"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slc_insertTuples">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_insertTuples"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sLookup2rxEng_rsp">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2rxEng_rsp"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sLookup2txApp_rsp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2txApp_rsp"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slc_sessionInsert_rsp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_sessionInsert_rsp"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reverseLupInsertFifo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverseLupInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_insertTuples_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_queryCache_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i33.i64"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i64.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i32.i18.i14.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_35_i_nbreadreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="160" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_35_i/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_38_i_nbreadreq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_38_i/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="slc_sessionInsert_rsp_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="160" slack="0"/>
<pin id="170" dir="0" index="1" bw="160" slack="0"/>
<pin id="171" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slc_sessionInsert_rsp_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tuple_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tuple/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_i_283_nbreadreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_283/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_37_i_nbreadreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="128" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_37_i/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="s_axis_session_lup_rsp_V_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="0" index="1" bw="128" slack="0"/>
<pin id="199" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_session_lup_rsp_V_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="slc_queryCache_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="0"/>
<pin id="205" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slc_queryCache_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_39_i_nbreadreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="14" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_39_i/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="freeID_V_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="0"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="freeID_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln174_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_i_nbreadreq_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="96" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_36_i_nbreadreq_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="128" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_36_i/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="rxEng2sLookup_req_read_read_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="128" slack="0"/>
<pin id="247" dir="0" index="1" bw="128" slack="0"/>
<pin id="248" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng2sLookup_req_read/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="0"/>
<pin id="254" dir="0" index="2" bw="97" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 write_ln174/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="txApp2sLookup_req_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="96" slack="0"/>
<pin id="260" dir="0" index="1" bw="96" slack="0"/>
<pin id="261" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2sLookup_req_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="17" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_write_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="17" slack="0"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="write_ln174_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="96" slack="0"/>
<pin id="281" dir="0" index="2" bw="96" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="write_ln174_write_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="160" slack="0"/>
<pin id="288" dir="0" index="2" bw="160" slack="0"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="96" slack="0"/>
<pin id="295" dir="0" index="2" bw="65" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/1 store_ln163/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 store_ln125/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="slc_fsmState_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slc_fsmState_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln145_64_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="160" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="8" slack="0"/>
<pin id="320" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_64/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="insertReply_source_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="160" slack="0"/>
<pin id="328" dir="0" index="2" bw="9" slack="0"/>
<pin id="329" dir="0" index="3" bw="9" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="insertReply_source/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln175_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="lupReply_hit_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="128" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="lupReply_hit/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="lupReply_source_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="128" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="0" index="3" bw="8" slack="0"/>
<pin id="354" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lupReply_source/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln145_23_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="128" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_23/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="intQuery_allowCreation_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="128" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="intQuery_allowCreation_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln146_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln146/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln146_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln151_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="2" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln155_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_139_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="0"/>
<pin id="398" dir="0" index="1" bw="128" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="0" index="3" bw="8" slack="0"/>
<pin id="401" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_139_i/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln145_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="128" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln145_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="128" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="0" index="3" bw="8" slack="0"/>
<pin id="415" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln145_63_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="128" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="0" index="3" bw="8" slack="0"/>
<pin id="425" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_63/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="query_allowCreation_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="128" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="query_allowCreation/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_138_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="65" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="16" slack="0"/>
<pin id="442" dir="0" index="3" bw="16" slack="0"/>
<pin id="443" dir="0" index="4" bw="32" slack="0"/>
<pin id="444" dir="1" index="5" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_138_i/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln174_96_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="65" slack="0"/>
<pin id="452" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_96/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="96" slack="0"/>
<pin id="458" dir="0" index="2" bw="7" slack="0"/>
<pin id="459" dir="0" index="3" bw="8" slack="0"/>
<pin id="460" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln174_s_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="97" slack="0"/>
<pin id="467" dir="0" index="1" bw="33" slack="0"/>
<pin id="468" dir="0" index="2" bw="64" slack="0"/>
<pin id="469" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_s/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln174_94_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="97" slack="0"/>
<pin id="475" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_94/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln174_72_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="17" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="16" slack="1"/>
<pin id="482" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_72/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln175_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="17" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_12_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="96" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="1"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="0" index="3" bw="16" slack="1"/>
<pin id="496" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_12/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_s_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="160" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="0" index="3" bw="14" slack="1"/>
<pin id="505" dir="0" index="4" bw="64" slack="1"/>
<pin id="506" dir="0" index="5" bw="1" slack="0"/>
<pin id="507" dir="1" index="6" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln174_97_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="17" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_97/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln174_21_i_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="1"/>
<pin id="520" dir="0" index="2" bw="16" slack="1"/>
<pin id="521" dir="0" index="3" bw="32" slack="1"/>
<pin id="522" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_21_i/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln174_95_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_95/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="65" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="64" slack="1"/>
<pin id="533" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln174_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="65" slack="0"/>
<pin id="538" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="slc_fsmState_load_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="1"/>
<pin id="543" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="slc_fsmState_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_35_i_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_35_i "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_38_i_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38_i "/>
</bind>
</comp>

<comp id="553" class="1005" name="trunc_ln145_64_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="1"/>
<pin id="555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_64 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tuple_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tuple "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln175_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_i_283_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_283 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_37_i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37_i "/>
</bind>
</comp>

<comp id="576" class="1005" name="lupReply_source_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lupReply_source "/>
</bind>
</comp>

<comp id="581" class="1005" name="trunc_ln145_23_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_23 "/>
</bind>
</comp>

<comp id="586" class="1005" name="or_ln146_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln146 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_39_i_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_39_i "/>
</bind>
</comp>

<comp id="594" class="1005" name="freeID_V_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="14" slack="1"/>
<pin id="596" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="freeID_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="icmp_ln155_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_139_i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="17" slack="1"/>
<pin id="605" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139_i "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_36_i_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36_i "/>
</bind>
</comp>

<comp id="616" class="1005" name="trunc_ln145_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="621" class="1005" name="trunc_ln145_s_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="1"/>
<pin id="623" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_s "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln145_63_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_63 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="1"/>
<pin id="633" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="636" class="1005" name="zext_ln174_95_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="96" slack="1"/>
<pin id="638" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_95 "/>
</bind>
</comp>

<comp id="641" class="1005" name="zext_ln174_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="96" slack="1"/>
<pin id="643" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="84" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="100" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="104" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="82" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="94" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="118" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="120" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="132" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="132" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="138" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="144" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="148" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="168" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="70" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="168" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="339"><net_src comp="325" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="86" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="196" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="196" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="92" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="362"><net_src comp="202" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="202" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="96" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="98" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="341" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="349" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="106" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="196" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="96" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="245" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="110" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="245" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="96" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="112" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="110" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="245" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="88" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="114" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="245" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="68" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="445"><net_src comp="116" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="430" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="410" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="420" pin="4"/><net_sink comp="438" pin=3"/></net>

<net id="449"><net_src comp="406" pin="1"/><net_sink comp="438" pin=4"/></net>

<net id="453"><net_src comp="438" pin="5"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="461"><net_src comp="122" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="258" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="124" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="114" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="126" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="128" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="455" pin="4"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="483"><net_src comp="130" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="98" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="497"><net_src comp="134" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="136" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="499"><net_src comp="491" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="508"><net_src comp="140" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="142" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="30" pin="0"/><net_sink comp="500" pin=5"/></net>

<net id="511"><net_src comp="500" pin="6"/><net_sink comp="285" pin=2"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="523"><net_src comp="146" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="534"><net_src comp="150" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="98" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="544"><net_src comp="311" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="152" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="160" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="315" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="562"><net_src comp="174" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="567"><net_src comp="335" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="180" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="188" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="349" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="584"><net_src comp="359" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="500" pin=4"/></net>

<net id="589"><net_src comp="378" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="208" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="216" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="500" pin=3"/></net>

<net id="602"><net_src comp="390" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="396" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="611"><net_src comp="229" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="237" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="406" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="517" pin=3"/></net>

<net id="624"><net_src comp="410" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="629"><net_src comp="420" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="634"><net_src comp="455" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="639"><net_src comp="524" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="644"><net_src comp="536" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="292" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_session_lup_req_V | {3 }
	Port: slc_fsmState | {1 }
	Port: slc_queryCache | {1 }
	Port: sessionInsert_req | {2 }
	Port: slc_insertTuples | {1 }
	Port: sLookup2rxEng_rsp | {2 }
	Port: sLookup2txApp_rsp | {2 }
	Port: reverseLupInsertFifo | {2 }
 - Input state : 
	Port: lookupReplyHandler : s_axis_session_lup_rsp_V | {1 }
	Port: lookupReplyHandler : slc_fsmState | {1 }
	Port: lookupReplyHandler : txApp2sLookup_req | {1 }
	Port: lookupReplyHandler : slc_queryCache | {1 }
	Port: lookupReplyHandler : rxEng2sLookup_req | {1 }
	Port: lookupReplyHandler : slc_sessionIdFreeList | {1 }
	Port: lookupReplyHandler : slc_insertTuples | {1 }
	Port: lookupReplyHandler : slc_sessionInsert_rsp | {1 }
  - Chain level:
	State 1
		switch_ln111 : 1
		icmp_ln175 : 1
		br_ln175 : 2
		xor_ln146 : 1
		or_ln146 : 1
		br_ln146 : 1
		write_ln174 : 1
		icmp_ln155 : 1
		br_ln155 : 2
		tmp_138_i : 1
		zext_ln174_96 : 2
		write_ln174 : 3
		or_ln174_s : 1
		zext_ln174_94 : 2
		write_ln174 : 3
	State 2
		zext_ln175 : 1
		write_ln174 : 2
		write_ln174 : 2
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		write_ln174 : 1
		zext_ln174_95 : 1
		write_ln174 : 2
		zext_ln174 : 1
		write_ln174 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|   icmp   |             icmp_ln175_fu_335             |    0    |    20   |
|          |             icmp_ln155_fu_390             |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|    xor   |              xor_ln146_fu_372             |    0    |    2    |
|----------|-------------------------------------------|---------|---------|
|    or    |              or_ln146_fu_378              |    0    |    2    |
|----------|-------------------------------------------|---------|---------|
|          |         tmp_35_i_nbreadreq_fu_152         |    0    |    0    |
|          |         tmp_38_i_nbreadreq_fu_160         |    0    |    0    |
|          |         tmp_i_283_nbreadreq_fu_180        |    0    |    0    |
| nbreadreq|         tmp_37_i_nbreadreq_fu_188         |    0    |    0    |
|          |         tmp_39_i_nbreadreq_fu_208         |    0    |    0    |
|          |           tmp_i_nbreadreq_fu_229          |    0    |    0    |
|          |         tmp_36_i_nbreadreq_fu_237         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |   slc_sessionInsert_rsp_read_read_fu_168  |    0    |    0    |
|          |             tuple_read_fu_174             |    0    |    0    |
|          | s_axis_session_lup_rsp_V_read_read_fu_196 |    0    |    0    |
|   read   |      slc_queryCache_read_read_fu_202      |    0    |    0    |
|          |            freeID_V_read_fu_216           |    0    |    0    |
|          |     rxEng2sLookup_req_read_read_fu_245    |    0    |    0    |
|          |     txApp2sLookup_req_read_read_fu_258    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |          write_ln174_write_fu_222         |    0    |    0    |
|          |              grp_write_fu_251             |    0    |    0    |
|          |              grp_write_fu_264             |    0    |    0    |
|   write  |              grp_write_fu_271             |    0    |    0    |
|          |          write_ln174_write_fu_278         |    0    |    0    |
|          |          write_ln174_write_fu_285         |    0    |    0    |
|          |              grp_write_fu_292             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |           trunc_ln145_64_fu_315           |    0    |    0    |
|          |         insertReply_source_fu_325         |    0    |    0    |
|          |           lupReply_source_fu_349          |    0    |    0    |
|partselect|              tmp_139_i_fu_396             |    0    |    0    |
|          |            trunc_ln145_s_fu_410           |    0    |    0    |
|          |           trunc_ln145_63_fu_420           |    0    |    0    |
|          |                 tmp_fu_455                |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |            lupReply_hit_fu_341            |    0    |    0    |
| bitselect|      intQuery_allowCreation_1_fu_364      |    0    |    0    |
|          |         query_allowCreation_fu_430        |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |           trunc_ln145_23_fu_359           |    0    |    0    |
|          |             trunc_ln145_fu_406            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |              tmp_138_i_fu_438             |    0    |    0    |
|          |             or_ln174_s_fu_465             |    0    |    0    |
|          |             or_ln174_72_fu_478            |    0    |    0    |
|bitconcatenate|                p_12_fu_491                |    0    |    0    |
|          |                 p_s_fu_500                |    0    |    0    |
|          |            or_ln174_21_i_fu_517           |    0    |    0    |
|          |                or_ln_fu_529               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |            zext_ln174_96_fu_450           |    0    |    0    |
|          |            zext_ln174_94_fu_473           |    0    |    0    |
|   zext   |             zext_ln175_fu_485             |    0    |    0    |
|          |            zext_ln174_97_fu_512           |    0    |    0    |
|          |            zext_ln174_95_fu_524           |    0    |    0    |
|          |             zext_ln174_fu_536             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |    44   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     freeID_V_reg_594    |   14   |
|    icmp_ln155_reg_599   |    1   |
|    icmp_ln175_reg_564   |    1   |
| lupReply_source_reg_576 |   32   |
|     or_ln146_reg_586    |    1   |
|slc_fsmState_load_reg_541|    2   |
|    tmp_139_i_reg_603    |   17   |
|     tmp_35_i_reg_545    |    1   |
|     tmp_36_i_reg_612    |    1   |
|     tmp_37_i_reg_572    |    1   |
|     tmp_38_i_reg_549    |    1   |
|     tmp_39_i_reg_590    |    1   |
|    tmp_i_283_reg_568    |    1   |
|      tmp_i_reg_608      |    1   |
|       tmp_reg_631       |   64   |
|  trunc_ln145_23_reg_581 |   64   |
|  trunc_ln145_63_reg_626 |   16   |
|  trunc_ln145_64_reg_553 |   16   |
|   trunc_ln145_reg_616   |   32   |
|  trunc_ln145_s_reg_621  |   16   |
|      tuple_reg_559      |   64   |
|  zext_ln174_95_reg_636  |   96   |
|    zext_ln174_reg_641   |   96   |
+-------------------------+--------+
|          Total          |   539  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_251 |  p2  |   2  |  97  |   194  ||    9    |
| grp_write_fu_264 |  p2  |   2  |  17  |   34   ||    9    |
| grp_write_fu_271 |  p2  |   2  |  17  |   34   ||    9    |
| grp_write_fu_292 |  p2  |   4  |  65  |   260  ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   522  || 1.61371 ||    47   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   47   |
|  Register |    -   |   539  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   539  |   91   |
+-----------+--------+--------+--------+
