#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 22 13:59:41 2023
# Process ID: 2836
# Current directory: F:/CENG 3010/Safe_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7984 F:\CENG 3010\Safe_Project\Safe_Project.xpr
# Log file: F:/CENG 3010/Safe_Project/vivado.log
# Journal file: F:/CENG 3010/Safe_Project\vivado.jou
#-----------------------------------------------------------
sstart_guioopen_project {F:/CENG 3010/Safe_Project/Safe_Project.xpr}SScanning sources...FFinished scanning sourcesCRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Wopen_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 755.434 ; gain = 123.207
update_compile_order -fileset sources_1
add_files -norecurse {{F:/CENG 3010/Safe_Project/Safe_Project.srcs/sources_1/new/MotorController.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 22 14:13:30 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Wed Nov 22 14:13:31 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 820.730 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 22 14:15:32 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Wed Nov 22 14:15:32 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 22 14:19:48 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Wed Nov 22 14:19:48 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Nov 22 14:21:12 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03A4FA
set_property PROGRAM.FILE {F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03A4FA
set_property PROGRAM.FILE {F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Nov 22 14:28:04 2023] Launched synth_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/synth_1/runme.log
[Wed Nov 22 14:28:04 2023] Launched impl_1...
Run output will be captured here: F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/CENG 3010/Safe_Project/Safe_Project.runs/impl_1/PmodKYPD.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 14:31:18 2023...
