{"Processor Design": {"Instruction Set Architecture _ISA_": {"RISC": {"name": "RISC", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "CISC": {"name": "CISC", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "VLIW": {"name": "VLIW", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "SIMD": {"name": "SIMD", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Instruction Set Architecture _ISA_"}, "name": "Instruction Set Architecture _ISA_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design"}, "Microarchitecture": {"Pipelining": {"name": "Pipelining", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "Superscalar": {"name": "Superscalar", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "Out_of_Order Execution": {"name": "Out_of_Order Execution", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "Branch Prediction": {"name": "Branch Prediction", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Microarchitecture"}, "name": "Microarchitecture", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design"}, "Multicore Processors": {"Symmetric Multiprocessing _SMP_": {"name": "Symmetric Multiprocessing _SMP_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "Asymmetric Multiprocessing _AMP_": {"name": "Asymmetric Multiprocessing _AMP_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "Chip Multiprocessing _CMP_": {"name": "Chip Multiprocessing _CMP_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "Heterogeneous Processing": {"name": "Heterogeneous Processing", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design > Multicore Processors"}, "name": "Multicore Processors", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Processor Design"}, "name": "Processor Design", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}, "Memory Hierarchy": {"Cache Memory": {"L1 Cache": {"name": "L1 Cache", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Cache Memory"}, "L2 Cache": {"name": "L2 Cache", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Cache Memory"}, "L3 Cache": {"name": "L3 Cache", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Cache Memory"}, "Cache Coherence": {"name": "Cache Coherence", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Cache Memory"}, "name": "Cache Memory", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy"}, "Main Memory": {"DRAM": {"name": "DRAM", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Main Memory"}, "SRAM": {"name": "SRAM", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Main Memory"}, "SDRAM": {"name": "SDRAM", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Main Memory"}, "DDR": {"name": "DDR", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Main Memory"}, "name": "Main Memory", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy"}, "Virtual Memory": {"Paging": {"name": "Paging", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Virtual Memory"}, "Segmentation": {"name": "Segmentation", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Virtual Memory"}, "Page Replacement Algorithms": {"name": "Page Replacement Algorithms", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Virtual Memory"}, "Translation Lookaside Buffer _TLB_": {"name": "Translation Lookaside Buffer _TLB_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy > Virtual Memory"}, "name": "Virtual Memory", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Memory Hierarchy"}, "name": "Memory Hierarchy", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}, "Input_Output _I_O_ Systems": {"I_O Interfaces": {"Serial": {"name": "Serial", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Interfaces"}, "Parallel": {"name": "Parallel", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Interfaces"}, "USB": {"name": "USB", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Interfaces"}, "PCIe": {"name": "PCIe", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Interfaces"}, "name": "I_O Interfaces", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems"}, "Storage Devices": {"Hard Disk Drives _HDD_": {"name": "Hard Disk Drives _HDD_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > Storage Devices"}, "Solid State Drives _SSD_": {"name": "Solid State Drives _SSD_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > Storage Devices"}, "Optical Drives": {"name": "Optical Drives", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > Storage Devices"}, "Flash Memory": {"name": "Flash Memory", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > Storage Devices"}, "name": "Storage Devices", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems"}, "I_O Performance": {"Latency": {"name": "Latency", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Performance"}, "Throughput": {"name": "Throughput", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Performance"}, "Bandwidth": {"name": "Bandwidth", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Performance"}, "I_O Scheduling": {"name": "I_O Scheduling", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems > I_O Performance"}, "name": "I_O Performance", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Input_Output _I_O_ Systems"}, "name": "Input_Output _I_O_ Systems", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}, "Interconnection Networks": {"Network Topologies": {"Bus": {"name": "Bus", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network Topologies"}, "Ring": {"name": "Ring", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network Topologies"}, "Mesh": {"name": "Mesh", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network Topologies"}, "Tree": {"name": "Tree", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network Topologies"}, "name": "Network Topologies", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks"}, "Routing Techniques": {"Static Routing": {"name": "Static Routing", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Routing Techniques"}, "Dynamic Routing": {"name": "Dynamic Routing", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Routing Techniques"}, "Adaptive Routing": {"name": "Adaptive Routing", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Routing Techniques"}, "Deadlock_free Routing": {"name": "Deadlock_free Routing", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Routing Techniques"}, "name": "Routing Techniques", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks"}, "Network_on_Chip _NoC_": {"NoC Topologies": {"name": "NoC Topologies", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network_on_Chip _NoC_"}, "NoC Routing": {"name": "NoC Routing", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network_on_Chip _NoC_"}, "NoC Switches": {"name": "NoC Switches", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network_on_Chip _NoC_"}, "NoC Performance": {"name": "NoC Performance", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks > Network_on_Chip _NoC_"}, "name": "Network_on_Chip _NoC_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Interconnection Networks"}, "name": "Interconnection Networks", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}, "Parallel Architectures": {"Flynn_s Taxonomy": {"SISD": {"name": "SISD", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Flynn_s Taxonomy"}, "SIMD": {"name": "SIMD", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Flynn_s Taxonomy"}, "MISD": {"name": "MISD", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Flynn_s Taxonomy"}, "MIMD": {"name": "MIMD", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Flynn_s Taxonomy"}, "name": "Flynn_s Taxonomy", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures"}, "Data Parallelism": {"Vector Processors": {"name": "Vector Processors", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Data Parallelism"}, "Array Processors": {"name": "Array Processors", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Data Parallelism"}, "GPU Architectures": {"name": "GPU Architectures", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Data Parallelism"}, "Tensor Processing Units _TPU_": {"name": "Tensor Processing Units _TPU_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Data Parallelism"}, "name": "Data Parallelism", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures"}, "Task Parallelism": {"Multithreading": {"name": "Multithreading", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Task Parallelism"}, "Thread_Level Parallelism _TLP_": {"name": "Thread_Level Parallelism _TLP_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Task Parallelism"}, "Speculative Multithreading": {"name": "Speculative Multithreading", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Task Parallelism"}, "Hardware Multithreading": {"name": "Hardware Multithreading", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures > Task Parallelism"}, "name": "Task Parallelism", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Parallel Architectures"}, "name": "Parallel Architectures", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}, "Power and Energy Efficiency": {"Dynamic Power Management": {"Clock Gating": {"name": "Clock Gating", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Dynamic Power Management"}, "Power Gating": {"name": "Power Gating", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Dynamic Power Management"}, "Dynamic Voltage and Frequency Scaling _DVFS_": {"name": "Dynamic Voltage and Frequency Scaling _DVFS_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Dynamic Power Management"}, "Adaptive Body Biasing _ABB_": {"name": "Adaptive Body Biasing _ABB_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Dynamic Power Management"}, "name": "Dynamic Power Management", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency"}, "Energy_Efficient Design Techniques": {"Low_Power Processors": {"name": "Low_Power Processors", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Energy_Efficient Design Techniques"}, "Energy_Efficient Memory": {"name": "Energy_Efficient Memory", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Energy_Efficient Design Techniques"}, "Energy_Efficient Interconnects": {"name": "Energy_Efficient Interconnects", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Energy_Efficient Design Techniques"}, "Energy_Efficient I_O Systems": {"name": "Energy_Efficient I_O Systems", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency > Energy_Efficient Design Techniques"}, "name": "Energy_Efficient Design Techniques", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Power and Energy Efficiency"}, "name": "Power and Energy Efficiency", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}, "Reliability and Fault Tolerance": {"Error Detection and Correction": {"Parity": {"name": "Parity", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Error Detection and Correction"}, "Hamming Code": {"name": "Hamming Code", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Error Detection and Correction"}, "Reed_Solomon Code": {"name": "Reed_Solomon Code", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Error Detection and Correction"}, "Error_Correcting Code Memory _ECC Memory_": {"name": "Error_Correcting Code Memory _ECC Memory_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Error Detection and Correction"}, "name": "Error Detection and Correction", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance"}, "Redundancy Techniques": {"Hardware Redundancy": {"name": "Hardware Redundancy", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Redundancy Techniques"}, "Software Redundancy": {"name": "Software Redundancy", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Redundancy Techniques"}, "Information Redundancy": {"name": "Information Redundancy", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Redundancy Techniques"}, "Time Redundancy": {"name": "Time Redundancy", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Redundancy Techniques"}, "name": "Redundancy Techniques", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance"}, "Fault_Tolerant Architectures": {"Triple Modular Redundancy _TMR_": {"name": "Triple Modular Redundancy _TMR_", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Fault_Tolerant Architectures"}, "N_Version Programming": {"name": "N_Version Programming", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Fault_Tolerant Architectures"}, "Self_Checking Circuits": {"name": "Self_Checking Circuits", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Fault_Tolerant Architectures"}, "Rollback Recovery": {"name": "Rollback Recovery", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance > Fault_Tolerant Architectures"}, "name": "Fault_Tolerant Architectures", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture > Reliability and Fault Tolerance"}, "name": "Reliability and Fault Tolerance", "path": "All Knowledge > Applied Sciences > Computer Science > Computer Architecture"}, "name": "Computer Architecture", "path": "All Knowledge > Applied Sciences > Computer Science"}