
---------- Begin Simulation Statistics ----------
final_tick                               6237231069000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 300410                       # Simulator instruction rate (inst/s)
host_mem_usage                               16984120                       # Number of bytes of host memory used
host_op_rate                                   304946                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6657.57                       # Real time elapsed on the host
host_tick_rate                              167739677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000023                       # Number of instructions simulated
sim_ops                                    2030196181                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.116739                       # Number of seconds simulated
sim_ticks                                1116738684000                       # Number of ticks simulated
system.cpu.Branches                                 9                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses        8390013                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    13                       # Number of integer alu accesses
system.cpu.num_int_insts                           13                       # number of integer instructions
system.cpu.num_int_register_reads                  17                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     80.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                     12                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10789628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21710423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads        1499393790                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1149881337                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2030196161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.116739                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.116739                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    5100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     49152047                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        833653166                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  6886                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.384099                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1106969186                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          133248051                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       152533062                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     914773936                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts     12420845                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    149320815                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3285600277                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     973721135                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     65321780                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3091353247                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         319000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     151487079                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       47895992                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     152034178                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        22832                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     27746351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect     21405696                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2694590359                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2856534896                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.518208                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1396358747                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.278963                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2876946107                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3395630903                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2046867687                       # number of integer regfile writes
system.switch_cpus.ipc                       0.895465                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.895465                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           12      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2016482855     63.88%     63.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6616812      0.21%     64.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2518452      0.08%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    992732919     31.45%     95.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    138323977      4.38%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3156675027                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            40462899                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012818                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2642983      6.53%      6.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          91634      0.23%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       34225199     84.58%     91.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3503083      8.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3197137763                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8589646778                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2856534805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4541012220                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3285593391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3156675027                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1255397224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      2361879                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined    734347565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2233472248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.413349                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.737214                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1000222036     44.78%     44.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    393805454     17.63%     62.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    327500179     14.66%     77.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    210771852      9.44%     86.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    151304842      6.77%     93.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     71972510      3.22%     96.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     43015451      1.93%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26660357      1.19%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8219567      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2233472248                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.413345                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            151                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          302                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           91                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          336                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     43240025                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     31775938                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    914773936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    149320815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      9806984795                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles               2233477348                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               43                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              95                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        52419                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76374953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152753667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            385                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data    759209060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        759209060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data    759209060                       # number of overall hits
system.cpu.dcache.overall_hits::total       759209060                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    110977378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      110977382                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    110977378                       # number of overall misses
system.cpu.dcache.overall_misses::total     110977382                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1851510811201                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1851510811201                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1851510811201                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1851510811201                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    870186438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    870186442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    870186438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    870186442                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.127533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.127533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.127533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.127533                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16683.677742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16683.677141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16683.677742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16683.677141                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    250837191                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          28539158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.789229                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     76370234                       # number of writebacks
system.cpu.dcache.writebacks::total          76370234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     34600342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     34600342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     34600342                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     34600342                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     76377036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     76377036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     76377036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     76377036                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1242677635216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1242677635216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1242677635216                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1242677635216                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.087771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.087771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.087771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.087771                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16270.304535                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16270.304535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16270.304535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16270.304535                       # average overall mshr miss latency
system.cpu.dcache.replacements               76370234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    681168827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       681168827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     86164318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      86164322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1542567714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1542567714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    767333145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    767333149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.112291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.112291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17902.627791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17902.626960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     18683956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     18683956                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     67480362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     67480362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1128326486000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1128326486000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.087941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.087941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16720.812582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16720.812582                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     78040233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       78040233                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     24813060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24813060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 308943097201                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 308943097201                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    102853293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    102853293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.241247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.241247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12450.826186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12450.826186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data     15916386                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     15916386                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      8896674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8896674                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 114351149216                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 114351149216                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.086499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.086499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12853.247092                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12853.247092                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996503                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           835597229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          76370746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.941326                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5120492387000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.996415                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7037862282                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7037862282                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           14                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    807122785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        807122799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           14                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    807122785                       # number of overall hits
system.cpu.icache.overall_hits::total       807122799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         6443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         6443                       # number of overall misses
system.cpu.icache.overall_misses::total          6449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     79715000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79715000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     79715000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79715000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    807129228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    807129248                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    807129228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    807129248                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12372.342077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12360.831137                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12372.342077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12360.831137                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         6386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         6386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     69983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     69983500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69983500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 10958.894457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10958.894457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 10958.894457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10958.894457                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           14                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    807122785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       807122799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         6443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     79715000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79715000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    807129228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    807129248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12372.342077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12360.831137                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         6386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     69983500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69983500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 10958.894457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10958.894457                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            89.776928                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           807129191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          126271.775814                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5120492385500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     6.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    83.776928                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.011719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.163627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.175346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.191406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6457040376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6457040376                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5120492395000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1116738674000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst         4721                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     72543916                       # number of demand (read+write) hits
system.l2.demand_hits::total                 72548637                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         4721                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     72543916                       # number of overall hits
system.l2.overall_hits::total                72548637                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3826358                       # number of demand (read+write) misses
system.l2.demand_misses::total                3826457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 6                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           89                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3826358                       # number of overall misses
system.l2.overall_misses::total               3826457                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 331692996500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     331700796500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7800000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 331692996500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    331700796500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         4810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     76370274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76375094                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         4810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     76370274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76375094                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.018503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.050103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050101                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.018503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.050103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050101                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87640.449438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86686.346782                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86686.142429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87640.449438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86686.346782                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86686.142429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1029                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        21                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             49                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      3266                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks               10708                       # number of writebacks
system.l2.writebacks::total                     10708                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data       449743                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              449743                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data       449743                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             449743                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3376615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3376704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7544197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3376615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10920901                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 279600709500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 279607619500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 528939567990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 279600709500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 808547187490                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.018503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.044214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.018503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.044214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142990                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77640.449438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82805.030926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82804.894803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70112.109743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77640.449438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82805.030926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74036.674034                       # average overall mshr miss latency
system.l2.replacements                       10789723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     43503925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         43503925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     43503925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     43503925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     32848573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         32848573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     32848573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     32848573                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7544197                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7544197                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 528939567990                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 528939567990                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70112.109743                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70112.109743                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data         6294                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6294                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data         6294                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6294                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data      8887809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8887809                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2152                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    198289000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     198289000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      8889961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8889961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.000242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92141.728625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92141.728625                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    176750500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    176750500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.000242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82209.534884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82209.534884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         4721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         4810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.018503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87640.449438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82105.263158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6910000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6910000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.018503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77640.449438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77640.449438                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     63656107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          63656107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      3824206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3824210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 331494707500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 331494707500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data     67480313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67480317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.056671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86683.276868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86683.186201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data       449741                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       449741                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3374465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3374465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 279423959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 279423959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.050007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82805.410339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82805.410339                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data          468                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               468                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.switch_cpus.data          468                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           468                       # number of InvalidateReq accesses(hits+misses)
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                59830185                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            60809826                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               667497                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9917030                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130405.202290                       # Cycle average of tags in use
system.l2.tags.total_refs                   159828692                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10921263                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.634634                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5120492385500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.399508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.056828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 75129.610359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.792002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 55262.343594                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.573193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.421618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         75214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         55858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         2764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        54510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        13546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.573837                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.426163                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2454670927                       # Number of tag accesses
system.l2.tags.data_accesses               2454670927                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7543425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        89.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3375245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.055850895652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          638                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          638                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20380100                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10920785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10708                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10920785                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10708                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2026                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.46                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10920785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2577371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2350139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1641747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1185026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  930850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  660943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  470868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  360928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  295649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  221688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 123615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  55176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   17098.959248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  15302.706171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  10410.062969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095            7      1.10%      1.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           51      7.99%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          107     16.77%     25.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383          175     27.43%     53.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479          131     20.53%     73.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575           80     12.54%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671           44      6.90%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767           21      3.29%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863           12      1.88%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            4      0.63%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            4      0.63%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-53247            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200704-204799            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           638                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.692790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.663644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              421     65.99%     65.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      2.35%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              184     28.84%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.19%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.47%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           638                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  129664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               698930240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               685312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    625.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1116729536000                       # Total gap between requests
system.mem_ctrls.avgGap                     102157.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    482779200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    216015680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       681600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 432311700.952950954437                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5100.566570863054                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 193434402.421041250229                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 610348.696401028428                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      7543907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           89                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      3376789                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10708                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 288870126337                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3209884                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 139717145818                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 61520376798620                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     38291.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     36066.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     41375.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 5745272394.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    482810048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    216114496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     698930880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       685312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       685312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      7543907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      3376789                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10920795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10708                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10708                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    432339324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst         5101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    193522889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        625867887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst         5101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total         5444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       613673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          613673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       613673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    432339324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst         5101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    193522889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       626481559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10918759                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10650                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       344634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       344054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       347333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       340460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       346666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       342822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       343990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       340962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       339168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       341159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       334139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       339852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       340994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       338460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       341994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       336557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       341935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       337955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       337040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       340496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       338795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       340960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       343595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       338938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       343628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       340115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       343341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       342768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       337909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       343390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       338501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       346149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          162                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            237599549611                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           36381304988                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       428590482039                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21760.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39252.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             8722893                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7082                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2199434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   318.028264                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   142.426912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   408.323518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1422742     64.69%     64.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       162485      7.39%     72.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17366      0.79%     72.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14565      0.66%     73.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        21221      0.96%     74.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        14395      0.65%     75.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15669      0.71%     75.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        19128      0.87%     76.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       511863     23.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2199434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             698800576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             681600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              625.751204                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.610349                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1716308481.888024                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3029944589.179145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   14985145079.385399                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  12222269.136000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 96939313190.397247                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 131547498520.784973                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 273689054458.182037                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  521919486588.945618                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.360443                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 835954410069                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  50200921120                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 230583342811                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1713436111.296018                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    3024873750.326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   14963945186.736017                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  12901677.264000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 96939313190.397247                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 131153586410.679153                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 273960990248.335571                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  521769046575.032471                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.225730                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 836780307247                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  50200921120                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 229757445633                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10918645                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10708                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10778920                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2150                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10918645                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     32631218                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               32631218                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    699616192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               699616192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10920795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10920795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10920795                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         24917459518                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        56786807906                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1081052635                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    686091950                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     47876730                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    405105496                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       404544402                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.861494                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed       149203111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          860                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups    143863253                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits    140808061                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      3055192                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted       466581                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts   1256425175                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     47876703                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   2045387385                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.992575                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.018108                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   1326051647     64.83%     64.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    339228310     16.59%     81.42% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    162668943      7.95%     89.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     21638192      1.06%     90.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     31957716      1.56%     91.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     35567150      1.74%     93.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      8987027      0.44%     94.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     13176403      0.64%     94.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    106111997      5.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   2045387385                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000004187                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2030200345                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           677658598                       # Number of memory references committed
system.switch_cpus.commit.loads             574805304                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          559251172                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1646229094                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      72941172                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1345535639     66.28%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      4829847      0.24%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      2176261      0.11%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    574805304     28.31%     94.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    102853294      5.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2030200345                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    106111997                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        724178570                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     597797877                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         818447481                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      45152327                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       47895992                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    389489021                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            44                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     3605742941                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           128                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    826601773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             3733230850                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches          1081052635                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    694555574                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            1358974335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        95792062                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           97                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines         807129228                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes      22591625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   2233472248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.690925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.534433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       1282176359     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1        141948438      6.36%     63.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2        200587267      8.98%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3        174542674      7.81%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4        136401822      6.11%     86.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         12970317      0.58%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         85249975      3.82%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          8839787      0.40%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        190755609      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   2233472248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.484022                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.671488                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            44740662                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads       339968628                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       118884                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        22832                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       46467521                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        25805                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache       25783855                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1116738684000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       47895992                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        754500395                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       310342224                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         829889390                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     290844246                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     3489735614                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         77643                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       28335288                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      280032855                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          55759                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3956684333                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          5762537672                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       3788793785                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              212                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    2331580070                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps       1625104250                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         116113009                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               5225900882                       # The number of ROB reads
system.switch_cpus.rob.writes              6761756192                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000003                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2030196161                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          67486709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     43514633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     32866309                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10779015                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11734359                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6294                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8889961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8889961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67480317                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          468                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          468                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11208                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    229124314                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             229135522                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       308224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   9775392768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             9775700992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        22525658                       # Total snoops (count)
system.tol2bus.snoopTraffic                    786176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98907514                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023100                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98854709     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52805      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98907514                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6237231069000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       152747062999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9614928                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      114558792000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
