Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May  8 19:27:12 2023
| Host         : DESKTOP-C1H43J3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BLINK_Z0_Block_wrapper_timing_summary_routed.rpt -pb BLINK_Z0_Block_wrapper_timing_summary_routed.pb -rpx BLINK_Z0_Block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BLINK_Z0_Block_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.353        0.000                      0                   54        0.264        0.000                      0                   54        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.353        0.000                      0                   54        0.264        0.000                      0                   54        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.494%)  route 3.212ns (79.506%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.925     7.099    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.574    12.766    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y40         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[25]/C
                         clock pessimism              0.269    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    12.452    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.828ns (20.590%)  route 3.193ns (79.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.906     7.080    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[10]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.828ns (20.590%)  route 3.193ns (79.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.906     7.080    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[11]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.828ns (20.590%)  route 3.193ns (79.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.906     7.080    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.828ns (20.590%)  route 3.193ns (79.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.906     7.080    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[9]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.752%)  route 3.162ns (79.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.875     7.049    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.752%)  route 3.162ns (79.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.875     7.049    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[6]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.752%)  route 3.162ns (79.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.875     7.049    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[7]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.752%)  route 3.162ns (79.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.875     7.049    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.571    12.763    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/C
                         clock pessimism              0.269    13.032    
                         clock uncertainty           -0.154    12.878    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    12.449    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.221%)  route 3.074ns (78.779%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.751     3.059    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     3.515 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.833     4.348    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.472 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4/O
                         net (fo=1, routed)           1.122     5.595    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.719 f  BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2/O
                         net (fo=5, routed)           0.332     6.050    BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int[2]_i_2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.174 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1/O
                         net (fo=25, routed)          0.787     6.961    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[25]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          1.574    12.766    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/C
                         clock pessimism              0.269    13.035    
                         clock uncertainty           -0.154    12.881    
    SLICE_X43Y39         FDRE (Setup_fdre_C_R)       -0.429    12.452    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  5.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.588     0.929    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.190    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[12]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.298 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.298    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[12]
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.856     1.226    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y36         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.105     1.034    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.590     0.930    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.192    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[20]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.300 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.300    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[20]
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.859     1.229    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.105     1.036    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.590     0.930    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.192    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[24]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.300 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.300    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[24]
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.859     1.229    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[24]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.105     1.036    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.588     0.929    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y34         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.190    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[4]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.298 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.298    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[4]
    SLICE_X43Y34         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.855     1.225    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y34         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[4]/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.105     1.034    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.588     0.929    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.190    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.298 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.298    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[8]
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.856     1.226    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.105     1.034    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.589     0.929    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y37         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.191    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[16]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.299 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.299    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[16]
    SLICE_X43Y37         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.857     1.227    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y37         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]/C
                         clock pessimism             -0.297     0.930    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.035    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.589     0.929    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y37         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.187    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[13]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.302 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.302    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[13]
    SLICE_X43Y37         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.857     1.227    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y37         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/C
                         clock pessimism             -0.297     0.930    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.035    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.590     0.930    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]/Q
                         net (fo=2, routed)           0.116     1.188    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[17]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.303 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.303    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[17]
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.859     1.229    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y38         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.105     1.036    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.590     0.930    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.188    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[21]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.303 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.303    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[21]
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.859     1.229    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y39         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.105     1.036    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.588     0.929    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/Q
                         net (fo=2, routed)           0.116     1.186    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count[5]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.301 r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.301    BLINK_Z0_Block_i/BLINK_Z00_0/U0/data0[5]
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    BLINK_Z0_Block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=31, routed)          0.856     1.226    BLINK_Z0_Block_i/BLINK_Z00_0/U0/Clock
    SLICE_X43Y35         FDRE                                         r  BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.105     1.034    BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BLINK_Z0_Block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  BLINK_Z0_Block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/LEDs_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y35   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y39   BLINK_Z0_Block_i/BLINK_Z00_0/U0/count_reg[22]/C



