{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492310748442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492310748442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 10:45:48 2017 " "Processing started: Sun Apr 16 10:45:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492310748442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492310748442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_top -c tx_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_top -c tx_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492310748442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492310749053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_top " "Found entity 1: tx_top" {  } { { "tx_top.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/tx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file data_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_control_module " "Found entity 1: data_control_module" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bps_module " "Found entity 1: tx_bps_module" {  } { { "tx_bps_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/tx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_control_module " "Found entity 1: tx_control_module" {  } { { "tx_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/tx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492310749123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_top " "Elaborating entity \"tx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492310749163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_control_module data_control_module:U1 " "Elaborating entity \"data_control_module\" for hierarchy \"data_control_module:U1\"" {  } { { "tx_top.v" "U1" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/tx_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492310749173 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_control_module.v(45) " "Verilog HDL Case Statement warning at data_control_module.v(45): incomplete case statement has no default case item" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rTX_Data data_control_module.v(21) " "Verilog HDL Always Construct warning at data_control_module.v(21): inferring latch(es) for variable \"rTX_Data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[0\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[0\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[1\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[1\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[2\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[2\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[3\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[3\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[4\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[4\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[5\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[5\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[6\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[6\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rTX_Data\[7\] data_control_module.v(21) " "Inferred latch for \"rTX_Data\[7\]\" at data_control_module.v(21)" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492310749173 "|tx_top|data_control_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bps_module tx_bps_module:U2 " "Elaborating entity \"tx_bps_module\" for hierarchy \"tx_bps_module:U2\"" {  } { { "tx_top.v" "U2" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/tx_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492310749223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_control_module tx_control_module:U3 " "Elaborating entity \"tx_control_module\" for hierarchy \"tx_control_module:U3\"" {  } { { "tx_top.v" "U3" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/tx_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492310749233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_control_module:U1\|rTX_Data\[2\] " "Latch data_control_module:U1\|rTX_Data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_control_module:U1\|i\[2\] " "Ports D and ENA on the latch are fed by the same signal data_control_module:U1\|i\[2\]" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492310749803 ""}  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492310749803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_control_module:U1\|rTX_Data\[1\] " "Latch data_control_module:U1\|rTX_Data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_control_module:U1\|i\[1\] " "Ports D and ENA on the latch are fed by the same signal data_control_module:U1\|i\[1\]" {  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492310749803 ""}  } { { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492310749803 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/tx_control_module.v" 31 -1 0 } } { "data_control_module.v" "" { Text "F:/LQbishe/MINI_FPGA/uart_tx_top/data_control_module.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492310749803 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492310749803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492310749963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492310750543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492310750543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492310751133 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492310751133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492310751133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492310751133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492310751173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 10:45:51 2017 " "Processing ended: Sun Apr 16 10:45:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492310751173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492310751173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492310751173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492310751173 ""}
