part=xczu7ev-ffvc1156-2-e

[hls]
flow_target=vitis
package.output.format=rtl
package.output.syn=false
syn.file=../compute_row_operations.cpp
syn.file=../compute_row_operations.h
clock=100MHz
clock_uncertainty=27%
tb.file=../compute_row_operations_tb.cpp
tb.file=../input_row_ops.txt
syn.top=compute_row_operations