@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"e:\image_rotat_master\image\source\sources_1\top.v":7:21:7:27|Tristate driver uart_tx (in view: work.top(verilog)) on net uart_tx (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N: MO111 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N: MO111 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N: MO111 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z5(verilog)) on net DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N: MO111 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Tristate driver PSLVERR (in view: work.ipsl_phy_io_Z5(verilog)) on net PSLVERR (in view: work.ipsl_phy_io_Z5(verilog)) has its enable tied to GND.
@N: BN362 :"e:\image_rotat_master\image\source\i2c_master\i2c_master_top.v":233:0:233:5|Removing sequential instance i2c_read_data[7:0] (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\display_module\color_bar.v":286:0:286:5|Removing sequential instance rgb_r_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\display_module\color_bar.v":286:0:286:5|Removing sequential instance rgb_g_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\display_module\color_bar.v":286:0:286:5|Removing sequential instance rgb_b_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\i2c_master\i2c_config.v":81:0:81:5|Removing sequential instance error (in view: work.i2c_config(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\sources_1\cmos_8_16bit.v":133:0:133:5|Removing sequential instance hblank (in view: work.cmos_8_16bit_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\sources_1\cmos_write_req_gen.v":86:0:86:5|Removing sequential instance read_addr_index[1:0] (in view: work.cmos_write_req_gen_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance led0_ddrphy_rst (in view: work.ipsl_ddrphy_reset_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\display_module\rgb_gary_binary.v":93:0:93:5|Removing sequential instance threshold[7:0] (in view: work.RGB_Gary_Binary(verilog)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[12:0] (in view: work.ipml_fifo_ctrl_v1_3_12s_12s_ASYN_1020s_4s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[12:0] (in view: work.ipml_fifo_ctrl_v1_3_12s_12s_ASYN_1020s_4s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\display_module\color_bar.v":215:0:215:5|Removing sequential instance active_x[11:0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\image_rotat_master\image\source\i2c_master\i2c_master_top.v":179:0:179:5|Removing sequential instance error (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO225 :"e:\image_rotat_master\image\source\i2c_master\i2c_config.v":81:0:81:5|There are no possible illegal states for state machine state[3:0] (in view: work.i2c_config(verilog)); safe FSM implementation is not required.
@N: MO225 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|There are no possible illegal states for state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog)); safe FSM implementation is not required.
@N: MO225 :"e:\image_rotat_master\image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|There are no possible illegal states for state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: BN115 :"e:\image_rotat_master\image\source\sources_1\top.v":454:11:454:25|Removing instance key_Module_inst (in view: work.top(verilog)) of type view:work.key_Module(verilog) because it does not drive other instances.
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: MO111 :"e:\image_rotat_master\image\source\sources_1\top.v":7:21:7:27|Tristate driver uart_tx (in view: work.top(verilog)) on net uart_tx (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file E:\Image_Rotat_master\Image\synthesize\synplify_impl\synplify.sap.
