strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aaf20450>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aaf20810>",
		fillcolor=cadetblue,
		label="24:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aaf20810>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:CA" -> "24:BS"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe7aab18c10>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe7aab18d10>",
		fillcolor=firebrick,
		label="30:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe7aab18d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "30:NS"	[cond="['reset']",
		label=reset,
		lineno=29];
	"32:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe7aab18bd0>",
		fillcolor=firebrick,
		label="32:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe7aab18bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "32:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=29];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aaea6150>",
		fillcolor=cadetblue,
		label="22:BS
next_state = (x)? S101 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aaea6150>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_18:AL"	[def_var="['next_state']",
		label="Leaf_18:AL"];
	"22:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"27:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe7aaec6510>",
		clk_sens=True,
		fillcolor=gold,
		label="27:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe7aaec6550>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:AL" -> "28:BL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aae4ebd0>",
		fillcolor=cadetblue,
		label="20:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aae4ebd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aaebd610>",
		fillcolor=cadetblue,
		label="21:BS
next_state = (x)? S10 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7aaebd610>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7ac73f450>",
		fillcolor=cadetblue,
		label="23:BS
next_state = (x)? S1 : IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe7ac73f450>]",
		style=filled,
		typ=BlockingSubstitution];
	"23:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"Leaf_27:AL"	[def_var="['present_state']",
		label="Leaf_27:AL"];
	"30:NS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"32:NS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"Leaf_18:AL" -> "27:AL";
	"28:BL" -> "29:IF"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aaea6e90>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CA" -> "22:BS"	[cond="[]",
		lineno=None];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aaeb1390>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CA" -> "21:BS"	[cond="[]",
		lineno=None];
	"24:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aaea3e10>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:BS"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe7aaea34d0>",
		clk_sens=False,
		fillcolor=gold,
		label="18:AL",
		sens="['x', 'IDLE']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'IDLE', 'present_state']"];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe7aaf207d0>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:AL" -> "19:CS"	[cond="[]",
		lineno=None];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe7aaea6f50>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CA" -> "23:BS"	[cond="[]",
		lineno=None];
	"Leaf_27:AL" -> "18:AL";
	"34:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fe7aab18b50>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="34:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_27:AL" -> "34:AS";
	"19:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "21:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
}
