{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602224345035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602224345035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 13:19:04 2020 " "Processing started: Fri Oct 09 13:19:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602224345035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602224345035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map MealyFSM -c MealyFSM --generate_functional_sim_netlist " "Command: quartus_map MealyFSM -c MealyFSM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602224345035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1602224345625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file outfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 outFSM " "Found entity 1: outFSM" {  } { { "outFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/outFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602224345708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602224345708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextState " "Found entity 1: NextState" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602224345712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602224345712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602224345716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602224345716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealyfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file mealyfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MealyFSM " "Found entity 1: MealyFSM" {  } { { "MealyFSM.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/MealyFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602224345719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602224345719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MealyFSM " "Elaborating entity \"MealyFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602224345766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState NextState:NextState_inst0 " "Elaborating entity \"NextState\" for hierarchy \"NextState:NextState_inst0\"" {  } { { "MealyFSM.v" "NextState_inst0" { Text "F:/VerilogHDL/Lab2/Mealy/MealyFSM.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224345777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_inst1 " "Elaborating entity \"register\" for hierarchy \"register:register_inst1\"" {  } { { "MealyFSM.v" "register_inst1" { Text "F:/VerilogHDL/Lab2/Mealy/MealyFSM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224345781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outFSM outFSM:outFSM_inst2 " "Elaborating entity \"outFSM\" for hierarchy \"outFSM:outFSM_inst2\"" {  } { { "MealyFSM.v" "outFSM_inst2" { Text "F:/VerilogHDL/Lab2/Mealy/MealyFSM.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224345786 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "NextState:NextState_inst0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"NextState:NextState_inst0\|Mux0\"" {  } { { "NextState.v" "Mux0" { Text "F:/VerilogHDL/Lab2/Mealy/NextState.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602224345846 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "NextState:NextState_inst0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"NextState:NextState_inst0\|Mux1\"" {  } { { "NextState.v" "Mux1" { Text "F:/VerilogHDL/Lab2/Mealy/NextState.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602224345846 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1602224345846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NextState:NextState_inst0\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"NextState:NextState_inst0\|lpm_mux:Mux0\"" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/NextState.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602224345920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NextState:NextState_inst0\|lpm_mux:Mux0 " "Instantiated megafunction \"NextState:NextState_inst0\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224345920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224345920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224345920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224345920 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/NextState.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602224345920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "F:/VerilogHDL/Lab2/Mealy/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602224346028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602224346028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NextState:NextState_inst0\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"NextState:NextState_inst0\|lpm_mux:Mux1\"" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/NextState.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602224346048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NextState:NextState_inst0\|lpm_mux:Mux1 " "Instantiated megafunction \"NextState:NextState_inst0\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224346048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224346048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224346048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602224346048 ""}  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab2/Mealy/NextState.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602224346048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602224346107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 13:19:06 2020 " "Processing ended: Fri Oct 09 13:19:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602224346107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602224346107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602224346107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602224346107 ""}
