set_property PACKAGE_PIN R10 [get_ports {incycle_tap}]
set_property PACKAGE_PIN N15 [get_ports {master_scl}]
set_property PACKAGE_PIN T13 [get_ports {master_sda}]
set_property PACKAGE_PIN U14 [get_ports {reset}]
set_property PACKAGE_PIN T10 [get_ports {sda_direction_tap}]
set_property PACKAGE_PIN T9 [get_ports {slave_scl}]
set_property PACKAGE_PIN V14 [get_ports {slave_sda}]
set_property PACKAGE_PIN U13 [get_ports {start_stop_tap}]
set_property PACKAGE_PIN T14 [get_ports {system_clk}]
set_property BEL IOB33.OUTBUF [get_cells {incycle_tap_OBUF_inst}]
set_property LOC IOB_X0Y50 [get_cells {incycle_tap_OBUF_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {master_scl_IBUF_inst}]
set_property LOC IOB_X0Y78 [get_cells {master_scl_IBUF_inst}]
set_property LOC IOB_X0Y54 [get_cells {master_sda_IOBUF_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {reset_IBUF_inst}]
set_property LOC IOB_X0Y56 [get_cells {reset_IBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {sda_direction_tap_OBUF_inst}]
set_property LOC IOB_X0Y51 [get_cells {sda_direction_tap_OBUF_inst}]
set_property BEL BUFG.BUFG [get_cells {slave_scl_OBUF_BUFG_inst}]
set_property LOC BUFGCTRL_X0Y1 [get_cells {slave_scl_OBUF_BUFG_inst}]
set_property BEL IOB33.OUTBUF [get_cells {slave_scl_OBUF_inst}]
set_property LOC IOB_X0Y52 [get_cells {slave_scl_OBUF_inst}]
set_property LOC IOB_X0Y55 [get_cells {slave_sda_IOBUF_inst}]
set_property BEL IOB33.OUTBUF [get_cells {start_stop_tap_OBUF_inst}]
set_property LOC IOB_X0Y53 [get_cells {start_stop_tap_OBUF_inst}]
set_property BEL BUFG.BUFG [get_cells {system_clk_IBUF_BUFG_inst}]
set_property LOC BUFGCTRL_X0Y0 [get_cells {system_clk_IBUF_BUFG_inst}]
set_property BEL IOB33.INBUF_EN [get_cells {system_clk_IBUF_inst}]
set_property LOC IOB_X0Y72 [get_cells {system_clk_IBUF_inst}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_State[0]_i_1}]
set_property LOC SLICE_X1Y54 [get_cells {FSM_sequential_State[0]_i_1}]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A6 I3:A3 I4:A2 I5:A1} [get_cells {FSM_sequential_State[0]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {FSM_sequential_State[0]_i_2}]
set_property LOC SLICE_X1Y55 [get_cells {FSM_sequential_State[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A4 I2:A1 I3:A3 I4:A2} [get_cells {FSM_sequential_State[0]_i_2}]
set_property BEL SLICEL.A5LUT [get_cells {FSM_sequential_State[0]_i_3}]
set_property LOC SLICE_X1Y55 [get_cells {FSM_sequential_State[0]_i_3}]
set_property LOCK_PINS {I0:A1 I1:A3 I2:A4 I3:A2} [get_cells {FSM_sequential_State[0]_i_3}]
set_property BEL SLICEL.A6LUT [get_cells {FSM_sequential_State[1]_i_1}]
set_property LOC SLICE_X0Y55 [get_cells {FSM_sequential_State[1]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A6 I2:A2 I3:A5 I4:A1 I5:A3} [get_cells {FSM_sequential_State[1]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {FSM_sequential_State[1]_i_2}]
set_property LOC SLICE_X1Y54 [get_cells {FSM_sequential_State[1]_i_2}]
set_property LOCK_PINS {I0:A3 I1:A2 I2:A5 I3:A6} [get_cells {FSM_sequential_State[1]_i_2}]
set_property BEL SLICEL.B6LUT [get_cells {FSM_sequential_State[2]_i_1}]
set_property LOC SLICE_X0Y55 [get_cells {FSM_sequential_State[2]_i_1}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A3 I3:A5 I4:A4 I5:A1} [get_cells {FSM_sequential_State[2]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {FSM_sequential_State[2]_i_2}]
set_property LOC SLICE_X0Y57 [get_cells {FSM_sequential_State[2]_i_2}]
set_property LOCK_PINS {I0:A4 I1:A2 I2:A1} [get_cells {FSM_sequential_State[2]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {FSM_sequential_State[2]_i_3}]
set_property LOC SLICE_X0Y55 [get_cells {FSM_sequential_State[2]_i_3}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A3 I3:A1} [get_cells {FSM_sequential_State[2]_i_3}]
set_property BEL SLICEL.B6LUT [get_cells {FSM_sequential_State[2]_i_4}]
set_property LOC SLICE_X1Y55 [get_cells {FSM_sequential_State[2]_i_4}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A2 I3:A3 I4:A1 I5:A6} [get_cells {FSM_sequential_State[2]_i_4}]
set_property BEL SLICEL.D6LUT [get_cells {FSM_sequential_State[2]_i_5}]
set_property LOC SLICE_X1Y55 [get_cells {FSM_sequential_State[2]_i_5}]
set_property LOCK_PINS {I0:A2 I1:A4 I2:A1 I3:A5 I4:A6} [get_cells {FSM_sequential_State[2]_i_5}]
set_property BEL SLICEL.D6LUT [get_cells {FSM_sequential_State[2]_i_6}]
set_property LOC SLICE_X0Y55 [get_cells {FSM_sequential_State[2]_i_6}]
set_property LOCK_PINS {I0:A3 I1:A2} [get_cells {FSM_sequential_State[2]_i_6}]
set_property BEL SLICEL.A6LUT [get_cells {bitcount[0]_i_1}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount[0]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A3 I3:A2} [get_cells {bitcount[0]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {bitcount[1]_i_1}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount[1]_i_1}]
set_property LOCK_PINS {I0:A3 I1:A2 I2:A4 I3:A5 I4:A1} [get_cells {bitcount[1]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {bitcount[2]_i_1}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount[2]_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A2 I3:A6 I4:A1 I5:A3} [get_cells {bitcount[2]_i_1}]
set_property BEL SLICEL.C6LUT [get_cells {bitcount[3]_i_1}]
set_property LOC SLICE_X1Y54 [get_cells {bitcount[3]_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A6 I3:A3 I4:A2 I5:A5} [get_cells {bitcount[3]_i_1}]
set_property BEL SLICEL.D6LUT [get_cells {bitcount[3]_i_2}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount[3]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A5 I3:A4 I4:A2 I5:A3} [get_cells {bitcount[3]_i_2}]
set_property BEL SLICEL.A6LUT [get_cells {bitcount[3]_i_3}]
set_property LOC SLICE_X1Y55 [get_cells {bitcount[3]_i_3}]
set_property LOCK_PINS {I0:A3 I1:A4} [get_cells {bitcount[3]_i_3}]
set_property BEL SLICEL.A6LUT [get_cells {got_start_i_1}]
set_property LOC SLICE_X0Y57 [get_cells {got_start_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A5 I3:A4 I4:A3} [get_cells {got_start_i_1}]
set_property BEL SLICEL.A5LUT [get_cells {got_stop_i_1}]
set_property LOC SLICE_X0Y57 [get_cells {got_stop_i_1}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A4} [get_cells {got_stop_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {isread_i_1}]
set_property LOC SLICE_X1Y54 [get_cells {isread_i_1}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A4 I3:A3 I4:A6} [get_cells {isread_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {scl_new_i_1}]
set_property LOC SLICE_X0Y58 [get_cells {scl_new_i_1}]
set_property LOCK_PINS {I0:A4 I1:A1 I2:A2 I3:A5 I4:A6 I5:A3} [get_cells {scl_new_i_1}]
set_property BEL SLICEL.A6LUT [get_cells {sda_direction[0]_i_1}]
set_property LOC SLICE_X0Y54 [get_cells {sda_direction[0]_i_1}]
set_property LOCK_PINS {I0:A4} [get_cells {sda_direction[0]_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {sda_direction[0]_i_2}]
set_property LOC SLICE_X0Y54 [get_cells {sda_direction[0]_i_2}]
set_property LOCK_PINS {I0:A6 I1:A5 I2:A1 I3:A2 I4:A4 I5:A3} [get_cells {sda_direction[0]_i_2}]
set_property BEL SLICEL.C6LUT [get_cells {sda_direction[0]_i_3}]
set_property LOC SLICE_X0Y54 [get_cells {sda_direction[0]_i_3}]
set_property LOCK_PINS {I0:A4 I1:A2 I2:A1 I3:A5 I4:A6} [get_cells {sda_direction[0]_i_3}]
set_property BEL SLICEL.D6LUT [get_cells {sda_direction_tap_OBUF_inst_i_1}]
set_property LOC SLICE_X0Y54 [get_cells {sda_direction_tap_OBUF_inst_i_1}]
set_property LOCK_PINS {I0:A6} [get_cells {sda_direction_tap_OBUF_inst_i_1}]
set_property BEL SLICEL.B6LUT [get_cells {sda_new_i_1}]
set_property LOC SLICE_X0Y57 [get_cells {sda_new_i_1}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A6 I3:A5 I4:A3 I5:A2} [get_cells {sda_new_i_1}]
set_property BEL SLICEL.AFF [get_cells {FSM_sequential_State_reg[0]}]
set_property LOC SLICE_X1Y54 [get_cells {FSM_sequential_State_reg[0]}]
set_property BEL SLICEL.AFF [get_cells {FSM_sequential_State_reg[1]}]
set_property LOC SLICE_X0Y55 [get_cells {FSM_sequential_State_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {FSM_sequential_State_reg[2]}]
set_property LOC SLICE_X0Y55 [get_cells {FSM_sequential_State_reg[2]}]
set_property BEL SLICEL.AFF [get_cells {bitcount_reg[0]}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {bitcount_reg[1]}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount_reg[1]}]
set_property BEL SLICEL.CFF [get_cells {bitcount_reg[2]}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount_reg[2]}]
set_property BEL SLICEL.DFF [get_cells {bitcount_reg[3]}]
set_property LOC SLICE_X1Y56 [get_cells {bitcount_reg[3]}]
set_property BEL SLICEL.AFF [get_cells {got_start_reg}]
set_property LOC SLICE_X0Y57 [get_cells {got_start_reg}]
set_property BEL SLICEL.BFF [get_cells {isread_reg}]
set_property LOC SLICE_X1Y54 [get_cells {isread_reg}]
set_property BEL SLICEL.AFF [get_cells {master_sda_bit_reg}]
set_property LOC SLICE_X1Y55 [get_cells {master_sda_bit_reg}]
set_property BEL SLICEL.AFF [get_cells {scl_new_reg}]
set_property LOC SLICE_X0Y58 [get_cells {scl_new_reg}]
set_property BEL SLICEL.AFF [get_cells {scl_old_reg}]
set_property LOC SLICE_X1Y57 [get_cells {scl_old_reg}]
set_property BEL SLICEL.AFF [get_cells {scl_samples_reg[0]}]
set_property LOC SLICE_X1Y58 [get_cells {scl_samples_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {scl_samples_reg[1]}]
set_property LOC SLICE_X1Y58 [get_cells {scl_samples_reg[1]}]
set_property BEL SLICEL.BFF [get_cells {scl_samples_reg[3]}]
set_property LOC SLICE_X0Y58 [get_cells {scl_samples_reg[3]}]
set_property BEL SLICEL.CFF [get_cells {scl_samples_reg[4]}]
set_property LOC SLICE_X0Y58 [get_cells {scl_samples_reg[4]}]
set_property BEL SLICEL.AFF [get_cells {sda_direction_reg[0]}]
set_property LOC SLICE_X0Y54 [get_cells {sda_direction_reg[0]}]
set_property BEL SLICEL.BFF [get_cells {sda_new_reg}]
set_property LOC SLICE_X0Y57 [get_cells {sda_new_reg}]
set_property BEL SLICEL.BFF [get_cells {sda_old_reg}]
set_property LOC SLICE_X1Y57 [get_cells {sda_old_reg}]
set_property BEL SLICEL.CFF [get_cells {sda_samples_reg[1]}]
set_property LOC SLICE_X0Y57 [get_cells {sda_samples_reg[1]}]
set_property BEL SLICEL.DFF [get_cells {sda_samples_reg[2]}]
set_property LOC SLICE_X0Y57 [get_cells {sda_samples_reg[2]}]
set_property BEL SLICEL.CFF [get_cells {sda_samples_reg[3]}]
set_property LOC SLICE_X1Y57 [get_cells {sda_samples_reg[3]}]
set_property BEL SLICEL.DFF [get_cells {sda_samples_reg[4]}]
set_property LOC SLICE_X1Y57 [get_cells {sda_samples_reg[4]}]
set_property BEL SLICEL.A5FF [get_cells {got_stop_reg}]
set_property LOC SLICE_X0Y57 [get_cells {got_stop_reg}]
set_property BEL SLICEL.A5FF [get_cells {scl_samples_reg[2]}]
set_property LOC SLICE_X0Y58 [get_cells {scl_samples_reg[2]}]
set_property BEL SLICEL.B5FF [get_cells {sda_samples_reg[0]}]
set_property LOC SLICE_X0Y57 [get_cells {sda_samples_reg[0]}]
