INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:45:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.280ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer13/dataReg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.483ns (22.053%)  route 5.242ns (77.947%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=1 LUT5=8 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1853, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X11Y126        FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.470     1.194    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X11Y125        LUT5 (Prop_lut5_I2_O)        0.043     1.237 r  mem_controller4/read_arbiter/data/data_tehb/hist_storeAddr[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.313     1.550    buffer0/fifo/load0_dataOut[3]
    SLICE_X13Y125        LUT5 (Prop_lut5_I1_O)        0.043     1.593 r  buffer0/fifo/Memory[0][3]_i_1/O
                         net (fo=5, routed)           0.141     1.734    buffer92/fifo/D[3]
    SLICE_X13Y125        LUT5 (Prop_lut5_I0_O)        0.043     1.777 r  buffer92/fifo/dataReg[3]_i_1__1/O
                         net (fo=2, routed)           0.088     1.865    init18/control/D[3]
    SLICE_X13Y125        LUT3 (Prop_lut3_I0_O)        0.043     1.908 r  init18/control/Memory[0][3]_i_1__0/O
                         net (fo=4, routed)           0.321     2.230    buffer93/fifo/init18_outs[3]
    SLICE_X12Y133        LUT5 (Prop_lut5_I1_O)        0.043     2.273 r  buffer93/fifo/Memory[0][3]_i_1__1/O
                         net (fo=4, routed)           0.341     2.614    buffer94/fifo/init19_outs[3]
    SLICE_X13Y133        LUT5 (Prop_lut5_I1_O)        0.043     2.657 r  buffer94/fifo/Memory[0][3]_i_1__2/O
                         net (fo=4, routed)           0.256     2.913    buffer95/fifo/init20_outs[3]
    SLICE_X10Y133        LUT5 (Prop_lut5_I1_O)        0.043     2.956 r  buffer95/fifo/Memory[0][3]_i_1__3/O
                         net (fo=4, routed)           0.320     3.276    buffer96/fifo/init21_outs[3]
    SLICE_X10Y133        LUT5 (Prop_lut5_I1_O)        0.043     3.319 r  buffer96/fifo/Memory[0][3]_i_1__4/O
                         net (fo=4, routed)           0.422     3.741    cmpi7/init22_outs[3]
    SLICE_X7Y134         LUT5 (Prop_lut5_I3_O)        0.043     3.784 r  cmpi7/Memory[1][0]_i_16/O
                         net (fo=1, routed)           0.000     3.784    cmpi7/Memory[1][0]_i_16_n_0
    SLICE_X7Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.041 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.041    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.090 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.090    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.197 r  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.176     4.373    buffer87/fifo/result[0]
    SLICE_X6Y135         LUT4 (Prop_lut4_I3_O)        0.123     4.496 r  buffer87/fifo/Head[0]_i_6/O
                         net (fo=4, routed)           0.301     4.797    buffer87/fifo/fullReg_reg
    SLICE_X7Y140         LUT6 (Prop_lut6_I5_O)        0.043     4.840 r  buffer87/fifo/transmitValue_i_7__5/O
                         net (fo=1, routed)           0.089     4.928    buffer53/fifo/transmitValue_reg_6
    SLICE_X7Y140         LUT6 (Prop_lut6_I5_O)        0.043     4.971 f  buffer53/fifo/transmitValue_i_2__34/O
                         net (fo=11, routed)          0.218     5.189    fork6/control/generateBlocks[14].regblock/buffer46_outs_ready
    SLICE_X9Y140         LUT3 (Prop_lut3_I2_O)        0.043     5.232 r  fork6/control/generateBlocks[14].regblock/transmitValue_i_18/O
                         net (fo=1, routed)           0.163     5.395    fork6/control/generateBlocks[5].regblock/transmitValue_i_7__1_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I3_O)        0.043     5.438 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_13__0/O
                         net (fo=1, routed)           0.415     5.853    fork6/control/generateBlocks[5].regblock/transmitValue_i_13__0_n_0
    SLICE_X8Y141         LUT6 (Prop_lut6_I0_O)        0.043     5.896 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_7__1/O
                         net (fo=1, routed)           0.379     6.275    fork6/control/generateBlocks[5].regblock/transmitValue_i_7__1_n_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I0_O)        0.043     6.318 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_2__20/O
                         net (fo=3, routed)           0.243     6.561    fork6/control/generateBlocks[5].regblock/transmitValue_i_2__20_n_0
    SLICE_X8Y144         LUT6 (Prop_lut6_I0_O)        0.043     6.604 f  fork6/control/generateBlocks[5].regblock/fullReg_i_3__18/O
                         net (fo=29, routed)          0.239     6.843    buffer12/control/cmpi0_result_ready
    SLICE_X9Y144         LUT6 (Prop_lut6_I1_O)        0.043     6.886 r  buffer12/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.347     7.233    buffer13/E[0]
    SLICE_X9Y144         FDRE                                         r  buffer13/dataReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1853, unset)         0.483     5.183    buffer13/clk
    SLICE_X9Y144         FDRE                                         r  buffer13/dataReg_reg[21]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X9Y144         FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer13/dataReg_reg[21]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                 -2.280    




