<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p955" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_955{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_955{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_955{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_955{left:70px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_955{left:70px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t6_955{left:70px;bottom:661px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t7_955{left:70px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t8_955{left:70px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t9_955{left:70px;bottom:603px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#ta_955{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tb_955{left:70px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tc_955{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_955{left:70px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_955{left:70px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tf_955{left:70px;bottom:214px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tg_955{left:75px;bottom:1043px;letter-spacing:-0.13px;}
#th_955{left:175px;bottom:1043px;letter-spacing:-0.11px;}
#ti_955{left:175px;bottom:1027px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tj_955{left:175px;bottom:1010px;letter-spacing:-0.14px;}
#tk_955{left:298px;bottom:1043px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#tl_955{left:298px;bottom:1027px;letter-spacing:-0.11px;}
#tm_955{left:75px;bottom:987px;letter-spacing:-0.15px;}
#tn_955{left:175px;bottom:987px;letter-spacing:-0.1px;word-spacing:-0.13px;}
#to_955{left:175px;bottom:970px;letter-spacing:-0.11px;}
#tp_955{left:298px;bottom:987px;letter-spacing:-0.11px;}
#tq_955{left:298px;bottom:970px;letter-spacing:-0.11px;}
#tr_955{left:75px;bottom:947px;letter-spacing:-0.12px;}
#ts_955{left:175px;bottom:947px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_955{left:298px;bottom:947px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tu_955{left:298px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#tv_955{left:298px;bottom:914px;letter-spacing:-0.11px;}
#tw_955{left:75px;bottom:891px;letter-spacing:-0.13px;}
#tx_955{left:175px;bottom:891px;letter-spacing:-0.11px;}
#ty_955{left:175px;bottom:874px;letter-spacing:-0.13px;}
#tz_955{left:298px;bottom:891px;letter-spacing:-0.12px;}
#t10_955{left:75px;bottom:851px;letter-spacing:-0.14px;}
#t11_955{left:175px;bottom:851px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_955{left:298px;bottom:851px;letter-spacing:-0.11px;}
#t13_955{left:75px;bottom:828px;letter-spacing:-0.13px;}
#t14_955{left:175px;bottom:828px;letter-spacing:-0.11px;}
#t15_955{left:175px;bottom:811px;letter-spacing:-0.11px;}
#t16_955{left:298px;bottom:828px;letter-spacing:-0.11px;word-spacing:-0.88px;}
#t17_955{left:298px;bottom:811px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_955{left:75px;bottom:788px;letter-spacing:-0.13px;}
#t19_955{left:175px;bottom:788px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_955{left:175px;bottom:771px;letter-spacing:-0.11px;}
#t1b_955{left:298px;bottom:788px;letter-spacing:-0.11px;}
#t1c_955{left:75px;bottom:749px;letter-spacing:-0.12px;}
#t1d_955{left:175px;bottom:749px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_955{left:298px;bottom:749px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#t1f_955{left:298px;bottom:732px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_955{left:201px;bottom:512px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1h_955{left:287px;bottom:512px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1i_955{left:75px;bottom:492px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1j_955{left:175px;bottom:492px;letter-spacing:-0.18px;}
#t1k_955{left:298px;bottom:492px;letter-spacing:-0.12px;}
#t1l_955{left:75px;bottom:469px;}
#t1m_955{left:175px;bottom:469px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_955{left:298px;bottom:469px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_955{left:75px;bottom:446px;}
#t1p_955{left:175px;bottom:446px;letter-spacing:-0.13px;}
#t1q_955{left:298px;bottom:446px;letter-spacing:-0.11px;}
#t1r_955{left:75px;bottom:423px;}
#t1s_955{left:175px;bottom:423px;letter-spacing:-0.11px;}
#t1t_955{left:175px;bottom:406px;letter-spacing:-0.11px;}
#t1u_955{left:298px;bottom:423px;letter-spacing:-0.11px;}
#t1v_955{left:298px;bottom:406px;letter-spacing:-0.11px;}
#t1w_955{left:75px;bottom:383px;}
#t1x_955{left:175px;bottom:383px;letter-spacing:-0.11px;}
#t1y_955{left:175px;bottom:367px;letter-spacing:-0.1px;}
#t1z_955{left:298px;bottom:383px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t20_955{left:298px;bottom:367px;letter-spacing:-0.11px;}
#t21_955{left:75px;bottom:344px;}
#t22_955{left:175px;bottom:344px;letter-spacing:-0.1px;}
#t23_955{left:298px;bottom:344px;letter-spacing:-0.1px;}
#t24_955{left:298px;bottom:327px;letter-spacing:-0.1px;}
#t25_955{left:75px;bottom:304px;}
#t26_955{left:175px;bottom:304px;letter-spacing:-0.09px;}
#t27_955{left:175px;bottom:287px;letter-spacing:-0.13px;}
#t28_955{left:298px;bottom:304px;letter-spacing:-0.11px;}
#t29_955{left:298px;bottom:287px;letter-spacing:-0.12px;}
#t2a_955{left:166px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2b_955{left:252px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2c_955{left:75px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2d_955{left:175px;bottom:1066px;letter-spacing:-0.18px;}
#t2e_955{left:298px;bottom:1066px;letter-spacing:-0.12px;}

.s1_955{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_955{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_955{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_955{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_955{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_955{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts955" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg955Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg955" style="-webkit-user-select: none;"><object width="935" height="1210" data="955/955.svg" type="image/svg+xml" id="pdf955" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_955" class="t s1_955">Vol. 3C </span><span id="t2_955" class="t s1_955">25-13 </span>
<span id="t3_955" class="t s2_955">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_955" class="t s3_955">All other bits in this field are reserved to 0. Software should consult the VMX capability MSR IA32_VMX_PROC- </span>
<span id="t5_955" class="t s3_955">BASED_CTLS2 (see Appendix A.3.3) to determine which bits may be set to 1. Failure to clear reserved bits causes </span>
<span id="t6_955" class="t s3_955">subsequent VM entries to fail (see Section 27.2.1.1). </span>
<span id="t7_955" class="t s3_955">Bit 17 of the primary processor-based VM-execution controls determines whether the tertiary processor-based </span>
<span id="t8_955" class="t s3_955">VM-execution controls are used. If that bit is 0, VM entry and VMX non-root operation function as if all the tertiary </span>
<span id="t9_955" class="t s3_955">processor-based VM-execution controls were 0. Processors that support only the 0-setting of bit 17 of the primary </span>
<span id="ta_955" class="t s3_955">processor-based VM-execution controls do not support the tertiary processor-based VM-execution controls. </span>
<span id="tb_955" class="t s3_955">Table 25-8 lists the tertiary processor-based VM-execution controls. See Chapter 26 for more details of how these </span>
<span id="tc_955" class="t s3_955">controls affect processor behavior in VMX non-root operation. </span>
<span id="td_955" class="t s3_955">All other bits in this field are reserved to 0. Software should consult the VMX capability MSR IA32_VMX_PROC- </span>
<span id="te_955" class="t s3_955">BASED_CTLS3 (see Appendix A.3.4) to determine which bits may be set to 1. Failure to clear reserved bits causes </span>
<span id="tf_955" class="t s3_955">subsequent VM entries to fail (see Section 27.2.1.1). </span>
<span id="tg_955" class="t s4_955">23 </span><span id="th_955" class="t s4_955">Sub-page write </span>
<span id="ti_955" class="t s4_955">permissions for </span>
<span id="tj_955" class="t s4_955">EPT </span>
<span id="tk_955" class="t s4_955">If this control is 1, EPT write permissions may be specified at the granularity of 128 bytes. See </span>
<span id="tl_955" class="t s4_955">Section 29.3.4. </span>
<span id="tm_955" class="t s4_955">24 </span><span id="tn_955" class="t s4_955">Intel PT uses guest </span>
<span id="to_955" class="t s4_955">physical addresses </span>
<span id="tp_955" class="t s4_955">If this control is 1, all output addresses used by Intel Processor Trace are treated as guest- </span>
<span id="tq_955" class="t s4_955">physical addresses and translated using EPT. See Section 26.5.4. </span>
<span id="tr_955" class="t s4_955">25 </span><span id="ts_955" class="t s4_955">Use TSC scaling </span><span id="tt_955" class="t s4_955">This control determines whether executions of RDTSC, executions of RDTSCP, and executions </span>
<span id="tu_955" class="t s4_955">of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by the </span>
<span id="tv_955" class="t s4_955">TSC multiplier field (see Section 25.6.5 and Section 26.3). </span>
<span id="tw_955" class="t s4_955">26 </span><span id="tx_955" class="t s4_955">Enable user wait </span>
<span id="ty_955" class="t s4_955">and pause </span>
<span id="tz_955" class="t s4_955">If this control is 0, any execution of TPAUSE, UMONITOR, or UMWAIT causes a #UD. </span>
<span id="t10_955" class="t s4_955">27 </span><span id="t11_955" class="t s4_955">Enable PCONFIG </span><span id="t12_955" class="t s4_955">If this control is 0, any execution of PCONFIG causes a #UD. </span>
<span id="t13_955" class="t s4_955">28 </span><span id="t14_955" class="t s4_955">Enable ENCLV </span>
<span id="t15_955" class="t s4_955">exiting </span>
<span id="t16_955" class="t s4_955">If this control is 1, executions of ENCLV consult the ENCLV-exiting bitmap to determine whether </span>
<span id="t17_955" class="t s4_955">the instruction causes a VM exit. See Section 25.6.17 and Section 26.1.3. </span>
<span id="t18_955" class="t s4_955">30 </span><span id="t19_955" class="t s4_955">VMM bus-lock </span>
<span id="t1a_955" class="t s4_955">detection </span>
<span id="t1b_955" class="t s4_955">This control determines whether assertion of a bus lock causes a VM exit. See Section 26.2. </span>
<span id="t1c_955" class="t s4_955">31 </span><span id="t1d_955" class="t s4_955">Instruction timeout </span><span id="t1e_955" class="t s4_955">If this control is 1, a VM exit occurs if certain operations prevent the processor from reaching an </span>
<span id="t1f_955" class="t s4_955">instruction boundary within a specified amount of time. See Section 25.6.25 and Section 26.2. </span>
<span id="t1g_955" class="t s5_955">Table 25-8. </span><span id="t1h_955" class="t s5_955">Definitions of Tertiary Processor-Based VM-Execution Controls </span>
<span id="t1i_955" class="t s6_955">Bit Position(s) </span><span id="t1j_955" class="t s6_955">Name </span><span id="t1k_955" class="t s6_955">Description </span>
<span id="t1l_955" class="t s4_955">0 </span><span id="t1m_955" class="t s4_955">LOADIWKEY exiting </span><span id="t1n_955" class="t s4_955">This control determines whether executions of LOADIWKEY cause VM exits. </span>
<span id="t1o_955" class="t s4_955">1 </span><span id="t1p_955" class="t s4_955">Enable HLAT </span><span id="t1q_955" class="t s4_955">This control enables hypervisor-managed linear-address translation. See Section 4.5.1. </span>
<span id="t1r_955" class="t s4_955">2 </span><span id="t1s_955" class="t s4_955">EPT paging-write </span>
<span id="t1t_955" class="t s4_955">control </span>
<span id="t1u_955" class="t s4_955">If this control is 1, EPT permissions can be specified to allow writes only for paging-related </span>
<span id="t1v_955" class="t s4_955">updates. See Section 29.3.3.2. </span>
<span id="t1w_955" class="t s4_955">3 </span><span id="t1x_955" class="t s4_955">Guest-paging </span>
<span id="t1y_955" class="t s4_955">verification </span>
<span id="t1z_955" class="t s4_955">If this control is 1, EPT permissions can be specified to prevent accesses using linear addresses </span>
<span id="t20_955" class="t s4_955">whose translation has certain properties. See Section 29.3.3.2. </span>
<span id="t21_955" class="t s4_955">4 </span><span id="t22_955" class="t s4_955">IPI virtualization </span><span id="t23_955" class="t s4_955">If this control is 1, virtualization of interprocessor interrupts (IPIs) is enabled. See Section </span>
<span id="t24_955" class="t s4_955">30.1.6. </span>
<span id="t25_955" class="t s4_955">7 </span><span id="t26_955" class="t s4_955">Virtualize </span>
<span id="t27_955" class="t s4_955">IA32_SPEC_CTRL </span>
<span id="t28_955" class="t s4_955">If this control is 1, the operation of the RDMSR and WRMSR instructions is changed when </span>
<span id="t29_955" class="t s4_955">accessing the IA32_SPEC_CTRL MSR. See Section 26.3. </span>
<span id="t2a_955" class="t s5_955">Table 25-7. </span><span id="t2b_955" class="t s5_955">Definitions of Secondary Processor-Based VM-Execution Controls (Contd.) </span>
<span id="t2c_955" class="t s6_955">Bit Position(s) </span><span id="t2d_955" class="t s6_955">Name </span><span id="t2e_955" class="t s6_955">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
