# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE0_CV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/User/Desktop/DE0_CV/design {C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:26 on Feb 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/User/Desktop/DE0_CV/design" C:/Users/User/Desktop/DE0_CV/design/DE0_CV.v 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 11:08:26 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Desktop/DE0_CV/design {C:/Users/User/Desktop/DE0_CV/design/student_id.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:26 on Feb 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/DE0_CV/design" C:/Users/User/Desktop/DE0_CV/design/student_id.sv 
# -- Compiling module student_id
# 
# Top level modules:
# 	student_id
# End time: 11:08:26 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Desktop/DE0_CV/design {C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:26 on Feb 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/DE0_CV/design" C:/Users/User/Desktop/DE0_CV/design/seven_segment.sv 
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# End time: 11:08:26 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Desktop/DE0_CV/design {C:/Users/User/Desktop/DE0_CV/design/ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:26 on Feb 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/DE0_CV/design" C:/Users/User/Desktop/DE0_CV/design/ROM.sv 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 11:08:26 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/User/Desktop/DE0_CV/design {C:/Users/User/Desktop/DE0_CV/design/frequency_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:26 on Feb 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/DE0_CV/design" C:/Users/User/Desktop/DE0_CV/design/frequency_divider.sv 
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	frequency_divider
# End time: 11:08:26 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on Feb 22,2023
# vlog -reportprogress 300 ../tb/test_student_id.sv 
# -- Compiling module test_student_id
# 
# Top level modules:
# 	test_student_id
# End time: 11:09:09 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on Feb 22,2023
# vlog -reportprogress 300 ../../design/student_id.sv 
# -- Compiling module student_id
# 
# Top level modules:
# 	student_id
# End time: 11:09:09 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on Feb 22,2023
# vlog -reportprogress 300 ../../design/seven_segment.sv 
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# End time: 11:09:09 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on Feb 22,2023
# vlog -reportprogress 300 ../../design/ROM.sv 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 11:09:09 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on Feb 22,2023
# vlog -reportprogress 300 ../../design/frequency_divider.sv 
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	frequency_divider
# End time: 11:09:09 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on Feb 22,2023
# vlog -reportprogress 300 ../../design/DE0_CV.v 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 11:09:09 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
pwd
# C:/Users/User/Desktop/DE0_CV/simulation/modelsim
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:01 on Feb 22,2023
# vlog -reportprogress 300 ../tb/test_student_id.sv 
# -- Compiling module test_student_id
# 
# Top level modules:
# 	test_student_id
# End time: 11:14:01 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:01 on Feb 22,2023
# vlog -reportprogress 300 ../../design/student_id.sv 
# -- Compiling module student_id
# 
# Top level modules:
# 	student_id
# End time: 11:14:01 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:01 on Feb 22,2023
# vlog -reportprogress 300 ../../design/seven_segment.sv 
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# End time: 11:14:01 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:01 on Feb 22,2023
# vlog -reportprogress 300 ../../design/ROM.sv 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 11:14:01 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:01 on Feb 22,2023
# vlog -reportprogress 300 ../../design/frequency_divider.sv 
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	frequency_divider
# End time: 11:14:01 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:01 on Feb 22,2023
# vlog -reportprogress 300 ../../design/DE0_CV.v 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 11:14:01 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -voptargs="+acc" work.test_student_id 
# Start time: 11:15:00 on Feb 22,2023
# Loading sv_std.std
# Loading work.test_student_id
# Loading work.student_id
# Loading work.frequency_divider
# Loading work.ROM
# Loading work.seven_segment
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../tb/test_student_id.sv(18)
#    Time: 1010 ps  Iteration: 0  Instance: /test_student_id
# Break in Module test_student_id at ../tb/test_student_id.sv line 18
add wave -position 1  sim:/test_student_id/clk
quit -sim
# End time: 11:16:14 on Feb 22,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
so sim.do
# ambiguous command name "so": socket source source_examine_popup source_highlight_errors source_select_all
do sim.do
# vsim -voptargs="+acc" work.test_student_id 
# Start time: 11:16:27 on Feb 22,2023
# Loading sv_std.std
# Loading work.test_student_id
# Loading work.student_id
# Loading work.frequency_divider
# Loading work.ROM
# Loading work.seven_segment
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../tb/test_student_id.sv(18)
#    Time: 1010 ps  Iteration: 0  Instance: /test_student_id
# Break in Module test_student_id at ../tb/test_student_id.sv line 18
add wave -position 3  sim:/test_student_id/seven_seg
quit -sim
# End time: 11:18:55 on Feb 22,2023, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
do sim.do
# vsim -voptargs="+acc" work.test_student_id 
# Start time: 11:19:01 on Feb 22,2023
# Loading sv_std.std
# Loading work.test_student_id
# Loading work.student_id
# Loading work.frequency_divider
# Loading work.ROM
# Loading work.seven_segment
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Error: Bad -radix option "Hexdecimal". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# Executing ONERROR command at macro ./wave.do line 11
# ** Note: $stop    : ../tb/test_student_id.sv(18)
#    Time: 1010 ps  Iteration: 0  Instance: /test_student_id
# Break in Module test_student_id at ../tb/test_student_id.sv line 18
do sim.do
# End time: 11:20:05 on Feb 22,2023, Elapsed time: 0:01:04
# Errors: 3, Warnings: 0
# vsim -voptargs="+acc" work.test_student_id 
# Start time: 11:20:05 on Feb 22,2023
# Loading sv_std.std
# Loading work.test_student_id
# Loading work.student_id
# Loading work.frequency_divider
# Loading work.ROM
# Loading work.seven_segment
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../tb/test_student_id.sv(18)
#    Time: 1010 ps  Iteration: 0  Instance: /test_student_id
# Break in Module test_student_id at ../tb/test_student_id.sv line 18
# End time: 11:23:54 on Feb 22,2023, Elapsed time: 0:03:49
# Errors: 0, Warnings: 0
