Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 19:22:26 2024
| Host         : eecs-digital-45 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     70.059        0.000                      0                16327        0.054        0.000                      0                16327        2.000        0.000                       0                  6035  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
gclk                  {0.000 4.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       70.059        0.000                      0                16327        0.054        0.000                      0                16327       49.500        0.000                       0                  6031  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       70.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.059ns  (required time - arrival time)
  Source:                 keychain/expmod/modulus_block/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keychain/expmod/modulus_block/intermediate_reg[31][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.239ns  (logic 3.222ns (11.019%)  route 26.017ns (88.981%))
  Logic Levels:           17  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 98.412 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, routed)        1.726    -0.803    keychain/expmod/modulus_block/clk_out1
    SLICE_X14Y121        FDRE                                         r  keychain/expmod/modulus_block/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_fdre_C_Q)         0.518    -0.285 r  keychain/expmod/modulus_block/index_reg[0]/Q
                         net (fo=1086, routed)       14.645    14.361    keychain/expmod/modulus_block/index[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.485 r  keychain/expmod/modulus_block/intermediate[64][9]_i_28/O
                         net (fo=1, routed)           0.000    14.485    keychain/expmod/modulus_block/intermediate[64][9]_i_28_n_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    14.699 r  keychain/expmod/modulus_block/intermediate_reg[64][9]_i_12/O
                         net (fo=1, routed)           0.958    15.657    keychain/expmod/modulus_block/intermediate_reg[64][9]_i_12_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.297    15.954 r  keychain/expmod/modulus_block/intermediate[64][9]_i_4/O
                         net (fo=1, routed)           1.186    17.139    keychain/expmod/modulus_block/intermediate[64][9]_i_4_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124    17.263 r  keychain/expmod/modulus_block/intermediate[64][9]_i_2/O
                         net (fo=5, routed)           1.365    18.628    keychain/expmod/modulus_block/intermediate[64][9]_i_2_n_0
    SLICE_X26Y101        LUT4 (Prop_lut4_I2_O)        0.124    18.752 r  keychain/expmod/modulus_block/intermediate[64][63]_i_120/O
                         net (fo=1, routed)           0.000    18.752    keychain/expmod/modulus_block/intermediate[64][63]_i_120_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_103/CO[3]
                         net (fo=1, routed)           0.000    19.284    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_103_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.398    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_94_n_0
    SLICE_X26Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.512    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_85_n_0
    SLICE_X26Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.626    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_76_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.740 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_67/CO[3]
                         net (fo=1, routed)           0.000    19.740    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_67_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.854 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_58/CO[3]
                         net (fo=1, routed)           0.000    19.854    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_58_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.968 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.968    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_53_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.082    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_48_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.196 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.196    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_27_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.310 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.310    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_14_n_0
    SLICE_X26Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.424 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_7/CO[3]
                         net (fo=64, routed)          3.594    24.018    keychain/expmod/modulus_block/intermediate_reg[64][63]_i_7_n_0
    SLICE_X29Y96         LUT3 (Prop_lut3_I2_O)        0.149    24.167 r  keychain/expmod/modulus_block/intermediate[64][6]_i_1/O
                         net (fo=64, routed)          4.270    28.437    keychain/expmod/modulus_block/intermediate1_in[6]
    SLICE_X33Y80         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   101.370 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.532    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.311 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.898    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.989 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, routed)        1.424    98.412    keychain/expmod/modulus_block/clk_out1
    SLICE_X33Y80         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[31][6]/C
                         clock pessimism              0.489    98.902    
                         clock uncertainty           -0.140    98.762    
    SLICE_X33Y80         FDRE (Setup_fdre_C_D)       -0.266    98.496    keychain/expmod/modulus_block/intermediate_reg[31][6]
  -------------------------------------------------------------------
                         required time                         98.496    
                         arrival time                         -28.437    
  -------------------------------------------------------------------
                         slack                                 70.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 keychain/expmod/multiplier/result_1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keychain/expmod/multiplier/result_1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.355ns (69.369%)  route 0.157ns (30.631%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, routed)        0.565    -0.634    keychain/expmod/multiplier/clk_out1
    SLICE_X11Y99         FDRE                                         r  keychain/expmod/multiplier/result_1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  keychain/expmod/multiplier/result_1_reg[26]/Q
                         net (fo=2, routed)           0.156    -0.337    keychain/expmod/multiplier/result_1_reg[26]
    SLICE_X11Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.292 r  keychain/expmod/multiplier/result_1[24]_i_7/O
                         net (fo=1, routed)           0.000    -0.292    keychain/expmod/multiplier/result_1[24]_i_7_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.177 r  keychain/expmod/multiplier/result_1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.176    keychain/expmod/multiplier/result_1_reg[24]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.122 r  keychain/expmod/multiplier/result_1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.122    keychain/expmod/multiplier/result_1_reg[28]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  keychain/expmod/multiplier/result_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=6029, routed)        0.922    -0.784    keychain/expmod/multiplier/clk_out1
    SLICE_X11Y100        FDRE                                         r  keychain/expmod/multiplier/result_1_reg[28]/C
                         clock pessimism              0.503    -0.282    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105    -0.177    keychain/expmod/multiplier/result_1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock_wizard/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y69      led_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clock_wizard/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN



