module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 5'h1
    output reg [4:0] q
); 
    wire [1:0]feedback;
    assign feedback = { (q[0]^1'b0), (q[0]^q[3])};
    always @(posedge clk) begin
        if(reset) q <= 5'b1;
        else begin
            q <= {feedback[1], q[4], feedback[0], q[2:1] };
        end
    end
endmodule
