{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 17:27:59 2018 " "Info: Processing started: Tue Sep 11 17:27:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 168 24 192 184 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pulse " "Info: Assuming node \"pulse\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 208 24 192 224 "pulse" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "k\[2\] " "Info: Assuming node \"k\[2\]\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "k\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "k\[1\] " "Info: Assuming node \"k\[1\]\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "k\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "k\[0\] " "Info: Assuming node \"k\[0\]\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "k\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100k " "Info: Assuming node \"clk100k\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 448 32 200 464 "clk100k" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100k" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~500 " "Info: Detected gated clock \"chooseone:inst\|output~500\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~500" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~499 " "Info: Detected gated clock \"chooseone:inst\|output~499\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~499" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~498 " "Info: Detected gated clock \"chooseone:inst\|output~498\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~498" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~497 " "Info: Detected gated clock \"chooseone:inst\|output~497\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~497" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~496 " "Info: Detected gated clock \"chooseone:inst\|output~496\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~496" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~495 " "Info: Detected gated clock \"chooseone:inst\|output~495\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~495" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~494 " "Info: Detected gated clock \"chooseone:inst\|output~494\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~494" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~493 " "Info: Detected gated clock \"chooseone:inst\|output~493\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~493" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~492 " "Info: Detected gated clock \"chooseone:inst\|output~492\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~492" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~491 " "Info: Detected gated clock \"chooseone:inst\|output~491\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~491" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~490 " "Info: Detected gated clock \"chooseone:inst\|output~490\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~490" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~489 " "Info: Detected gated clock \"chooseone:inst\|output~489\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~489" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~488 " "Info: Detected gated clock \"chooseone:inst\|output~488\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~488" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~487 " "Info: Detected gated clock \"chooseone:inst\|output~487\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~487" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~486 " "Info: Detected gated clock \"chooseone:inst\|output~486\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~486" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~485 " "Info: Detected gated clock \"chooseone:inst\|output~485\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~485" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~484 " "Info: Detected gated clock \"chooseone:inst\|output~484\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~484" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~483 " "Info: Detected gated clock \"chooseone:inst\|output~483\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~483" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~482 " "Info: Detected gated clock \"chooseone:inst\|output~482\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~482" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~481 " "Info: Detected gated clock \"chooseone:inst\|output~481\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~481" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~292 " "Info: Detected gated clock \"chooseone:inst\|output~292\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~292" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~291 " "Info: Detected gated clock \"chooseone:inst\|output~291\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~291" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~290 " "Info: Detected gated clock \"chooseone:inst\|output~290\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~290" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "chooseone:inst\|output~289 " "Info: Detected gated clock \"chooseone:inst\|output~289\" as buffer" {  } { { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "chooseone:inst\|output~289" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register test:inst2\|alarm1\[0\] register test:inst2\|l1\[6\] 17.24 MHz 58.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 17.24 MHz between source register \"test:inst2\|alarm1\[0\]\" and destination register \"test:inst2\|l1\[6\]\" (period= 58.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst2\|alarm1\[0\] 1 REG LC105 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC105; Fanout = 29; REG Node = 'test:inst2\|alarm1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst2|alarm1[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns test:inst2\|l1~116 2 COMB SEXP80 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP80; Fanout = 1; COMB Node = 'test:inst2\|l1~116'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { test:inst2|alarm1[0] test:inst2|l1~116 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns test:inst2\|l1\[6\] 3 REG LC67 1 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC67; Fanout = 1; REG Node = 'test:inst2\|l1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { test:inst2|l1~116 test:inst2|l1[6] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 87.50 % ) " "Info: Total cell delay = 14.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm1[0] test:inst2|l1~116 test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm1[0] {} test:inst2|l1~116 {} test:inst2|l1[6] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.000 ns - Smallest " "Info: - Smallest clock skew is -8.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 42 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 42; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 168 24 192 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns test:inst2\|l1\[6\] 2 REG LC67 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC67; Fanout = 1; REG Node = 'test:inst2\|l1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk test:inst2|l1[6] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} test:inst2|l1[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 18.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 42 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 42; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 168 24 192 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~289 2 COMB SEXP97 8 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP97; Fanout = 8; COMB Node = 'chooseone:inst\|output~289'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk chooseone:inst|output~289 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|alarm1\[0\] 3 REG LC105 29 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC105; Fanout = 29; REG Node = 'test:inst2\|alarm1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~289 test:inst2|alarm1[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { clk chooseone:inst|output~289 test:inst2|alarm1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { clk {} clk~out {} chooseone:inst|output~289 {} test:inst2|alarm1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} test:inst2|l1[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { clk chooseone:inst|output~289 test:inst2|alarm1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { clk {} clk~out {} chooseone:inst|output~289 {} test:inst2|alarm1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 166 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm1[0] test:inst2|l1~116 test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm1[0] {} test:inst2|l1~116 {} test:inst2|l1[6] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} test:inst2|l1[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { clk chooseone:inst|output~289 test:inst2|alarm1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { clk {} clk~out {} chooseone:inst|output~289 {} test:inst2|alarm1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pulse register test:inst2\|alarm6\[0\] register test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 47.62 MHz 21.0 ns Internal " "Info: Clock \"pulse\" has Internal fmax of 47.62 MHz between source register \"test:inst2\|alarm6\[0\]\" and destination register \"test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]\" (period= 21.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst2\|alarm6\[0\] 1 REG LC47 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63 2 COMB SEXP33 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 87.50 % ) " "Info: Total cell delay = 14.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 18.000 ns + Shortest register " "Info: + Shortest clock path from clock \"pulse\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns pulse 1 CLK PIN_60 18 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 18; CLK Node = 'pulse'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 208 24 192 224 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~488 2 COMB SEXP38 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP38; Fanout = 7; COMB Node = 'chooseone:inst\|output~488'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pulse chooseone:inst|output~488 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~488 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse source 18.000 ns - Longest register " "Info: - Longest clock path from clock \"pulse\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns pulse 1 CLK PIN_60 18 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 18; CLK Node = 'pulse'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 208 24 192 224 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~488 2 COMB SEXP38 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP38; Fanout = 7; COMB Node = 'chooseone:inst\|output~488'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pulse chooseone:inst|output~488 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|alarm6\[0\] 3 REG LC47 9 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~488 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~488 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~488 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~488 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~488 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "k\[2\] register test:inst2\|alarm6\[0\] register test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 47.62 MHz 21.0 ns Internal " "Info: Clock \"k\[2\]\" has Internal fmax of 47.62 MHz between source register \"test:inst2\|alarm6\[0\]\" and destination register \"test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]\" (period= 21.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst2\|alarm6\[0\] 1 REG LC47 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63 2 COMB SEXP33 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 87.50 % ) " "Info: Total cell delay = 14.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[2\] destination 18.000 ns + Shortest register " "Info: + Shortest clock path from clock \"k\[2\]\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[2\] 1 CLK PIN_80 183 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 183; CLK Node = 'k\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~488 2 COMB SEXP38 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP38; Fanout = 7; COMB Node = 'chooseone:inst\|output~488'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[2] chooseone:inst|output~488 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[2] chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[2] {} k[2]~out {} chooseone:inst|output~488 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[2\] source 18.000 ns - Longest register " "Info: - Longest clock path from clock \"k\[2\]\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[2\] 1 CLK PIN_80 183 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 183; CLK Node = 'k\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~488 2 COMB SEXP38 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP38; Fanout = 7; COMB Node = 'chooseone:inst\|output~488'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[2] chooseone:inst|output~488 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|alarm6\[0\] 3 REG LC47 9 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[2] chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[2] {} k[2]~out {} chooseone:inst|output~488 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[2] chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[2] {} k[2]~out {} chooseone:inst|output~488 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[2] chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[2] {} k[2]~out {} chooseone:inst|output~488 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[2] chooseone:inst|output~488 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[2] {} k[2]~out {} chooseone:inst|output~488 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[2] chooseone:inst|output~488 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[2] {} k[2]~out {} chooseone:inst|output~488 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "k\[1\] register test:inst2\|alarm6\[0\] register test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 47.62 MHz 21.0 ns Internal " "Info: Clock \"k\[1\]\" has Internal fmax of 47.62 MHz between source register \"test:inst2\|alarm6\[0\]\" and destination register \"test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]\" (period= 21.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst2\|alarm6\[0\] 1 REG LC47 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63 2 COMB SEXP33 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 87.50 % ) " "Info: Total cell delay = 14.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[1\] destination 18.000 ns + Shortest register " "Info: + Shortest clock path from clock \"k\[1\]\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[1\] 1 CLK PIN_81 130 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 130; CLK Node = 'k\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~487 2 COMB SEXP37 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 7; COMB Node = 'chooseone:inst\|output~487'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[1] chooseone:inst|output~487 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~487 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[1] chooseone:inst|output~487 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[1] {} k[1]~out {} chooseone:inst|output~487 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[1\] source 18.000 ns - Longest register " "Info: - Longest clock path from clock \"k\[1\]\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[1\] 1 CLK PIN_81 130 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 130; CLK Node = 'k\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~487 2 COMB SEXP37 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP37; Fanout = 7; COMB Node = 'chooseone:inst\|output~487'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[1] chooseone:inst|output~487 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|alarm6\[0\] 3 REG LC47 9 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~487 test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[1] chooseone:inst|output~487 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[1] {} k[1]~out {} chooseone:inst|output~487 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[1] chooseone:inst|output~487 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[1] {} k[1]~out {} chooseone:inst|output~487 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[1] chooseone:inst|output~487 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[1] {} k[1]~out {} chooseone:inst|output~487 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[1] chooseone:inst|output~487 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[1] {} k[1]~out {} chooseone:inst|output~487 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[1] chooseone:inst|output~487 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[1] {} k[1]~out {} chooseone:inst|output~487 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "k\[0\] register test:inst2\|alarm6\[0\] register test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 47.62 MHz 21.0 ns Internal " "Info: Clock \"k\[0\]\" has Internal fmax of 47.62 MHz between source register \"test:inst2\|alarm6\[0\]\" and destination register \"test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]\" (period= 21.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst2\|alarm6\[0\] 1 REG LC47 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63 2 COMB SEXP33 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 87.50 % ) " "Info: Total cell delay = 14.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[0\] destination 18.000 ns + Shortest register " "Info: + Shortest clock path from clock \"k\[0\]\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[0\] 1 CLK PIN_54 130 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 130; CLK Node = 'k\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~486 2 COMB SEXP36 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP36; Fanout = 7; COMB Node = 'chooseone:inst\|output~486'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[0] chooseone:inst|output~486 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\] 3 REG LC44 13 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC44; Fanout = 13; REG Node = 'test:inst2\|lpm_counter:alarm5_rtl_2\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~486 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] chooseone:inst|output~486 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} chooseone:inst|output~486 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[0\] source 18.000 ns - Longest register " "Info: - Longest clock path from clock \"k\[0\]\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[0\] 1 CLK PIN_54 130 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 130; CLK Node = 'k\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~486 2 COMB SEXP36 7 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP36; Fanout = 7; COMB Node = 'chooseone:inst\|output~486'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[0] chooseone:inst|output~486 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|alarm6\[0\] 3 REG LC47 9 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC47; Fanout = 9; REG Node = 'test:inst2\|alarm6\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~486 test:inst2|alarm6[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] chooseone:inst|output~486 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} chooseone:inst|output~486 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] chooseone:inst|output~486 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} chooseone:inst|output~486 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] chooseone:inst|output~486 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} chooseone:inst|output~486 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { test:inst2|alarm6[0] test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { test:inst2|alarm6[0] {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2]~63 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] chooseone:inst|output~486 test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} chooseone:inst|output~486 {} test:inst2|lpm_counter:alarm5_rtl_2|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] chooseone:inst|output~486 test:inst2|alarm6[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} chooseone:inst|output~486 {} test:inst2|alarm6[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100k register test:inst2\|lpm_counter:cnt_rtl_0\|dffs\[0\] register test:inst2\|freqout 43.48 MHz 23.0 ns Internal " "Info: Clock \"clk100k\" has Internal fmax of 43.48 MHz between source register \"test:inst2\|lpm_counter:cnt_rtl_0\|dffs\[0\]\" and destination register \"test:inst2\|freqout\" (period= 23.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.000 ns + Longest register register " "Info: + Longest register to register delay is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst2\|lpm_counter:cnt_rtl_0\|dffs\[0\] 1 REG LC93 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC93; Fanout = 48; REG Node = 'test:inst2\|lpm_counter:cnt_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst2|lpm_counter:cnt_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns test:inst2\|Equal22~20 2 COMB LC1 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC1; Fanout = 1; COMB Node = 'test:inst2\|Equal22~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { test:inst2|lpm_counter:cnt_rtl_0|dffs[0] test:inst2|Equal22~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 10.000 ns test:inst2\|Equal22~19 3 COMB LC2 2 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 10.000 ns; Loc. = LC2; Fanout = 2; COMB Node = 'test:inst2\|Equal22~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { test:inst2|Equal22~20 test:inst2|Equal22~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|freqout 4 REG LC80 3 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC80; Fanout = 3; REG Node = 'test:inst2\|freqout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { test:inst2|Equal22~19 test:inst2|freqout } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 77.78 % ) " "Info: Total cell delay = 14.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 4.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { test:inst2|lpm_counter:cnt_rtl_0|dffs[0] test:inst2|Equal22~20 test:inst2|Equal22~19 test:inst2|freqout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { test:inst2|lpm_counter:cnt_rtl_0|dffs[0] {} test:inst2|Equal22~20 {} test:inst2|Equal22~19 {} test:inst2|freqout {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100k destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100k\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk100k 1 CLK PIN_56 9 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 9; CLK Node = 'clk100k'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100k } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 448 32 200 464 "clk100k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns test:inst2\|freqout 2 REG LC80 3 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC80; Fanout = 3; REG Node = 'test:inst2\|freqout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk100k test:inst2|freqout } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|freqout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|freqout {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100k source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"clk100k\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk100k 1 CLK PIN_56 9 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 9; CLK Node = 'clk100k'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100k } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 448 32 200 464 "clk100k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns test:inst2\|lpm_counter:cnt_rtl_0\|dffs\[0\] 2 REG LC93 48 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC93; Fanout = 48; REG Node = 'test:inst2\|lpm_counter:cnt_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk100k test:inst2|lpm_counter:cnt_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|lpm_counter:cnt_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|lpm_counter:cnt_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|freqout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|freqout {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|lpm_counter:cnt_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|lpm_counter:cnt_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 210 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { test:inst2|lpm_counter:cnt_rtl_0|dffs[0] test:inst2|Equal22~20 test:inst2|Equal22~19 test:inst2|freqout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { test:inst2|lpm_counter:cnt_rtl_0|dffs[0] {} test:inst2|Equal22~20 {} test:inst2|Equal22~19 {} test:inst2|freqout {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|freqout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|freqout {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|lpm_counter:cnt_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|lpm_counter:cnt_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "test:inst2\|l1\[6\] k\[0\] clk 12.000 ns register " "Info: tsu for register \"test:inst2\|l1\[6\]\" (data pin = \"k\[0\]\", clock pin = \"clk\") is 12.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.000 ns + Longest pin register " "Info: + Longest pin to register delay is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[0\] 1 CLK PIN_54 130 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 130; CLK Node = 'k\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns test:inst2\|l1~112 2 COMB SEXP76 10 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP76; Fanout = 10; COMB Node = 'test:inst2\|l1~112'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[0] test:inst2|l1~112 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|l1\[6\] 3 REG LC67 1 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC67; Fanout = 1; REG Node = 'test:inst2\|l1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { test:inst2|l1~112 test:inst2|l1[6] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] test:inst2|l1~112 test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} test:inst2|l1~112 {} test:inst2|l1[6] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 42 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 42; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 168 24 192 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns test:inst2\|l1\[6\] 2 REG LC67 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC67; Fanout = 1; REG Node = 'test:inst2\|l1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk test:inst2|l1[6] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} test:inst2|l1[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { k[0] test:inst2|l1~112 test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { k[0] {} k[0]~out {} test:inst2|l1~112 {} test:inst2|l1[6] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk test:inst2|l1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} test:inst2|l1[6] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100k final test:inst2\|freqout 15.000 ns register " "Info: tco from clock \"clk100k\" to destination pin \"final\" through register \"test:inst2\|freqout\" is 15.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100k source 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk100k\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk100k 1 CLK PIN_56 9 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 9; CLK Node = 'clk100k'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100k } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 448 32 200 464 "clk100k" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns test:inst2\|freqout 2 REG LC80 3 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC80; Fanout = 3; REG Node = 'test:inst2\|freqout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk100k test:inst2|freqout } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|freqout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|freqout {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 210 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register pin " "Info: + Longest register to pin delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst2\|freqout 1 REG LC80 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC80; Fanout = 3; REG Node = 'test:inst2\|freqout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst2|freqout } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 4.000 ns final 2 PIN PIN_52 0 " "Info: 2: + IC(0.000 ns) + CELL(4.000 ns) = 4.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'final'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { test:inst2|freqout final } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 128 1000 1176 144 "final" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 100.00 % ) " "Info: Total cell delay = 4.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { test:inst2|freqout final } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { test:inst2|freqout {} final {} } { 0.000ns 0.000ns } { 0.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk100k test:inst2|freqout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk100k {} clk100k~out {} test:inst2|freqout {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { test:inst2|freqout final } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { test:inst2|freqout {} final {} } { 0.000ns 0.000ns } { 0.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "test:inst2\|alarm1\[0\] k\[0\] pulse 12.000 ns register " "Info: th for register \"test:inst2\|alarm1\[0\]\" (data pin = \"k\[0\]\", clock pin = \"pulse\") is 12.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 18.000 ns + Longest register " "Info: + Longest clock path from clock \"pulse\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns pulse 1 CLK PIN_60 18 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 18; CLK Node = 'pulse'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 208 24 192 224 "pulse" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns chooseone:inst\|output~292 2 COMB SEXP104 8 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP104; Fanout = 8; COMB Node = 'chooseone:inst\|output~292'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pulse chooseone:inst|output~292 } "NODE_NAME" } } { "chooseone.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/chooseone.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns test:inst2\|alarm1\[0\] 3 REG LC105 29 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC105; Fanout = 29; REG Node = 'test:inst2\|alarm1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { chooseone:inst|output~292 test:inst2|alarm1[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~292 test:inst2|alarm1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~292 {} test:inst2|alarm1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns k\[0\] 1 CLK PIN_54 130 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 130; CLK Node = 'k\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/zyq2/test2/Block1.bdf" { { 248 32 200 264 "k\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns test:inst2\|alarm1\[0\] 2 REG LC105 29 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC105; Fanout = 29; REG Node = 'test:inst2\|alarm1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { k[0] test:inst2|alarm1[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/zyq2/test2/test.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[0] test:inst2|alarm1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { k[0] {} k[0]~out {} test:inst2|alarm1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { pulse chooseone:inst|output~292 test:inst2|alarm1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { pulse {} pulse~out {} chooseone:inst|output~292 {} test:inst2|alarm1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { k[0] test:inst2|alarm1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { k[0] {} k[0]~out {} test:inst2|alarm1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 17:28:00 2018 " "Info: Processing ended: Tue Sep 11 17:28:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
