
mouse2019_check.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005678  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08005800  08005800  00015800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005890  08005890  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005890  08005890  00015890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005898  08005898  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005898  08005898  00015898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800589c  0800589c  0001589c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080058a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  20000074  08005914  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  08005914  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d31c  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e2a  00000000  00000000  0002d3c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d40  00000000  00000000  0002f1f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c60  00000000  00000000  0002ff30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020943  00000000  00000000  00030b90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009cd7  00000000  00000000  000514d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4201  00000000  00000000  0005b1aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011f3ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e98  00000000  00000000  0011f428  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000074 	.word	0x20000074
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080057e8 	.word	0x080057e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000078 	.word	0x20000078
 80001c4:	080057e8 	.word	0x080057e8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_uldivmod>:
 8000a04:	b953      	cbnz	r3, 8000a1c <__aeabi_uldivmod+0x18>
 8000a06:	b94a      	cbnz	r2, 8000a1c <__aeabi_uldivmod+0x18>
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	bf08      	it	eq
 8000a0c:	2800      	cmpeq	r0, #0
 8000a0e:	bf1c      	itt	ne
 8000a10:	f04f 31ff 	movne.w	r1, #4294967295
 8000a14:	f04f 30ff 	movne.w	r0, #4294967295
 8000a18:	f000 b972 	b.w	8000d00 <__aeabi_idiv0>
 8000a1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a24:	f000 f806 	bl	8000a34 <__udivmoddi4>
 8000a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a30:	b004      	add	sp, #16
 8000a32:	4770      	bx	lr

08000a34 <__udivmoddi4>:
 8000a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a38:	9e08      	ldr	r6, [sp, #32]
 8000a3a:	4604      	mov	r4, r0
 8000a3c:	4688      	mov	r8, r1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d14b      	bne.n	8000ada <__udivmoddi4+0xa6>
 8000a42:	428a      	cmp	r2, r1
 8000a44:	4615      	mov	r5, r2
 8000a46:	d967      	bls.n	8000b18 <__udivmoddi4+0xe4>
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	b14a      	cbz	r2, 8000a62 <__udivmoddi4+0x2e>
 8000a4e:	f1c2 0720 	rsb	r7, r2, #32
 8000a52:	fa01 f302 	lsl.w	r3, r1, r2
 8000a56:	fa20 f707 	lsr.w	r7, r0, r7
 8000a5a:	4095      	lsls	r5, r2
 8000a5c:	ea47 0803 	orr.w	r8, r7, r3
 8000a60:	4094      	lsls	r4, r2
 8000a62:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a66:	0c23      	lsrs	r3, r4, #16
 8000a68:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a6c:	fa1f fc85 	uxth.w	ip, r5
 8000a70:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a74:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a78:	fb07 f10c 	mul.w	r1, r7, ip
 8000a7c:	4299      	cmp	r1, r3
 8000a7e:	d909      	bls.n	8000a94 <__udivmoddi4+0x60>
 8000a80:	18eb      	adds	r3, r5, r3
 8000a82:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a86:	f080 811b 	bcs.w	8000cc0 <__udivmoddi4+0x28c>
 8000a8a:	4299      	cmp	r1, r3
 8000a8c:	f240 8118 	bls.w	8000cc0 <__udivmoddi4+0x28c>
 8000a90:	3f02      	subs	r7, #2
 8000a92:	442b      	add	r3, r5
 8000a94:	1a5b      	subs	r3, r3, r1
 8000a96:	b2a4      	uxth	r4, r4
 8000a98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000aa0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aa4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aa8:	45a4      	cmp	ip, r4
 8000aaa:	d909      	bls.n	8000ac0 <__udivmoddi4+0x8c>
 8000aac:	192c      	adds	r4, r5, r4
 8000aae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ab2:	f080 8107 	bcs.w	8000cc4 <__udivmoddi4+0x290>
 8000ab6:	45a4      	cmp	ip, r4
 8000ab8:	f240 8104 	bls.w	8000cc4 <__udivmoddi4+0x290>
 8000abc:	3802      	subs	r0, #2
 8000abe:	442c      	add	r4, r5
 8000ac0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ac4:	eba4 040c 	sub.w	r4, r4, ip
 8000ac8:	2700      	movs	r7, #0
 8000aca:	b11e      	cbz	r6, 8000ad4 <__udivmoddi4+0xa0>
 8000acc:	40d4      	lsrs	r4, r2
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ad4:	4639      	mov	r1, r7
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d909      	bls.n	8000af2 <__udivmoddi4+0xbe>
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	f000 80eb 	beq.w	8000cba <__udivmoddi4+0x286>
 8000ae4:	2700      	movs	r7, #0
 8000ae6:	e9c6 0100 	strd	r0, r1, [r6]
 8000aea:	4638      	mov	r0, r7
 8000aec:	4639      	mov	r1, r7
 8000aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af2:	fab3 f783 	clz	r7, r3
 8000af6:	2f00      	cmp	r7, #0
 8000af8:	d147      	bne.n	8000b8a <__udivmoddi4+0x156>
 8000afa:	428b      	cmp	r3, r1
 8000afc:	d302      	bcc.n	8000b04 <__udivmoddi4+0xd0>
 8000afe:	4282      	cmp	r2, r0
 8000b00:	f200 80fa 	bhi.w	8000cf8 <__udivmoddi4+0x2c4>
 8000b04:	1a84      	subs	r4, r0, r2
 8000b06:	eb61 0303 	sbc.w	r3, r1, r3
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	4698      	mov	r8, r3
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d0e0      	beq.n	8000ad4 <__udivmoddi4+0xa0>
 8000b12:	e9c6 4800 	strd	r4, r8, [r6]
 8000b16:	e7dd      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000b18:	b902      	cbnz	r2, 8000b1c <__udivmoddi4+0xe8>
 8000b1a:	deff      	udf	#255	; 0xff
 8000b1c:	fab2 f282 	clz	r2, r2
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	f040 808f 	bne.w	8000c44 <__udivmoddi4+0x210>
 8000b26:	1b49      	subs	r1, r1, r5
 8000b28:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b2c:	fa1f f885 	uxth.w	r8, r5
 8000b30:	2701      	movs	r7, #1
 8000b32:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b36:	0c23      	lsrs	r3, r4, #16
 8000b38:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b40:	fb08 f10c 	mul.w	r1, r8, ip
 8000b44:	4299      	cmp	r1, r3
 8000b46:	d907      	bls.n	8000b58 <__udivmoddi4+0x124>
 8000b48:	18eb      	adds	r3, r5, r3
 8000b4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x122>
 8000b50:	4299      	cmp	r1, r3
 8000b52:	f200 80cd 	bhi.w	8000cf0 <__udivmoddi4+0x2bc>
 8000b56:	4684      	mov	ip, r0
 8000b58:	1a59      	subs	r1, r3, r1
 8000b5a:	b2a3      	uxth	r3, r4
 8000b5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b60:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b64:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b68:	fb08 f800 	mul.w	r8, r8, r0
 8000b6c:	45a0      	cmp	r8, r4
 8000b6e:	d907      	bls.n	8000b80 <__udivmoddi4+0x14c>
 8000b70:	192c      	adds	r4, r5, r4
 8000b72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b76:	d202      	bcs.n	8000b7e <__udivmoddi4+0x14a>
 8000b78:	45a0      	cmp	r8, r4
 8000b7a:	f200 80b6 	bhi.w	8000cea <__udivmoddi4+0x2b6>
 8000b7e:	4618      	mov	r0, r3
 8000b80:	eba4 0408 	sub.w	r4, r4, r8
 8000b84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b88:	e79f      	b.n	8000aca <__udivmoddi4+0x96>
 8000b8a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b8e:	40bb      	lsls	r3, r7
 8000b90:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b94:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b98:	fa01 f407 	lsl.w	r4, r1, r7
 8000b9c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ba0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ba4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ba8:	4325      	orrs	r5, r4
 8000baa:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bae:	0c2c      	lsrs	r4, r5, #16
 8000bb0:	fb08 3319 	mls	r3, r8, r9, r3
 8000bb4:	fa1f fa8e 	uxth.w	sl, lr
 8000bb8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bbc:	fb09 f40a 	mul.w	r4, r9, sl
 8000bc0:	429c      	cmp	r4, r3
 8000bc2:	fa02 f207 	lsl.w	r2, r2, r7
 8000bc6:	fa00 f107 	lsl.w	r1, r0, r7
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b0>
 8000bcc:	eb1e 0303 	adds.w	r3, lr, r3
 8000bd0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000bd4:	f080 8087 	bcs.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bd8:	429c      	cmp	r4, r3
 8000bda:	f240 8084 	bls.w	8000ce6 <__udivmoddi4+0x2b2>
 8000bde:	f1a9 0902 	sub.w	r9, r9, #2
 8000be2:	4473      	add	r3, lr
 8000be4:	1b1b      	subs	r3, r3, r4
 8000be6:	b2ad      	uxth	r5, r5
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000bf4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000bf8:	45a2      	cmp	sl, r4
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1da>
 8000bfc:	eb1e 0404 	adds.w	r4, lr, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c04:	d26b      	bcs.n	8000cde <__udivmoddi4+0x2aa>
 8000c06:	45a2      	cmp	sl, r4
 8000c08:	d969      	bls.n	8000cde <__udivmoddi4+0x2aa>
 8000c0a:	3802      	subs	r0, #2
 8000c0c:	4474      	add	r4, lr
 8000c0e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c12:	fba0 8902 	umull	r8, r9, r0, r2
 8000c16:	eba4 040a 	sub.w	r4, r4, sl
 8000c1a:	454c      	cmp	r4, r9
 8000c1c:	46c2      	mov	sl, r8
 8000c1e:	464b      	mov	r3, r9
 8000c20:	d354      	bcc.n	8000ccc <__udivmoddi4+0x298>
 8000c22:	d051      	beq.n	8000cc8 <__udivmoddi4+0x294>
 8000c24:	2e00      	cmp	r6, #0
 8000c26:	d069      	beq.n	8000cfc <__udivmoddi4+0x2c8>
 8000c28:	ebb1 050a 	subs.w	r5, r1, sl
 8000c2c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c30:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c34:	40fd      	lsrs	r5, r7
 8000c36:	40fc      	lsrs	r4, r7
 8000c38:	ea4c 0505 	orr.w	r5, ip, r5
 8000c3c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c40:	2700      	movs	r7, #0
 8000c42:	e747      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000c44:	f1c2 0320 	rsb	r3, r2, #32
 8000c48:	fa20 f703 	lsr.w	r7, r0, r3
 8000c4c:	4095      	lsls	r5, r2
 8000c4e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c52:	fa21 f303 	lsr.w	r3, r1, r3
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	4338      	orrs	r0, r7
 8000c5c:	0c01      	lsrs	r1, r0, #16
 8000c5e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c62:	fa1f f885 	uxth.w	r8, r5
 8000c66:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c6e:	fb07 f308 	mul.w	r3, r7, r8
 8000c72:	428b      	cmp	r3, r1
 8000c74:	fa04 f402 	lsl.w	r4, r4, r2
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x256>
 8000c7a:	1869      	adds	r1, r5, r1
 8000c7c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c80:	d22f      	bcs.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d92d      	bls.n	8000ce2 <__udivmoddi4+0x2ae>
 8000c86:	3f02      	subs	r7, #2
 8000c88:	4429      	add	r1, r5
 8000c8a:	1acb      	subs	r3, r1, r3
 8000c8c:	b281      	uxth	r1, r0
 8000c8e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c92:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c96:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c9a:	fb00 f308 	mul.w	r3, r0, r8
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x27e>
 8000ca2:	1869      	adds	r1, r5, r1
 8000ca4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ca8:	d217      	bcs.n	8000cda <__udivmoddi4+0x2a6>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d915      	bls.n	8000cda <__udivmoddi4+0x2a6>
 8000cae:	3802      	subs	r0, #2
 8000cb0:	4429      	add	r1, r5
 8000cb2:	1ac9      	subs	r1, r1, r3
 8000cb4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000cb8:	e73b      	b.n	8000b32 <__udivmoddi4+0xfe>
 8000cba:	4637      	mov	r7, r6
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	e709      	b.n	8000ad4 <__udivmoddi4+0xa0>
 8000cc0:	4607      	mov	r7, r0
 8000cc2:	e6e7      	b.n	8000a94 <__udivmoddi4+0x60>
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	e6fb      	b.n	8000ac0 <__udivmoddi4+0x8c>
 8000cc8:	4541      	cmp	r1, r8
 8000cca:	d2ab      	bcs.n	8000c24 <__udivmoddi4+0x1f0>
 8000ccc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cd0:	eb69 020e 	sbc.w	r2, r9, lr
 8000cd4:	3801      	subs	r0, #1
 8000cd6:	4613      	mov	r3, r2
 8000cd8:	e7a4      	b.n	8000c24 <__udivmoddi4+0x1f0>
 8000cda:	4660      	mov	r0, ip
 8000cdc:	e7e9      	b.n	8000cb2 <__udivmoddi4+0x27e>
 8000cde:	4618      	mov	r0, r3
 8000ce0:	e795      	b.n	8000c0e <__udivmoddi4+0x1da>
 8000ce2:	4667      	mov	r7, ip
 8000ce4:	e7d1      	b.n	8000c8a <__udivmoddi4+0x256>
 8000ce6:	4681      	mov	r9, r0
 8000ce8:	e77c      	b.n	8000be4 <__udivmoddi4+0x1b0>
 8000cea:	3802      	subs	r0, #2
 8000cec:	442c      	add	r4, r5
 8000cee:	e747      	b.n	8000b80 <__udivmoddi4+0x14c>
 8000cf0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cf4:	442b      	add	r3, r5
 8000cf6:	e72f      	b.n	8000b58 <__udivmoddi4+0x124>
 8000cf8:	4638      	mov	r0, r7
 8000cfa:	e708      	b.n	8000b0e <__udivmoddi4+0xda>
 8000cfc:	4637      	mov	r7, r6
 8000cfe:	e6e9      	b.n	8000ad4 <__udivmoddi4+0xa0>

08000d00 <__aeabi_idiv0>:
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop

08000d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d08:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <HAL_Init+0x40>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a0d      	ldr	r2, [pc, #52]	; (8000d44 <HAL_Init+0x40>)
 8000d0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d14:	4b0b      	ldr	r3, [pc, #44]	; (8000d44 <HAL_Init+0x40>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <HAL_Init+0x40>)
 8000d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d20:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <HAL_Init+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a07      	ldr	r2, [pc, #28]	; (8000d44 <HAL_Init+0x40>)
 8000d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f000 fce5 	bl	80016fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d32:	2000      	movs	r0, #0
 8000d34:	f000 f808 	bl	8000d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d38:	f003 fcac 	bl	8004694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40023c00 	.word	0x40023c00

08000d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d50:	4b12      	ldr	r3, [pc, #72]	; (8000d9c <HAL_InitTick+0x54>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <HAL_InitTick+0x58>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 fcfd 	bl	8001766 <HAL_SYSTICK_Config>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e00e      	b.n	8000d94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b0f      	cmp	r3, #15
 8000d7a:	d80a      	bhi.n	8000d92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	f04f 30ff 	mov.w	r0, #4294967295
 8000d84:	f000 fcc5 	bl	8001712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d88:	4a06      	ldr	r2, [pc, #24]	; (8000da4 <HAL_InitTick+0x5c>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	e000      	b.n	8000d94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	2000000c 	.word	0x2000000c
 8000da0:	20000004 	.word	0x20000004
 8000da4:	20000000 	.word	0x20000000

08000da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <HAL_IncTick+0x20>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	461a      	mov	r2, r3
 8000db2:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <HAL_IncTick+0x24>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4413      	add	r3, r2
 8000db8:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <HAL_IncTick+0x24>)
 8000dba:	6013      	str	r3, [r2, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	20000004 	.word	0x20000004
 8000dcc:	200000cc 	.word	0x200000cc

08000dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd4:	4b03      	ldr	r3, [pc, #12]	; (8000de4 <HAL_GetTick+0x14>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	200000cc 	.word	0x200000cc

08000de8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000df0:	2300      	movs	r3, #0
 8000df2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e033      	b.n	8000e66 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d109      	bne.n	8000e1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f003 fc6c 	bl	80046e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2200      	movs	r2, #0
 8000e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	f003 0310 	and.w	r3, r3, #16
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d118      	bne.n	8000e58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e2e:	f023 0302 	bic.w	r3, r3, #2
 8000e32:	f043 0202 	orr.w	r2, r3, #2
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f000 fa92 	bl	8001364 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2200      	movs	r2, #0
 8000e44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4a:	f023 0303 	bic.w	r3, r3, #3
 8000e4e:	f043 0201 	orr.w	r2, r3, #1
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	641a      	str	r2, [r3, #64]	; 0x40
 8000e56:	e001      	b.n	8000e5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
	...

08000e70 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d101      	bne.n	8000e8a <HAL_ADC_Start+0x1a>
 8000e86:	2302      	movs	r3, #2
 8000e88:	e0a5      	b.n	8000fd6 <HAL_ADC_Start+0x166>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	f003 0301 	and.w	r3, r3, #1
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d018      	beq.n	8000ed2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f042 0201 	orr.w	r2, r2, #1
 8000eae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000eb0:	4b4c      	ldr	r3, [pc, #304]	; (8000fe4 <HAL_ADC_Start+0x174>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a4c      	ldr	r2, [pc, #304]	; (8000fe8 <HAL_ADC_Start+0x178>)
 8000eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eba:	0c9a      	lsrs	r2, r3, #18
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	4413      	add	r3, r2
 8000ec2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000ec4:	e002      	b.n	8000ecc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d1f9      	bne.n	8000ec6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d179      	bne.n	8000fd4 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ee8:	f023 0301 	bic.w	r3, r3, #1
 8000eec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d007      	beq.n	8000f12 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f0a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f1e:	d106      	bne.n	8000f2e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f24:	f023 0206 	bic.w	r2, r3, #6
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	645a      	str	r2, [r3, #68]	; 0x44
 8000f2c:	e002      	b.n	8000f34 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000f3c:	4b2b      	ldr	r3, [pc, #172]	; (8000fec <HAL_ADC_Start+0x17c>)
 8000f3e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000f48:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f003 031f 	and.w	r3, r3, #31
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d12a      	bne.n	8000fac <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a25      	ldr	r2, [pc, #148]	; (8000ff0 <HAL_ADC_Start+0x180>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d015      	beq.n	8000f8c <HAL_ADC_Start+0x11c>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a23      	ldr	r2, [pc, #140]	; (8000ff4 <HAL_ADC_Start+0x184>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d105      	bne.n	8000f76 <HAL_ADC_Start+0x106>
 8000f6a:	4b20      	ldr	r3, [pc, #128]	; (8000fec <HAL_ADC_Start+0x17c>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f003 031f 	and.w	r3, r3, #31
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d00a      	beq.n	8000f8c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a1f      	ldr	r2, [pc, #124]	; (8000ff8 <HAL_ADC_Start+0x188>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d129      	bne.n	8000fd4 <HAL_ADC_Start+0x164>
 8000f80:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <HAL_ADC_Start+0x17c>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 031f 	and.w	r3, r3, #31
 8000f88:	2b0f      	cmp	r3, #15
 8000f8a:	d823      	bhi.n	8000fd4 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d11c      	bne.n	8000fd4 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	e013      	b.n	8000fd4 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a0f      	ldr	r2, [pc, #60]	; (8000ff0 <HAL_ADC_Start+0x180>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d10e      	bne.n	8000fd4 <HAL_ADC_Start+0x164>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d107      	bne.n	8000fd4 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	689a      	ldr	r2, [r3, #8]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000fd2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	2000000c 	.word	0x2000000c
 8000fe8:	431bde83 	.word	0x431bde83
 8000fec:	40012300 	.word	0x40012300
 8000ff0:	40012000 	.word	0x40012000
 8000ff4:	40012100 	.word	0x40012100
 8000ff8:	40012200 	.word	0x40012200

08000ffc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001014:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001018:	d113      	bne.n	8001042 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001024:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001028:	d10b      	bne.n	8001042 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	f043 0220 	orr.w	r2, r3, #32
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2200      	movs	r2, #0
 800103a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e05c      	b.n	80010fc <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001042:	f7ff fec5 	bl	8000dd0 <HAL_GetTick>
 8001046:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001048:	e01a      	b.n	8001080 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001050:	d016      	beq.n	8001080 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d007      	beq.n	8001068 <HAL_ADC_PollForConversion+0x6c>
 8001058:	f7ff feba 	bl	8000dd0 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	429a      	cmp	r2, r3
 8001066:	d20b      	bcs.n	8001080 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	f043 0204 	orr.w	r2, r3, #4
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800107c:	2303      	movs	r3, #3
 800107e:	e03d      	b.n	80010fc <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	2b02      	cmp	r3, #2
 800108c:	d1dd      	bne.n	800104a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f06f 0212 	mvn.w	r2, #18
 8001096:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d123      	bne.n	80010fa <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d11f      	bne.n	80010fa <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d006      	beq.n	80010d6 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d111      	bne.n	80010fa <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d105      	bne.n	80010fa <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	f043 0201 	orr.w	r2, r3, #1
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80010fa:	2300      	movs	r3, #0
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
	...

08001120 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001134:	2b01      	cmp	r3, #1
 8001136:	d101      	bne.n	800113c <HAL_ADC_ConfigChannel+0x1c>
 8001138:	2302      	movs	r3, #2
 800113a:	e105      	b.n	8001348 <HAL_ADC_ConfigChannel+0x228>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2201      	movs	r2, #1
 8001140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b09      	cmp	r3, #9
 800114a:	d925      	bls.n	8001198 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	68d9      	ldr	r1, [r3, #12]
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	b29b      	uxth	r3, r3
 8001158:	461a      	mov	r2, r3
 800115a:	4613      	mov	r3, r2
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	4413      	add	r3, r2
 8001160:	3b1e      	subs	r3, #30
 8001162:	2207      	movs	r2, #7
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43da      	mvns	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	400a      	ands	r2, r1
 8001170:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	68d9      	ldr	r1, [r3, #12]
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	b29b      	uxth	r3, r3
 8001182:	4618      	mov	r0, r3
 8001184:	4603      	mov	r3, r0
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4403      	add	r3, r0
 800118a:	3b1e      	subs	r3, #30
 800118c:	409a      	lsls	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	430a      	orrs	r2, r1
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	e022      	b.n	80011de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6919      	ldr	r1, [r3, #16]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	4613      	mov	r3, r2
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	4413      	add	r3, r2
 80011ac:	2207      	movs	r2, #7
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43da      	mvns	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	400a      	ands	r2, r1
 80011ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6919      	ldr	r1, [r3, #16]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	4618      	mov	r0, r3
 80011ce:	4603      	mov	r3, r0
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4403      	add	r3, r0
 80011d4:	409a      	lsls	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	430a      	orrs	r2, r1
 80011dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d824      	bhi.n	8001230 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	4613      	mov	r3, r2
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	4413      	add	r3, r2
 80011f6:	3b05      	subs	r3, #5
 80011f8:	221f      	movs	r2, #31
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43da      	mvns	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	400a      	ands	r2, r1
 8001206:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	b29b      	uxth	r3, r3
 8001214:	4618      	mov	r0, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685a      	ldr	r2, [r3, #4]
 800121a:	4613      	mov	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4413      	add	r3, r2
 8001220:	3b05      	subs	r3, #5
 8001222:	fa00 f203 	lsl.w	r2, r0, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	430a      	orrs	r2, r1
 800122c:	635a      	str	r2, [r3, #52]	; 0x34
 800122e:	e04c      	b.n	80012ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b0c      	cmp	r3, #12
 8001236:	d824      	bhi.n	8001282 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685a      	ldr	r2, [r3, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	3b23      	subs	r3, #35	; 0x23
 800124a:	221f      	movs	r2, #31
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43da      	mvns	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	400a      	ands	r2, r1
 8001258:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	b29b      	uxth	r3, r3
 8001266:	4618      	mov	r0, r3
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685a      	ldr	r2, [r3, #4]
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	3b23      	subs	r3, #35	; 0x23
 8001274:	fa00 f203 	lsl.w	r2, r0, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	430a      	orrs	r2, r1
 800127e:	631a      	str	r2, [r3, #48]	; 0x30
 8001280:	e023      	b.n	80012ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4613      	mov	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	4413      	add	r3, r2
 8001292:	3b41      	subs	r3, #65	; 0x41
 8001294:	221f      	movs	r2, #31
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43da      	mvns	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	400a      	ands	r2, r1
 80012a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	4618      	mov	r0, r3
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	4613      	mov	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	3b41      	subs	r3, #65	; 0x41
 80012be:	fa00 f203 	lsl.w	r2, r0, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	430a      	orrs	r2, r1
 80012c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012ca:	4b22      	ldr	r3, [pc, #136]	; (8001354 <HAL_ADC_ConfigChannel+0x234>)
 80012cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a21      	ldr	r2, [pc, #132]	; (8001358 <HAL_ADC_ConfigChannel+0x238>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d109      	bne.n	80012ec <HAL_ADC_ConfigChannel+0x1cc>
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b12      	cmp	r3, #18
 80012de:	d105      	bne.n	80012ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a19      	ldr	r2, [pc, #100]	; (8001358 <HAL_ADC_ConfigChannel+0x238>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d123      	bne.n	800133e <HAL_ADC_ConfigChannel+0x21e>
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b10      	cmp	r3, #16
 80012fc:	d003      	beq.n	8001306 <HAL_ADC_ConfigChannel+0x1e6>
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b11      	cmp	r3, #17
 8001304:	d11b      	bne.n	800133e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b10      	cmp	r3, #16
 8001318:	d111      	bne.n	800133e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800131a:	4b10      	ldr	r3, [pc, #64]	; (800135c <HAL_ADC_ConfigChannel+0x23c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a10      	ldr	r2, [pc, #64]	; (8001360 <HAL_ADC_ConfigChannel+0x240>)
 8001320:	fba2 2303 	umull	r2, r3, r2, r3
 8001324:	0c9a      	lsrs	r2, r3, #18
 8001326:	4613      	mov	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	4413      	add	r3, r2
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001330:	e002      	b.n	8001338 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	3b01      	subs	r3, #1
 8001336:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1f9      	bne.n	8001332 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	3714      	adds	r7, #20
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	40012300 	.word	0x40012300
 8001358:	40012000 	.word	0x40012000
 800135c:	2000000c 	.word	0x2000000c
 8001360:	431bde83 	.word	0x431bde83

08001364 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800136c:	4b79      	ldr	r3, [pc, #484]	; (8001554 <ADC_Init+0x1f0>)
 800136e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	431a      	orrs	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6859      	ldr	r1, [r3, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	691b      	ldr	r3, [r3, #16]
 80013a4:	021a      	lsls	r2, r3, #8
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	430a      	orrs	r2, r1
 80013ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80013bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6859      	ldr	r1, [r3, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	430a      	orrs	r2, r1
 80013ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6899      	ldr	r1, [r3, #8]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68da      	ldr	r2, [r3, #12]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	430a      	orrs	r2, r1
 80013f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f6:	4a58      	ldr	r2, [pc, #352]	; (8001558 <ADC_Init+0x1f4>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d022      	beq.n	8001442 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	689a      	ldr	r2, [r3, #8]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800140a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	6899      	ldr	r1, [r3, #8]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	430a      	orrs	r2, r1
 800141c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800142c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	6899      	ldr	r1, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	430a      	orrs	r2, r1
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	e00f      	b.n	8001462 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001450:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	689a      	ldr	r2, [r3, #8]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001460:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f022 0202 	bic.w	r2, r2, #2
 8001470:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6899      	ldr	r1, [r3, #8]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7e1b      	ldrb	r3, [r3, #24]
 800147c:	005a      	lsls	r2, r3, #1
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	430a      	orrs	r2, r1
 8001484:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f893 3020 	ldrb.w	r3, [r3, #32]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d01b      	beq.n	80014c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800149e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80014ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6859      	ldr	r1, [r3, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ba:	3b01      	subs	r3, #1
 80014bc:	035a      	lsls	r2, r3, #13
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	e007      	b.n	80014d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	051a      	lsls	r2, r3, #20
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	430a      	orrs	r2, r1
 80014fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800150c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6899      	ldr	r1, [r3, #8]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800151a:	025a      	lsls	r2, r3, #9
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	430a      	orrs	r2, r1
 8001522:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001532:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6899      	ldr	r1, [r3, #8]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	029a      	lsls	r2, r3, #10
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	609a      	str	r2, [r3, #8]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	40012300 	.word	0x40012300
 8001558:	0f000001 	.word	0x0f000001

0800155c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800156c:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <__NVIC_SetPriorityGrouping+0x44>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001578:	4013      	ands	r3, r2
 800157a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800158c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800158e:	4a04      	ldr	r2, [pc, #16]	; (80015a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	60d3      	str	r3, [r2, #12]
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a8:	4b04      	ldr	r3, [pc, #16]	; (80015bc <__NVIC_GetPriorityGrouping+0x18>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	0a1b      	lsrs	r3, r3, #8
 80015ae:	f003 0307 	and.w	r3, r3, #7
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	db0b      	blt.n	80015ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	f003 021f 	and.w	r2, r3, #31
 80015d8:	4907      	ldr	r1, [pc, #28]	; (80015f8 <__NVIC_EnableIRQ+0x38>)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	2001      	movs	r0, #1
 80015e2:	fa00 f202 	lsl.w	r2, r0, r2
 80015e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	e000e100 	.word	0xe000e100

080015fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160c:	2b00      	cmp	r3, #0
 800160e:	db0a      	blt.n	8001626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	b2da      	uxtb	r2, r3
 8001614:	490c      	ldr	r1, [pc, #48]	; (8001648 <__NVIC_SetPriority+0x4c>)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	0112      	lsls	r2, r2, #4
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	440b      	add	r3, r1
 8001620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001624:	e00a      	b.n	800163c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4908      	ldr	r1, [pc, #32]	; (800164c <__NVIC_SetPriority+0x50>)
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	f003 030f 	and.w	r3, r3, #15
 8001632:	3b04      	subs	r3, #4
 8001634:	0112      	lsls	r2, r2, #4
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	440b      	add	r3, r1
 800163a:	761a      	strb	r2, [r3, #24]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000e100 	.word	0xe000e100
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001650:	b480      	push	{r7}
 8001652:	b089      	sub	sp, #36	; 0x24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	f1c3 0307 	rsb	r3, r3, #7
 800166a:	2b04      	cmp	r3, #4
 800166c:	bf28      	it	cs
 800166e:	2304      	movcs	r3, #4
 8001670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3304      	adds	r3, #4
 8001676:	2b06      	cmp	r3, #6
 8001678:	d902      	bls.n	8001680 <NVIC_EncodePriority+0x30>
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	3b03      	subs	r3, #3
 800167e:	e000      	b.n	8001682 <NVIC_EncodePriority+0x32>
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001684:	f04f 32ff 	mov.w	r2, #4294967295
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	43da      	mvns	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	401a      	ands	r2, r3
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001698:	f04f 31ff 	mov.w	r1, #4294967295
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	fa01 f303 	lsl.w	r3, r1, r3
 80016a2:	43d9      	mvns	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	4313      	orrs	r3, r2
         );
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3724      	adds	r7, #36	; 0x24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016c8:	d301      	bcc.n	80016ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00f      	b.n	80016ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ce:	4a0a      	ldr	r2, [pc, #40]	; (80016f8 <SysTick_Config+0x40>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016d6:	210f      	movs	r1, #15
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f7ff ff8e 	bl	80015fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <SysTick_Config+0x40>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016e6:	4b04      	ldr	r3, [pc, #16]	; (80016f8 <SysTick_Config+0x40>)
 80016e8:	2207      	movs	r2, #7
 80016ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	e000e010 	.word	0xe000e010

080016fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ff29 	bl	800155c <__NVIC_SetPriorityGrouping>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001712:	b580      	push	{r7, lr}
 8001714:	b086      	sub	sp, #24
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
 800171e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001724:	f7ff ff3e 	bl	80015a4 <__NVIC_GetPriorityGrouping>
 8001728:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	68b9      	ldr	r1, [r7, #8]
 800172e:	6978      	ldr	r0, [r7, #20]
 8001730:	f7ff ff8e 	bl	8001650 <NVIC_EncodePriority>
 8001734:	4602      	mov	r2, r0
 8001736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff5d 	bl	80015fc <__NVIC_SetPriority>
}
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff31 	bl	80015c0 <__NVIC_EnableIRQ>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7ff ffa2 	bl	80016b8 <SysTick_Config>
 8001774:	4603      	mov	r3, r0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001780:	b480      	push	{r7}
 8001782:	b089      	sub	sp, #36	; 0x24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800178e:	2300      	movs	r3, #0
 8001790:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001792:	2300      	movs	r3, #0
 8001794:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001796:	2300      	movs	r3, #0
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	e16b      	b.n	8001a74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800179c:	2201      	movs	r2, #1
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	4013      	ands	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	f040 815a 	bne.w	8001a6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d003      	beq.n	80017ca <HAL_GPIO_Init+0x4a>
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b12      	cmp	r3, #18
 80017c8:	d123      	bne.n	8001812 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	08da      	lsrs	r2, r3, #3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3208      	adds	r2, #8
 80017d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	220f      	movs	r2, #15
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43db      	mvns	r3, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4013      	ands	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	691a      	ldr	r2, [r3, #16]
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	08da      	lsrs	r2, r3, #3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3208      	adds	r2, #8
 800180c:	69b9      	ldr	r1, [r7, #24]
 800180e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	2203      	movs	r2, #3
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4013      	ands	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 0203 	and.w	r2, r3, #3
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4313      	orrs	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d00b      	beq.n	8001866 <HAL_GPIO_Init+0xe6>
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d007      	beq.n	8001866 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800185a:	2b11      	cmp	r3, #17
 800185c:	d003      	beq.n	8001866 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b12      	cmp	r3, #18
 8001864:	d130      	bne.n	80018c8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	2203      	movs	r2, #3
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4013      	ands	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	68da      	ldr	r2, [r3, #12]
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4313      	orrs	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800189c:	2201      	movs	r2, #1
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	091b      	lsrs	r3, r3, #4
 80018b2:	f003 0201 	and.w	r2, r3, #1
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	4313      	orrs	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	2203      	movs	r2, #3
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	43db      	mvns	r3, r3
 80018da:	69ba      	ldr	r2, [r7, #24]
 80018dc:	4013      	ands	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	689a      	ldr	r2, [r3, #8]
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001900:	2b00      	cmp	r3, #0
 8001902:	f000 80b4 	beq.w	8001a6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4b5f      	ldr	r3, [pc, #380]	; (8001a88 <HAL_GPIO_Init+0x308>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190e:	4a5e      	ldr	r2, [pc, #376]	; (8001a88 <HAL_GPIO_Init+0x308>)
 8001910:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001914:	6453      	str	r3, [r2, #68]	; 0x44
 8001916:	4b5c      	ldr	r3, [pc, #368]	; (8001a88 <HAL_GPIO_Init+0x308>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001922:	4a5a      	ldr	r2, [pc, #360]	; (8001a8c <HAL_GPIO_Init+0x30c>)
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	089b      	lsrs	r3, r3, #2
 8001928:	3302      	adds	r3, #2
 800192a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	f003 0303 	and.w	r3, r3, #3
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	220f      	movs	r2, #15
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	43db      	mvns	r3, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4013      	ands	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a51      	ldr	r2, [pc, #324]	; (8001a90 <HAL_GPIO_Init+0x310>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d02b      	beq.n	80019a6 <HAL_GPIO_Init+0x226>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a50      	ldr	r2, [pc, #320]	; (8001a94 <HAL_GPIO_Init+0x314>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d025      	beq.n	80019a2 <HAL_GPIO_Init+0x222>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a4f      	ldr	r2, [pc, #316]	; (8001a98 <HAL_GPIO_Init+0x318>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d01f      	beq.n	800199e <HAL_GPIO_Init+0x21e>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a4e      	ldr	r2, [pc, #312]	; (8001a9c <HAL_GPIO_Init+0x31c>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d019      	beq.n	800199a <HAL_GPIO_Init+0x21a>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a4d      	ldr	r2, [pc, #308]	; (8001aa0 <HAL_GPIO_Init+0x320>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d013      	beq.n	8001996 <HAL_GPIO_Init+0x216>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a4c      	ldr	r2, [pc, #304]	; (8001aa4 <HAL_GPIO_Init+0x324>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d00d      	beq.n	8001992 <HAL_GPIO_Init+0x212>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a4b      	ldr	r2, [pc, #300]	; (8001aa8 <HAL_GPIO_Init+0x328>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d007      	beq.n	800198e <HAL_GPIO_Init+0x20e>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a4a      	ldr	r2, [pc, #296]	; (8001aac <HAL_GPIO_Init+0x32c>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d101      	bne.n	800198a <HAL_GPIO_Init+0x20a>
 8001986:	2307      	movs	r3, #7
 8001988:	e00e      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 800198a:	2308      	movs	r3, #8
 800198c:	e00c      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 800198e:	2306      	movs	r3, #6
 8001990:	e00a      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 8001992:	2305      	movs	r3, #5
 8001994:	e008      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 8001996:	2304      	movs	r3, #4
 8001998:	e006      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 800199a:	2303      	movs	r3, #3
 800199c:	e004      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 800199e:	2302      	movs	r3, #2
 80019a0:	e002      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 80019a2:	2301      	movs	r3, #1
 80019a4:	e000      	b.n	80019a8 <HAL_GPIO_Init+0x228>
 80019a6:	2300      	movs	r3, #0
 80019a8:	69fa      	ldr	r2, [r7, #28]
 80019aa:	f002 0203 	and.w	r2, r2, #3
 80019ae:	0092      	lsls	r2, r2, #2
 80019b0:	4093      	lsls	r3, r2
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019b8:	4934      	ldr	r1, [pc, #208]	; (8001a8c <HAL_GPIO_Init+0x30c>)
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	089b      	lsrs	r3, r3, #2
 80019be:	3302      	adds	r3, #2
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019c6:	4b3a      	ldr	r3, [pc, #232]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	43db      	mvns	r3, r3
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	4013      	ands	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019ea:	4a31      	ldr	r2, [pc, #196]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80019f0:	4b2f      	ldr	r3, [pc, #188]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	43db      	mvns	r3, r3
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a14:	4a26      	ldr	r2, [pc, #152]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a1a:	4b25      	ldr	r3, [pc, #148]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	43db      	mvns	r3, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4013      	ands	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a3e:	4a1c      	ldr	r2, [pc, #112]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a44:	4b1a      	ldr	r3, [pc, #104]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	43db      	mvns	r3, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4013      	ands	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a68:	4a11      	ldr	r2, [pc, #68]	; (8001ab0 <HAL_GPIO_Init+0x330>)
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3301      	adds	r3, #1
 8001a72:	61fb      	str	r3, [r7, #28]
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	2b0f      	cmp	r3, #15
 8001a78:	f67f ae90 	bls.w	800179c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a7c:	bf00      	nop
 8001a7e:	3724      	adds	r7, #36	; 0x24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40013800 	.word	0x40013800
 8001a90:	40020000 	.word	0x40020000
 8001a94:	40020400 	.word	0x40020400
 8001a98:	40020800 	.word	0x40020800
 8001a9c:	40020c00 	.word	0x40020c00
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	40021400 	.word	0x40021400
 8001aa8:	40021800 	.word	0x40021800
 8001aac:	40021c00 	.word	0x40021c00
 8001ab0:	40013c00 	.word	0x40013c00

08001ab4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	807b      	strh	r3, [r7, #2]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ac4:	787b      	ldrb	r3, [r7, #1]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aca:	887a      	ldrh	r2, [r7, #2]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ad0:	e003      	b.n	8001ada <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ad2:	887b      	ldrh	r3, [r7, #2]
 8001ad4:	041a      	lsls	r2, r3, #16
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	619a      	str	r2, [r3, #24]
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e22d      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d075      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b06:	4ba3      	ldr	r3, [pc, #652]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d00c      	beq.n	8001b2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b12:	4ba0      	ldr	r3, [pc, #640]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b1a:	2b08      	cmp	r3, #8
 8001b1c:	d112      	bne.n	8001b44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b1e:	4b9d      	ldr	r3, [pc, #628]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b2a:	d10b      	bne.n	8001b44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b2c:	4b99      	ldr	r3, [pc, #612]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d05b      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x108>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d157      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e208      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b4c:	d106      	bne.n	8001b5c <HAL_RCC_OscConfig+0x74>
 8001b4e:	4b91      	ldr	r3, [pc, #580]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a90      	ldr	r2, [pc, #576]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b58:	6013      	str	r3, [r2, #0]
 8001b5a:	e01d      	b.n	8001b98 <HAL_RCC_OscConfig+0xb0>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b64:	d10c      	bne.n	8001b80 <HAL_RCC_OscConfig+0x98>
 8001b66:	4b8b      	ldr	r3, [pc, #556]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a8a      	ldr	r2, [pc, #552]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	4b88      	ldr	r3, [pc, #544]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a87      	ldr	r2, [pc, #540]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	e00b      	b.n	8001b98 <HAL_RCC_OscConfig+0xb0>
 8001b80:	4b84      	ldr	r3, [pc, #528]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a83      	ldr	r2, [pc, #524]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b8a:	6013      	str	r3, [r2, #0]
 8001b8c:	4b81      	ldr	r3, [pc, #516]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a80      	ldr	r2, [pc, #512]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d013      	beq.n	8001bc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff f916 	bl	8000dd0 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ba8:	f7ff f912 	bl	8000dd0 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	; 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e1cd      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bba:	4b76      	ldr	r3, [pc, #472]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d0f0      	beq.n	8001ba8 <HAL_RCC_OscConfig+0xc0>
 8001bc6:	e014      	b.n	8001bf2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff f902 	bl	8000dd0 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bd0:	f7ff f8fe 	bl	8000dd0 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b64      	cmp	r3, #100	; 0x64
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e1b9      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be2:	4b6c      	ldr	r3, [pc, #432]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1f0      	bne.n	8001bd0 <HAL_RCC_OscConfig+0xe8>
 8001bee:	e000      	b.n	8001bf2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d063      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bfe:	4b65      	ldr	r3, [pc, #404]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 030c 	and.w	r3, r3, #12
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00b      	beq.n	8001c22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c0a:	4b62      	ldr	r3, [pc, #392]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c12:	2b08      	cmp	r3, #8
 8001c14:	d11c      	bne.n	8001c50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c16:	4b5f      	ldr	r3, [pc, #380]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d116      	bne.n	8001c50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c22:	4b5c      	ldr	r3, [pc, #368]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d005      	beq.n	8001c3a <HAL_RCC_OscConfig+0x152>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d001      	beq.n	8001c3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e18d      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3a:	4b56      	ldr	r3, [pc, #344]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	691b      	ldr	r3, [r3, #16]
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	4952      	ldr	r1, [pc, #328]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4e:	e03a      	b.n	8001cc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d020      	beq.n	8001c9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c58:	4b4f      	ldr	r3, [pc, #316]	; (8001d98 <HAL_RCC_OscConfig+0x2b0>)
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5e:	f7ff f8b7 	bl	8000dd0 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c66:	f7ff f8b3 	bl	8000dd0 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e16e      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c78:	4b46      	ldr	r3, [pc, #280]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0f0      	beq.n	8001c66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c84:	4b43      	ldr	r3, [pc, #268]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	4940      	ldr	r1, [pc, #256]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	600b      	str	r3, [r1, #0]
 8001c98:	e015      	b.n	8001cc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c9a:	4b3f      	ldr	r3, [pc, #252]	; (8001d98 <HAL_RCC_OscConfig+0x2b0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca0:	f7ff f896 	bl	8000dd0 <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca8:	f7ff f892 	bl	8000dd0 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e14d      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cba:	4b36      	ldr	r3, [pc, #216]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f0      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d030      	beq.n	8001d34 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d016      	beq.n	8001d08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cda:	4b30      	ldr	r3, [pc, #192]	; (8001d9c <HAL_RCC_OscConfig+0x2b4>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce0:	f7ff f876 	bl	8000dd0 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ce8:	f7ff f872 	bl	8000dd0 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e12d      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfa:	4b26      	ldr	r3, [pc, #152]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001cfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f0      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x200>
 8001d06:	e015      	b.n	8001d34 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d08:	4b24      	ldr	r3, [pc, #144]	; (8001d9c <HAL_RCC_OscConfig+0x2b4>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0e:	f7ff f85f 	bl	8000dd0 <HAL_GetTick>
 8001d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d14:	e008      	b.n	8001d28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d16:	f7ff f85b 	bl	8000dd0 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e116      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d28:	4b1a      	ldr	r3, [pc, #104]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001d2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1f0      	bne.n	8001d16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f000 80a0 	beq.w	8001e82 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d46:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10f      	bne.n	8001d72 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	4b0f      	ldr	r3, [pc, #60]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	4a0e      	ldr	r2, [pc, #56]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d60:	6413      	str	r3, [r2, #64]	; 0x40
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <HAL_RCC_OscConfig+0x2ac>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d72:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <HAL_RCC_OscConfig+0x2b8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d121      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d7e:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <HAL_RCC_OscConfig+0x2b8>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a07      	ldr	r2, [pc, #28]	; (8001da0 <HAL_RCC_OscConfig+0x2b8>)
 8001d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d8a:	f7ff f821 	bl	8000dd0 <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d90:	e011      	b.n	8001db6 <HAL_RCC_OscConfig+0x2ce>
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	42470000 	.word	0x42470000
 8001d9c:	42470e80 	.word	0x42470e80
 8001da0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001da4:	f7ff f814 	bl	8000dd0 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e0cf      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db6:	4b6a      	ldr	r3, [pc, #424]	; (8001f60 <HAL_RCC_OscConfig+0x478>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0f0      	beq.n	8001da4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d106      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x2f0>
 8001dca:	4b66      	ldr	r3, [pc, #408]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dce:	4a65      	ldr	r2, [pc, #404]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6713      	str	r3, [r2, #112]	; 0x70
 8001dd6:	e01c      	b.n	8001e12 <HAL_RCC_OscConfig+0x32a>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b05      	cmp	r3, #5
 8001dde:	d10c      	bne.n	8001dfa <HAL_RCC_OscConfig+0x312>
 8001de0:	4b60      	ldr	r3, [pc, #384]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de4:	4a5f      	ldr	r2, [pc, #380]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001de6:	f043 0304 	orr.w	r3, r3, #4
 8001dea:	6713      	str	r3, [r2, #112]	; 0x70
 8001dec:	4b5d      	ldr	r3, [pc, #372]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df0:	4a5c      	ldr	r2, [pc, #368]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	6713      	str	r3, [r2, #112]	; 0x70
 8001df8:	e00b      	b.n	8001e12 <HAL_RCC_OscConfig+0x32a>
 8001dfa:	4b5a      	ldr	r3, [pc, #360]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dfe:	4a59      	ldr	r2, [pc, #356]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e00:	f023 0301 	bic.w	r3, r3, #1
 8001e04:	6713      	str	r3, [r2, #112]	; 0x70
 8001e06:	4b57      	ldr	r3, [pc, #348]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0a:	4a56      	ldr	r2, [pc, #344]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e0c:	f023 0304 	bic.w	r3, r3, #4
 8001e10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d015      	beq.n	8001e46 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e1a:	f7fe ffd9 	bl	8000dd0 <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e20:	e00a      	b.n	8001e38 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e22:	f7fe ffd5 	bl	8000dd0 <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e08e      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e38:	4b4a      	ldr	r3, [pc, #296]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0ee      	beq.n	8001e22 <HAL_RCC_OscConfig+0x33a>
 8001e44:	e014      	b.n	8001e70 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e46:	f7fe ffc3 	bl	8000dd0 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e4c:	e00a      	b.n	8001e64 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e4e:	f7fe ffbf 	bl	8000dd0 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d901      	bls.n	8001e64 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e078      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e64:	4b3f      	ldr	r3, [pc, #252]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1ee      	bne.n	8001e4e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e70:	7dfb      	ldrb	r3, [r7, #23]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d105      	bne.n	8001e82 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e76:	4b3b      	ldr	r3, [pc, #236]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	4a3a      	ldr	r2, [pc, #232]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d064      	beq.n	8001f54 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e8a:	4b36      	ldr	r3, [pc, #216]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f003 030c 	and.w	r3, r3, #12
 8001e92:	2b08      	cmp	r3, #8
 8001e94:	d05c      	beq.n	8001f50 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d141      	bne.n	8001f22 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e9e:	4b32      	ldr	r3, [pc, #200]	; (8001f68 <HAL_RCC_OscConfig+0x480>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea4:	f7fe ff94 	bl	8000dd0 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eac:	f7fe ff90 	bl	8000dd0 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e04b      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ebe:	4b29      	ldr	r3, [pc, #164]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1f0      	bne.n	8001eac <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69da      	ldr	r2, [r3, #28]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a1b      	ldr	r3, [r3, #32]
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed8:	019b      	lsls	r3, r3, #6
 8001eda:	431a      	orrs	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee0:	085b      	lsrs	r3, r3, #1
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	041b      	lsls	r3, r3, #16
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eec:	061b      	lsls	r3, r3, #24
 8001eee:	491d      	ldr	r1, [pc, #116]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ef4:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <HAL_RCC_OscConfig+0x480>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efa:	f7fe ff69 	bl	8000dd0 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f02:	f7fe ff65 	bl	8000dd0 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e020      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f14:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0f0      	beq.n	8001f02 <HAL_RCC_OscConfig+0x41a>
 8001f20:	e018      	b.n	8001f54 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f22:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <HAL_RCC_OscConfig+0x480>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f28:	f7fe ff52 	bl	8000dd0 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f30:	f7fe ff4e 	bl	8000dd0 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e009      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f42:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <HAL_RCC_OscConfig+0x47c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1f0      	bne.n	8001f30 <HAL_RCC_OscConfig+0x448>
 8001f4e:	e001      	b.n	8001f54 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e000      	b.n	8001f56 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40007000 	.word	0x40007000
 8001f64:	40023800 	.word	0x40023800
 8001f68:	42470060 	.word	0x42470060

08001f6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d101      	bne.n	8001f80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e0ca      	b.n	8002116 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f80:	4b67      	ldr	r3, [pc, #412]	; (8002120 <HAL_RCC_ClockConfig+0x1b4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 030f 	and.w	r3, r3, #15
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d90c      	bls.n	8001fa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f8e:	4b64      	ldr	r3, [pc, #400]	; (8002120 <HAL_RCC_ClockConfig+0x1b4>)
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	b2d2      	uxtb	r2, r2
 8001f94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f96:	4b62      	ldr	r3, [pc, #392]	; (8002120 <HAL_RCC_ClockConfig+0x1b4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d001      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e0b6      	b.n	8002116 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d020      	beq.n	8001ff6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0304 	and.w	r3, r3, #4
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d005      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fc0:	4b58      	ldr	r3, [pc, #352]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	4a57      	ldr	r2, [pc, #348]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fd8:	4b52      	ldr	r3, [pc, #328]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	4a51      	ldr	r2, [pc, #324]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001fde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fe2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fe4:	4b4f      	ldr	r3, [pc, #316]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	494c      	ldr	r1, [pc, #304]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d044      	beq.n	800208c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d107      	bne.n	800201a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200a:	4b46      	ldr	r3, [pc, #280]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d119      	bne.n	800204a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e07d      	b.n	8002116 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d003      	beq.n	800202a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002026:	2b03      	cmp	r3, #3
 8002028:	d107      	bne.n	800203a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800202a:	4b3e      	ldr	r3, [pc, #248]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d109      	bne.n	800204a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e06d      	b.n	8002116 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800203a:	4b3a      	ldr	r3, [pc, #232]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e065      	b.n	8002116 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800204a:	4b36      	ldr	r3, [pc, #216]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f023 0203 	bic.w	r2, r3, #3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	4933      	ldr	r1, [pc, #204]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 8002058:	4313      	orrs	r3, r2
 800205a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800205c:	f7fe feb8 	bl	8000dd0 <HAL_GetTick>
 8002060:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002062:	e00a      	b.n	800207a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002064:	f7fe feb4 	bl	8000dd0 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002072:	4293      	cmp	r3, r2
 8002074:	d901      	bls.n	800207a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e04d      	b.n	8002116 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800207a:	4b2a      	ldr	r3, [pc, #168]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 020c 	and.w	r2, r3, #12
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	429a      	cmp	r2, r3
 800208a:	d1eb      	bne.n	8002064 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800208c:	4b24      	ldr	r3, [pc, #144]	; (8002120 <HAL_RCC_ClockConfig+0x1b4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 030f 	and.w	r3, r3, #15
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	429a      	cmp	r2, r3
 8002098:	d20c      	bcs.n	80020b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209a:	4b21      	ldr	r3, [pc, #132]	; (8002120 <HAL_RCC_ClockConfig+0x1b4>)
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a2:	4b1f      	ldr	r3, [pc, #124]	; (8002120 <HAL_RCC_ClockConfig+0x1b4>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e030      	b.n	8002116 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d008      	beq.n	80020d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020c0:	4b18      	ldr	r3, [pc, #96]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	4915      	ldr	r1, [pc, #84]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d009      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020de:	4b11      	ldr	r3, [pc, #68]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	490d      	ldr	r1, [pc, #52]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020f2:	f000 f81d 	bl	8002130 <HAL_RCC_GetSysClockFreq>
 80020f6:	4601      	mov	r1, r0
 80020f8:	4b0a      	ldr	r3, [pc, #40]	; (8002124 <HAL_RCC_ClockConfig+0x1b8>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	4a09      	ldr	r2, [pc, #36]	; (8002128 <HAL_RCC_ClockConfig+0x1bc>)
 8002104:	5cd3      	ldrb	r3, [r2, r3]
 8002106:	fa21 f303 	lsr.w	r3, r1, r3
 800210a:	4a08      	ldr	r2, [pc, #32]	; (800212c <HAL_RCC_ClockConfig+0x1c0>)
 800210c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800210e:	2000      	movs	r0, #0
 8002110:	f7fe fe1a 	bl	8000d48 <HAL_InitTick>

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40023c00 	.word	0x40023c00
 8002124:	40023800 	.word	0x40023800
 8002128:	08005814 	.word	0x08005814
 800212c:	2000000c 	.word	0x2000000c

08002130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	607b      	str	r3, [r7, #4]
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	2300      	movs	r3, #0
 8002140:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002146:	4b50      	ldr	r3, [pc, #320]	; (8002288 <HAL_RCC_GetSysClockFreq+0x158>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	2b04      	cmp	r3, #4
 8002150:	d007      	beq.n	8002162 <HAL_RCC_GetSysClockFreq+0x32>
 8002152:	2b08      	cmp	r3, #8
 8002154:	d008      	beq.n	8002168 <HAL_RCC_GetSysClockFreq+0x38>
 8002156:	2b00      	cmp	r3, #0
 8002158:	f040 808d 	bne.w	8002276 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800215c:	4b4b      	ldr	r3, [pc, #300]	; (800228c <HAL_RCC_GetSysClockFreq+0x15c>)
 800215e:	60bb      	str	r3, [r7, #8]
       break;
 8002160:	e08c      	b.n	800227c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002162:	4b4b      	ldr	r3, [pc, #300]	; (8002290 <HAL_RCC_GetSysClockFreq+0x160>)
 8002164:	60bb      	str	r3, [r7, #8]
      break;
 8002166:	e089      	b.n	800227c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002168:	4b47      	ldr	r3, [pc, #284]	; (8002288 <HAL_RCC_GetSysClockFreq+0x158>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002170:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002172:	4b45      	ldr	r3, [pc, #276]	; (8002288 <HAL_RCC_GetSysClockFreq+0x158>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d023      	beq.n	80021c6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800217e:	4b42      	ldr	r3, [pc, #264]	; (8002288 <HAL_RCC_GetSysClockFreq+0x158>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	099b      	lsrs	r3, r3, #6
 8002184:	f04f 0400 	mov.w	r4, #0
 8002188:	f240 11ff 	movw	r1, #511	; 0x1ff
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	ea03 0501 	and.w	r5, r3, r1
 8002194:	ea04 0602 	and.w	r6, r4, r2
 8002198:	4a3d      	ldr	r2, [pc, #244]	; (8002290 <HAL_RCC_GetSysClockFreq+0x160>)
 800219a:	fb02 f106 	mul.w	r1, r2, r6
 800219e:	2200      	movs	r2, #0
 80021a0:	fb02 f205 	mul.w	r2, r2, r5
 80021a4:	440a      	add	r2, r1
 80021a6:	493a      	ldr	r1, [pc, #232]	; (8002290 <HAL_RCC_GetSysClockFreq+0x160>)
 80021a8:	fba5 0101 	umull	r0, r1, r5, r1
 80021ac:	1853      	adds	r3, r2, r1
 80021ae:	4619      	mov	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f04f 0400 	mov.w	r4, #0
 80021b6:	461a      	mov	r2, r3
 80021b8:	4623      	mov	r3, r4
 80021ba:	f7fe fc23 	bl	8000a04 <__aeabi_uldivmod>
 80021be:	4603      	mov	r3, r0
 80021c0:	460c      	mov	r4, r1
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	e049      	b.n	800225a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021c6:	4b30      	ldr	r3, [pc, #192]	; (8002288 <HAL_RCC_GetSysClockFreq+0x158>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	099b      	lsrs	r3, r3, #6
 80021cc:	f04f 0400 	mov.w	r4, #0
 80021d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	ea03 0501 	and.w	r5, r3, r1
 80021dc:	ea04 0602 	and.w	r6, r4, r2
 80021e0:	4629      	mov	r1, r5
 80021e2:	4632      	mov	r2, r6
 80021e4:	f04f 0300 	mov.w	r3, #0
 80021e8:	f04f 0400 	mov.w	r4, #0
 80021ec:	0154      	lsls	r4, r2, #5
 80021ee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80021f2:	014b      	lsls	r3, r1, #5
 80021f4:	4619      	mov	r1, r3
 80021f6:	4622      	mov	r2, r4
 80021f8:	1b49      	subs	r1, r1, r5
 80021fa:	eb62 0206 	sbc.w	r2, r2, r6
 80021fe:	f04f 0300 	mov.w	r3, #0
 8002202:	f04f 0400 	mov.w	r4, #0
 8002206:	0194      	lsls	r4, r2, #6
 8002208:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800220c:	018b      	lsls	r3, r1, #6
 800220e:	1a5b      	subs	r3, r3, r1
 8002210:	eb64 0402 	sbc.w	r4, r4, r2
 8002214:	f04f 0100 	mov.w	r1, #0
 8002218:	f04f 0200 	mov.w	r2, #0
 800221c:	00e2      	lsls	r2, r4, #3
 800221e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002222:	00d9      	lsls	r1, r3, #3
 8002224:	460b      	mov	r3, r1
 8002226:	4614      	mov	r4, r2
 8002228:	195b      	adds	r3, r3, r5
 800222a:	eb44 0406 	adc.w	r4, r4, r6
 800222e:	f04f 0100 	mov.w	r1, #0
 8002232:	f04f 0200 	mov.w	r2, #0
 8002236:	02a2      	lsls	r2, r4, #10
 8002238:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800223c:	0299      	lsls	r1, r3, #10
 800223e:	460b      	mov	r3, r1
 8002240:	4614      	mov	r4, r2
 8002242:	4618      	mov	r0, r3
 8002244:	4621      	mov	r1, r4
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f04f 0400 	mov.w	r4, #0
 800224c:	461a      	mov	r2, r3
 800224e:	4623      	mov	r3, r4
 8002250:	f7fe fbd8 	bl	8000a04 <__aeabi_uldivmod>
 8002254:	4603      	mov	r3, r0
 8002256:	460c      	mov	r4, r1
 8002258:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800225a:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_RCC_GetSysClockFreq+0x158>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	0c1b      	lsrs	r3, r3, #16
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	3301      	adds	r3, #1
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800226a:	68fa      	ldr	r2, [r7, #12]
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002272:	60bb      	str	r3, [r7, #8]
      break;
 8002274:	e002      	b.n	800227c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002276:	4b05      	ldr	r3, [pc, #20]	; (800228c <HAL_RCC_GetSysClockFreq+0x15c>)
 8002278:	60bb      	str	r3, [r7, #8]
      break;
 800227a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800227c:	68bb      	ldr	r3, [r7, #8]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002286:	bf00      	nop
 8002288:	40023800 	.word	0x40023800
 800228c:	00f42400 	.word	0x00f42400
 8002290:	017d7840 	.word	0x017d7840

08002294 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002298:	4b03      	ldr	r3, [pc, #12]	; (80022a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	4618      	mov	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	2000000c 	.word	0x2000000c

080022ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80022b0:	f7ff fff0 	bl	8002294 <HAL_RCC_GetHCLKFreq>
 80022b4:	4601      	mov	r1, r0
 80022b6:	4b05      	ldr	r3, [pc, #20]	; (80022cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	0a9b      	lsrs	r3, r3, #10
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	4a03      	ldr	r2, [pc, #12]	; (80022d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022c2:	5cd3      	ldrb	r3, [r2, r3]
 80022c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40023800 	.word	0x40023800
 80022d0:	08005824 	.word	0x08005824

080022d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80022d8:	f7ff ffdc 	bl	8002294 <HAL_RCC_GetHCLKFreq>
 80022dc:	4601      	mov	r1, r0
 80022de:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	0b5b      	lsrs	r3, r3, #13
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	4a03      	ldr	r2, [pc, #12]	; (80022f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022ea:	5cd3      	ldrb	r3, [r2, r3]
 80022ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40023800 	.word	0x40023800
 80022f8:	08005824 	.word	0x08005824

080022fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e01d      	b.n	800234a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d106      	bne.n	8002328 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f002 fa22 	bl	800476c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2202      	movs	r2, #2
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3304      	adds	r3, #4
 8002338:	4619      	mov	r1, r3
 800233a:	4610      	mov	r0, r2
 800233c:	f000 fc18 	bl	8002b70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002352:	b480      	push	{r7}
 8002354:	b085      	sub	sp, #20
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	68da      	ldr	r2, [r3, #12]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f042 0201 	orr.w	r2, r2, #1
 8002368:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2b06      	cmp	r3, #6
 800237a:	d007      	beq.n	800238c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b082      	sub	sp, #8
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d101      	bne.n	80023ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e01d      	b.n	80023e8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d106      	bne.n	80023c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f815 	bl	80023f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2202      	movs	r2, #2
 80023ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3304      	adds	r3, #4
 80023d6:	4619      	mov	r1, r3
 80023d8:	4610      	mov	r0, r2
 80023da:	f000 fbc9 	bl	8002b70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2201      	movs	r2, #1
 8002414:	6839      	ldr	r1, [r7, #0]
 8002416:	4618      	mov	r0, r3
 8002418:	f000 fe94 	bl	8003144 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a15      	ldr	r2, [pc, #84]	; (8002478 <HAL_TIM_PWM_Start+0x74>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d004      	beq.n	8002430 <HAL_TIM_PWM_Start+0x2c>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a14      	ldr	r2, [pc, #80]	; (800247c <HAL_TIM_PWM_Start+0x78>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d101      	bne.n	8002434 <HAL_TIM_PWM_Start+0x30>
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <HAL_TIM_PWM_Start+0x32>
 8002434:	2300      	movs	r3, #0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d007      	beq.n	800244a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002448:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 0307 	and.w	r3, r3, #7
 8002454:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2b06      	cmp	r3, #6
 800245a:	d007      	beq.n	800246c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f042 0201 	orr.w	r2, r2, #1
 800246a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40010000 	.word	0x40010000
 800247c:	40010400 	.word	0x40010400

08002480 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e083      	b.n	800259c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b00      	cmp	r3, #0
 800249e:	d106      	bne.n	80024ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f002 f9b9 	bl	8004820 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2202      	movs	r2, #2
 80024b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024c4:	f023 0307 	bic.w	r3, r3, #7
 80024c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	3304      	adds	r3, #4
 80024d2:	4619      	mov	r1, r3
 80024d4:	4610      	mov	r0, r2
 80024d6:	f000 fb4b 	bl	8002b70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002502:	f023 0303 	bic.w	r3, r3, #3
 8002506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	021b      	lsls	r3, r3, #8
 8002512:	4313      	orrs	r3, r2
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002520:	f023 030c 	bic.w	r3, r3, #12
 8002524:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800252c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002530:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	021b      	lsls	r3, r3, #8
 800253c:	4313      	orrs	r3, r2
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	011a      	lsls	r2, r3, #4
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	031b      	lsls	r3, r3, #12
 8002550:	4313      	orrs	r3, r2
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4313      	orrs	r3, r2
 8002556:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800255e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8002566:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	011b      	lsls	r3, r3, #4
 8002572:	4313      	orrs	r3, r2
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	4313      	orrs	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d002      	beq.n	80025ba <HAL_TIM_Encoder_Start+0x16>
 80025b4:	2b04      	cmp	r3, #4
 80025b6:	d008      	beq.n	80025ca <HAL_TIM_Encoder_Start+0x26>
 80025b8:	e00f      	b.n	80025da <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2201      	movs	r2, #1
 80025c0:	2100      	movs	r1, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 fdbe 	bl	8003144 <TIM_CCxChannelCmd>
      break;
 80025c8:	e016      	b.n	80025f8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2201      	movs	r2, #1
 80025d0:	2104      	movs	r1, #4
 80025d2:	4618      	mov	r0, r3
 80025d4:	f000 fdb6 	bl	8003144 <TIM_CCxChannelCmd>
      break;
 80025d8:	e00e      	b.n	80025f8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2201      	movs	r2, #1
 80025e0:	2100      	movs	r1, #0
 80025e2:	4618      	mov	r0, r3
 80025e4:	f000 fdae 	bl	8003144 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2201      	movs	r2, #1
 80025ee:	2104      	movs	r1, #4
 80025f0:	4618      	mov	r0, r3
 80025f2:	f000 fda7 	bl	8003144 <TIM_CCxChannelCmd>
      break;
 80025f6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 0201 	orr.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b082      	sub	sp, #8
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b02      	cmp	r3, #2
 8002626:	d122      	bne.n	800266e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b02      	cmp	r3, #2
 8002634:	d11b      	bne.n	800266e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f06f 0202 	mvn.w	r2, #2
 800263e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	2b00      	cmp	r3, #0
 8002652:	d003      	beq.n	800265c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 fa6c 	bl	8002b32 <HAL_TIM_IC_CaptureCallback>
 800265a:	e005      	b.n	8002668 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 fa5e 	bl	8002b1e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 fa6f 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	f003 0304 	and.w	r3, r3, #4
 8002678:	2b04      	cmp	r3, #4
 800267a:	d122      	bne.n	80026c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b04      	cmp	r3, #4
 8002688:	d11b      	bne.n	80026c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f06f 0204 	mvn.w	r2, #4
 8002692:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2202      	movs	r2, #2
 8002698:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 fa42 	bl	8002b32 <HAL_TIM_IC_CaptureCallback>
 80026ae:	e005      	b.n	80026bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fa34 	bl	8002b1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 fa45 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	f003 0308 	and.w	r3, r3, #8
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d122      	bne.n	8002716 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f003 0308 	and.w	r3, r3, #8
 80026da:	2b08      	cmp	r3, #8
 80026dc:	d11b      	bne.n	8002716 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f06f 0208 	mvn.w	r2, #8
 80026e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2204      	movs	r2, #4
 80026ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 fa18 	bl	8002b32 <HAL_TIM_IC_CaptureCallback>
 8002702:	e005      	b.n	8002710 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 fa0a 	bl	8002b1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 fa1b 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	f003 0310 	and.w	r3, r3, #16
 8002720:	2b10      	cmp	r3, #16
 8002722:	d122      	bne.n	800276a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	f003 0310 	and.w	r3, r3, #16
 800272e:	2b10      	cmp	r3, #16
 8002730:	d11b      	bne.n	800276a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f06f 0210 	mvn.w	r2, #16
 800273a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2208      	movs	r2, #8
 8002740:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f000 f9ee 	bl	8002b32 <HAL_TIM_IC_CaptureCallback>
 8002756:	e005      	b.n	8002764 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f9e0 	bl	8002b1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f9f1 	bl	8002b46 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b01      	cmp	r3, #1
 8002776:	d10e      	bne.n	8002796 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b01      	cmp	r3, #1
 8002784:	d107      	bne.n	8002796 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f06f 0201 	mvn.w	r2, #1
 800278e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f001 f8b5 	bl	8003900 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a0:	2b80      	cmp	r3, #128	; 0x80
 80027a2:	d10e      	bne.n	80027c2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ae:	2b80      	cmp	r3, #128	; 0x80
 80027b0:	d107      	bne.n	80027c2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 fd35 	bl	800322c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027cc:	2b40      	cmp	r3, #64	; 0x40
 80027ce:	d10e      	bne.n	80027ee <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027da:	2b40      	cmp	r3, #64	; 0x40
 80027dc:	d107      	bne.n	80027ee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 f9b6 	bl	8002b5a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	f003 0320 	and.w	r3, r3, #32
 80027f8:	2b20      	cmp	r3, #32
 80027fa:	d10e      	bne.n	800281a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	f003 0320 	and.w	r3, r3, #32
 8002806:	2b20      	cmp	r3, #32
 8002808:	d107      	bne.n	800281a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f06f 0220 	mvn.w	r2, #32
 8002812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 fcff 	bl	8003218 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
	...

08002824 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002836:	2b01      	cmp	r3, #1
 8002838:	d101      	bne.n	800283e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800283a:	2302      	movs	r3, #2
 800283c:	e0b4      	b.n	80029a8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2202      	movs	r2, #2
 800284a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b0c      	cmp	r3, #12
 8002852:	f200 809f 	bhi.w	8002994 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002856:	a201      	add	r2, pc, #4	; (adr r2, 800285c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285c:	08002891 	.word	0x08002891
 8002860:	08002995 	.word	0x08002995
 8002864:	08002995 	.word	0x08002995
 8002868:	08002995 	.word	0x08002995
 800286c:	080028d1 	.word	0x080028d1
 8002870:	08002995 	.word	0x08002995
 8002874:	08002995 	.word	0x08002995
 8002878:	08002995 	.word	0x08002995
 800287c:	08002913 	.word	0x08002913
 8002880:	08002995 	.word	0x08002995
 8002884:	08002995 	.word	0x08002995
 8002888:	08002995 	.word	0x08002995
 800288c:	08002953 	.word	0x08002953
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68b9      	ldr	r1, [r7, #8]
 8002896:	4618      	mov	r0, r3
 8002898:	f000 fa0a 	bl	8002cb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	699a      	ldr	r2, [r3, #24]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0208 	orr.w	r2, r2, #8
 80028aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	699a      	ldr	r2, [r3, #24]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0204 	bic.w	r2, r2, #4
 80028ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6999      	ldr	r1, [r3, #24]
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	691a      	ldr	r2, [r3, #16]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	619a      	str	r2, [r3, #24]
      break;
 80028ce:	e062      	b.n	8002996 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f000 fa5a 	bl	8002d90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	699a      	ldr	r2, [r3, #24]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6999      	ldr	r1, [r3, #24]
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	021a      	lsls	r2, r3, #8
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	430a      	orrs	r2, r1
 800290e:	619a      	str	r2, [r3, #24]
      break;
 8002910:	e041      	b.n	8002996 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68b9      	ldr	r1, [r7, #8]
 8002918:	4618      	mov	r0, r3
 800291a:	f000 faaf 	bl	8002e7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	69da      	ldr	r2, [r3, #28]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0208 	orr.w	r2, r2, #8
 800292c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	69da      	ldr	r2, [r3, #28]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 0204 	bic.w	r2, r2, #4
 800293c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	69d9      	ldr	r1, [r3, #28]
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	691a      	ldr	r2, [r3, #16]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	61da      	str	r2, [r3, #28]
      break;
 8002950:	e021      	b.n	8002996 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68b9      	ldr	r1, [r7, #8]
 8002958:	4618      	mov	r0, r3
 800295a:	f000 fb03 	bl	8002f64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	69da      	ldr	r2, [r3, #28]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800296c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	69da      	ldr	r2, [r3, #28]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800297c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	69d9      	ldr	r1, [r3, #28]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	021a      	lsls	r2, r3, #8
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	430a      	orrs	r2, r1
 8002990:	61da      	str	r2, [r3, #28]
      break;
 8002992:	e000      	b.n	8002996 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002994:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_TIM_ConfigClockSource+0x18>
 80029c4:	2302      	movs	r3, #2
 80029c6:	e0a6      	b.n	8002b16 <HAL_TIM_ConfigClockSource+0x166>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b40      	cmp	r3, #64	; 0x40
 80029fe:	d067      	beq.n	8002ad0 <HAL_TIM_ConfigClockSource+0x120>
 8002a00:	2b40      	cmp	r3, #64	; 0x40
 8002a02:	d80b      	bhi.n	8002a1c <HAL_TIM_ConfigClockSource+0x6c>
 8002a04:	2b10      	cmp	r3, #16
 8002a06:	d073      	beq.n	8002af0 <HAL_TIM_ConfigClockSource+0x140>
 8002a08:	2b10      	cmp	r3, #16
 8002a0a:	d802      	bhi.n	8002a12 <HAL_TIM_ConfigClockSource+0x62>
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d06f      	beq.n	8002af0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002a10:	e078      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002a12:	2b20      	cmp	r3, #32
 8002a14:	d06c      	beq.n	8002af0 <HAL_TIM_ConfigClockSource+0x140>
 8002a16:	2b30      	cmp	r3, #48	; 0x30
 8002a18:	d06a      	beq.n	8002af0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002a1a:	e073      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002a1c:	2b70      	cmp	r3, #112	; 0x70
 8002a1e:	d00d      	beq.n	8002a3c <HAL_TIM_ConfigClockSource+0x8c>
 8002a20:	2b70      	cmp	r3, #112	; 0x70
 8002a22:	d804      	bhi.n	8002a2e <HAL_TIM_ConfigClockSource+0x7e>
 8002a24:	2b50      	cmp	r3, #80	; 0x50
 8002a26:	d033      	beq.n	8002a90 <HAL_TIM_ConfigClockSource+0xe0>
 8002a28:	2b60      	cmp	r3, #96	; 0x60
 8002a2a:	d041      	beq.n	8002ab0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002a2c:	e06a      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002a2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a32:	d066      	beq.n	8002b02 <HAL_TIM_ConfigClockSource+0x152>
 8002a34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a38:	d017      	beq.n	8002a6a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002a3a:	e063      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6818      	ldr	r0, [r3, #0]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	6899      	ldr	r1, [r3, #8]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f000 fb5a 	bl	8003104 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a5e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	609a      	str	r2, [r3, #8]
      break;
 8002a68:	e04c      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	6899      	ldr	r1, [r3, #8]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f000 fb43 	bl	8003104 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a8c:	609a      	str	r2, [r3, #8]
      break;
 8002a8e:	e039      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6818      	ldr	r0, [r3, #0]
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	6859      	ldr	r1, [r3, #4]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	f000 fab7 	bl	8003010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2150      	movs	r1, #80	; 0x50
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 fb10 	bl	80030ce <TIM_ITRx_SetConfig>
      break;
 8002aae:	e029      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	6859      	ldr	r1, [r3, #4]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	461a      	mov	r2, r3
 8002abe:	f000 fad6 	bl	800306e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2160      	movs	r1, #96	; 0x60
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 fb00 	bl	80030ce <TIM_ITRx_SetConfig>
      break;
 8002ace:	e019      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	6859      	ldr	r1, [r3, #4]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	461a      	mov	r2, r3
 8002ade:	f000 fa97 	bl	8003010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2140      	movs	r1, #64	; 0x40
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 faf0 	bl	80030ce <TIM_ITRx_SetConfig>
      break;
 8002aee:	e009      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4619      	mov	r1, r3
 8002afa:	4610      	mov	r0, r2
 8002afc:	f000 fae7 	bl	80030ce <TIM_ITRx_SetConfig>
      break;
 8002b00:	e000      	b.n	8002b04 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002b02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b083      	sub	sp, #12
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b3a:	bf00      	nop
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b46:	b480      	push	{r7}
 8002b48:	b083      	sub	sp, #12
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
	...

08002b70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a40      	ldr	r2, [pc, #256]	; (8002c84 <TIM_Base_SetConfig+0x114>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d013      	beq.n	8002bb0 <TIM_Base_SetConfig+0x40>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b8e:	d00f      	beq.n	8002bb0 <TIM_Base_SetConfig+0x40>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a3d      	ldr	r2, [pc, #244]	; (8002c88 <TIM_Base_SetConfig+0x118>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d00b      	beq.n	8002bb0 <TIM_Base_SetConfig+0x40>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a3c      	ldr	r2, [pc, #240]	; (8002c8c <TIM_Base_SetConfig+0x11c>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d007      	beq.n	8002bb0 <TIM_Base_SetConfig+0x40>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a3b      	ldr	r2, [pc, #236]	; (8002c90 <TIM_Base_SetConfig+0x120>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d003      	beq.n	8002bb0 <TIM_Base_SetConfig+0x40>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a3a      	ldr	r2, [pc, #232]	; (8002c94 <TIM_Base_SetConfig+0x124>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d108      	bne.n	8002bc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a2f      	ldr	r2, [pc, #188]	; (8002c84 <TIM_Base_SetConfig+0x114>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d02b      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bd0:	d027      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a2c      	ldr	r2, [pc, #176]	; (8002c88 <TIM_Base_SetConfig+0x118>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d023      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a2b      	ldr	r2, [pc, #172]	; (8002c8c <TIM_Base_SetConfig+0x11c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d01f      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a2a      	ldr	r2, [pc, #168]	; (8002c90 <TIM_Base_SetConfig+0x120>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d01b      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a29      	ldr	r2, [pc, #164]	; (8002c94 <TIM_Base_SetConfig+0x124>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d017      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a28      	ldr	r2, [pc, #160]	; (8002c98 <TIM_Base_SetConfig+0x128>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d013      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a27      	ldr	r2, [pc, #156]	; (8002c9c <TIM_Base_SetConfig+0x12c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d00f      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a26      	ldr	r2, [pc, #152]	; (8002ca0 <TIM_Base_SetConfig+0x130>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d00b      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a25      	ldr	r2, [pc, #148]	; (8002ca4 <TIM_Base_SetConfig+0x134>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d007      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a24      	ldr	r2, [pc, #144]	; (8002ca8 <TIM_Base_SetConfig+0x138>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d003      	beq.n	8002c22 <TIM_Base_SetConfig+0xb2>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a23      	ldr	r2, [pc, #140]	; (8002cac <TIM_Base_SetConfig+0x13c>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d108      	bne.n	8002c34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <TIM_Base_SetConfig+0x114>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d003      	beq.n	8002c68 <TIM_Base_SetConfig+0xf8>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a0c      	ldr	r2, [pc, #48]	; (8002c94 <TIM_Base_SetConfig+0x124>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d103      	bne.n	8002c70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	615a      	str	r2, [r3, #20]
}
 8002c76:	bf00      	nop
 8002c78:	3714      	adds	r7, #20
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	40010000 	.word	0x40010000
 8002c88:	40000400 	.word	0x40000400
 8002c8c:	40000800 	.word	0x40000800
 8002c90:	40000c00 	.word	0x40000c00
 8002c94:	40010400 	.word	0x40010400
 8002c98:	40014000 	.word	0x40014000
 8002c9c:	40014400 	.word	0x40014400
 8002ca0:	40014800 	.word	0x40014800
 8002ca4:	40001800 	.word	0x40001800
 8002ca8:	40001c00 	.word	0x40001c00
 8002cac:	40002000 	.word	0x40002000

08002cb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b087      	sub	sp, #28
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	f023 0201 	bic.w	r2, r3, #1
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f023 0303 	bic.w	r3, r3, #3
 8002ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	f023 0302 	bic.w	r3, r3, #2
 8002cf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a20      	ldr	r2, [pc, #128]	; (8002d88 <TIM_OC1_SetConfig+0xd8>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d003      	beq.n	8002d14 <TIM_OC1_SetConfig+0x64>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a1f      	ldr	r2, [pc, #124]	; (8002d8c <TIM_OC1_SetConfig+0xdc>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d10c      	bne.n	8002d2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	f023 0308 	bic.w	r3, r3, #8
 8002d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	f023 0304 	bic.w	r3, r3, #4
 8002d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a15      	ldr	r2, [pc, #84]	; (8002d88 <TIM_OC1_SetConfig+0xd8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d003      	beq.n	8002d3e <TIM_OC1_SetConfig+0x8e>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a14      	ldr	r2, [pc, #80]	; (8002d8c <TIM_OC1_SetConfig+0xdc>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d111      	bne.n	8002d62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	697a      	ldr	r2, [r7, #20]
 8002d7a:	621a      	str	r2, [r3, #32]
}
 8002d7c:	bf00      	nop
 8002d7e:	371c      	adds	r7, #28
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	40010000 	.word	0x40010000
 8002d8c:	40010400 	.word	0x40010400

08002d90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b087      	sub	sp, #28
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	f023 0210 	bic.w	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	021b      	lsls	r3, r3, #8
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	f023 0320 	bic.w	r3, r3, #32
 8002dda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	011b      	lsls	r3, r3, #4
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	4a22      	ldr	r2, [pc, #136]	; (8002e74 <TIM_OC2_SetConfig+0xe4>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d003      	beq.n	8002df8 <TIM_OC2_SetConfig+0x68>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a21      	ldr	r2, [pc, #132]	; (8002e78 <TIM_OC2_SetConfig+0xe8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d10d      	bne.n	8002e14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a17      	ldr	r2, [pc, #92]	; (8002e74 <TIM_OC2_SetConfig+0xe4>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d003      	beq.n	8002e24 <TIM_OC2_SetConfig+0x94>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a16      	ldr	r2, [pc, #88]	; (8002e78 <TIM_OC2_SetConfig+0xe8>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d113      	bne.n	8002e4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	621a      	str	r2, [r3, #32]
}
 8002e66:	bf00      	nop
 8002e68:	371c      	adds	r7, #28
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40010000 	.word	0x40010000
 8002e78:	40010400 	.word	0x40010400

08002e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f023 0303 	bic.w	r3, r3, #3
 8002eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	021b      	lsls	r3, r3, #8
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a21      	ldr	r2, [pc, #132]	; (8002f5c <TIM_OC3_SetConfig+0xe0>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d003      	beq.n	8002ee2 <TIM_OC3_SetConfig+0x66>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a20      	ldr	r2, [pc, #128]	; (8002f60 <TIM_OC3_SetConfig+0xe4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d10d      	bne.n	8002efe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	021b      	lsls	r3, r3, #8
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a16      	ldr	r2, [pc, #88]	; (8002f5c <TIM_OC3_SetConfig+0xe0>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d003      	beq.n	8002f0e <TIM_OC3_SetConfig+0x92>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a15      	ldr	r2, [pc, #84]	; (8002f60 <TIM_OC3_SetConfig+0xe4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d113      	bne.n	8002f36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	621a      	str	r2, [r3, #32]
}
 8002f50:	bf00      	nop
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	40010000 	.word	0x40010000
 8002f60:	40010400 	.word	0x40010400

08002f64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b087      	sub	sp, #28
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a1b      	ldr	r3, [r3, #32]
 8002f7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	021b      	lsls	r3, r3, #8
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	031b      	lsls	r3, r3, #12
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a12      	ldr	r2, [pc, #72]	; (8003008 <TIM_OC4_SetConfig+0xa4>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d003      	beq.n	8002fcc <TIM_OC4_SetConfig+0x68>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a11      	ldr	r2, [pc, #68]	; (800300c <TIM_OC4_SetConfig+0xa8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d109      	bne.n	8002fe0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	019b      	lsls	r3, r3, #6
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	621a      	str	r2, [r3, #32]
}
 8002ffa:	bf00      	nop
 8002ffc:	371c      	adds	r7, #28
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	40010000 	.word	0x40010000
 800300c:	40010400 	.word	0x40010400

08003010 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	f023 0201 	bic.w	r2, r3, #1
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800303a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	4313      	orrs	r3, r2
 8003044:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	f023 030a 	bic.w	r3, r3, #10
 800304c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	4313      	orrs	r3, r2
 8003054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	621a      	str	r2, [r3, #32]
}
 8003062:	bf00      	nop
 8003064:	371c      	adds	r7, #28
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800306e:	b480      	push	{r7}
 8003070:	b087      	sub	sp, #28
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	f023 0210 	bic.w	r2, r3, #16
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003098:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	031b      	lsls	r3, r3, #12
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	621a      	str	r2, [r3, #32]
}
 80030c2:	bf00      	nop
 80030c4:	371c      	adds	r7, #28
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b085      	sub	sp, #20
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
 80030d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f043 0307 	orr.w	r3, r3, #7
 80030f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	609a      	str	r2, [r3, #8]
}
 80030f8:	bf00      	nop
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003104:	b480      	push	{r7}
 8003106:	b087      	sub	sp, #28
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
 8003110:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800311e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	021a      	lsls	r2, r3, #8
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	431a      	orrs	r2, r3
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	4313      	orrs	r3, r2
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	4313      	orrs	r3, r2
 8003130:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	609a      	str	r2, [r3, #8]
}
 8003138:	bf00      	nop
 800313a:	371c      	adds	r7, #28
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f003 031f 	and.w	r3, r3, #31
 8003156:	2201      	movs	r2, #1
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a1a      	ldr	r2, [r3, #32]
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	43db      	mvns	r3, r3
 8003166:	401a      	ands	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6a1a      	ldr	r2, [r3, #32]
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	f003 031f 	and.w	r3, r3, #31
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	fa01 f303 	lsl.w	r3, r1, r3
 800317c:	431a      	orrs	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	621a      	str	r2, [r3, #32]
}
 8003182:	bf00      	nop
 8003184:	371c      	adds	r7, #28
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800318e:	b480      	push	{r7}
 8003190:	b085      	sub	sp, #20
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e032      	b.n	800320c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2202      	movs	r2, #2
 80031b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031de:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	68ba      	ldr	r2, [r7, #8]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e03f      	b.n	80032d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d106      	bne.n	800326c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f001 fbde 	bl	8004a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2224      	movs	r2, #36	; 0x24
 8003270:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003282:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f90b 	bl	80034a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003298:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695a      	ldr	r2, [r3, #20]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68da      	ldr	r2, [r3, #12]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2220      	movs	r2, #32
 80032c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2220      	movs	r2, #32
 80032cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b088      	sub	sp, #32
 80032de:	af02      	add	r7, sp, #8
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	603b      	str	r3, [r7, #0]
 80032e6:	4613      	mov	r3, r2
 80032e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b20      	cmp	r3, #32
 80032f8:	f040 8083 	bne.w	8003402 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d002      	beq.n	8003308 <HAL_UART_Transmit+0x2e>
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e07b      	b.n	8003404 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <HAL_UART_Transmit+0x40>
 8003316:	2302      	movs	r3, #2
 8003318:	e074      	b.n	8003404 <HAL_UART_Transmit+0x12a>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2221      	movs	r2, #33	; 0x21
 800332c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003330:	f7fd fd4e 	bl	8000dd0 <HAL_GetTick>
 8003334:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	88fa      	ldrh	r2, [r7, #6]
 800333a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	88fa      	ldrh	r2, [r7, #6]
 8003340:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003342:	e042      	b.n	80033ca <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800335a:	d122      	bne.n	80033a2 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2200      	movs	r2, #0
 8003364:	2180      	movs	r1, #128	; 0x80
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 f850 	bl	800340c <UART_WaitOnFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e046      	b.n	8003404 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003388:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d103      	bne.n	800339a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3302      	adds	r3, #2
 8003396:	60bb      	str	r3, [r7, #8]
 8003398:	e017      	b.n	80033ca <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	3301      	adds	r3, #1
 800339e:	60bb      	str	r3, [r7, #8]
 80033a0:	e013      	b.n	80033ca <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	2200      	movs	r2, #0
 80033aa:	2180      	movs	r1, #128	; 0x80
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f82d 	bl	800340c <UART_WaitOnFlagUntilTimeout>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e023      	b.n	8003404 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	1c5a      	adds	r2, r3, #1
 80033c0:	60ba      	str	r2, [r7, #8]
 80033c2:	781a      	ldrb	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1b7      	bne.n	8003344 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2200      	movs	r2, #0
 80033dc:	2140      	movs	r1, #64	; 0x40
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f814 	bl	800340c <UART_WaitOnFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e00a      	b.n	8003404 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	e000      	b.n	8003404 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003402:	2302      	movs	r3, #2
  }
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	4613      	mov	r3, r2
 800341a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800341c:	e02c      	b.n	8003478 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003424:	d028      	beq.n	8003478 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d007      	beq.n	800343c <UART_WaitOnFlagUntilTimeout+0x30>
 800342c:	f7fd fcd0 	bl	8000dd0 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	429a      	cmp	r2, r3
 800343a:	d21d      	bcs.n	8003478 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800344a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	695a      	ldr	r2, [r3, #20]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0201 	bic.w	r2, r2, #1
 800345a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e00f      	b.n	8003498 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	4013      	ands	r3, r2
 8003482:	68ba      	ldr	r2, [r7, #8]
 8003484:	429a      	cmp	r2, r3
 8003486:	bf0c      	ite	eq
 8003488:	2301      	moveq	r3, #1
 800348a:	2300      	movne	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	461a      	mov	r2, r3
 8003490:	79fb      	ldrb	r3, [r7, #7]
 8003492:	429a      	cmp	r2, r3
 8003494:	d0c3      	beq.n	800341e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034a0:	b5b0      	push	{r4, r5, r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68da      	ldr	r2, [r3, #12]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	695b      	ldr	r3, [r3, #20]
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80034e0:	f023 030c 	bic.w	r3, r3, #12
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	68f9      	ldr	r1, [r7, #12]
 80034ea:	430b      	orrs	r3, r1
 80034ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	699a      	ldr	r2, [r3, #24]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800350c:	f040 80e4 	bne.w	80036d8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4aab      	ldr	r2, [pc, #684]	; (80037c4 <UART_SetConfig+0x324>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d004      	beq.n	8003524 <UART_SetConfig+0x84>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4aaa      	ldr	r2, [pc, #680]	; (80037c8 <UART_SetConfig+0x328>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d16c      	bne.n	80035fe <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003524:	f7fe fed6 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 8003528:	4602      	mov	r2, r0
 800352a:	4613      	mov	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	009a      	lsls	r2, r3, #2
 8003532:	441a      	add	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	fbb2 f3f3 	udiv	r3, r2, r3
 800353e:	4aa3      	ldr	r2, [pc, #652]	; (80037cc <UART_SetConfig+0x32c>)
 8003540:	fba2 2303 	umull	r2, r3, r2, r3
 8003544:	095b      	lsrs	r3, r3, #5
 8003546:	011c      	lsls	r4, r3, #4
 8003548:	f7fe fec4 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 800354c:	4602      	mov	r2, r0
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	009a      	lsls	r2, r3, #2
 8003556:	441a      	add	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003562:	f7fe feb7 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 8003566:	4602      	mov	r2, r0
 8003568:	4613      	mov	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	009a      	lsls	r2, r3, #2
 8003570:	441a      	add	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	fbb2 f3f3 	udiv	r3, r2, r3
 800357c:	4a93      	ldr	r2, [pc, #588]	; (80037cc <UART_SetConfig+0x32c>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	2264      	movs	r2, #100	; 0x64
 8003586:	fb02 f303 	mul.w	r3, r2, r3
 800358a:	1aeb      	subs	r3, r5, r3
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	3332      	adds	r3, #50	; 0x32
 8003590:	4a8e      	ldr	r2, [pc, #568]	; (80037cc <UART_SetConfig+0x32c>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	095b      	lsrs	r3, r3, #5
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800359e:	441c      	add	r4, r3
 80035a0:	f7fe fe98 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 80035a4:	4602      	mov	r2, r0
 80035a6:	4613      	mov	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4413      	add	r3, r2
 80035ac:	009a      	lsls	r2, r3, #2
 80035ae:	441a      	add	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80035ba:	f7fe fe8b 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 80035be:	4602      	mov	r2, r0
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	009a      	lsls	r2, r3, #2
 80035c8:	441a      	add	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d4:	4a7d      	ldr	r2, [pc, #500]	; (80037cc <UART_SetConfig+0x32c>)
 80035d6:	fba2 2303 	umull	r2, r3, r2, r3
 80035da:	095b      	lsrs	r3, r3, #5
 80035dc:	2264      	movs	r2, #100	; 0x64
 80035de:	fb02 f303 	mul.w	r3, r2, r3
 80035e2:	1aeb      	subs	r3, r5, r3
 80035e4:	00db      	lsls	r3, r3, #3
 80035e6:	3332      	adds	r3, #50	; 0x32
 80035e8:	4a78      	ldr	r2, [pc, #480]	; (80037cc <UART_SetConfig+0x32c>)
 80035ea:	fba2 2303 	umull	r2, r3, r2, r3
 80035ee:	095b      	lsrs	r3, r3, #5
 80035f0:	f003 0207 	and.w	r2, r3, #7
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4422      	add	r2, r4
 80035fa:	609a      	str	r2, [r3, #8]
 80035fc:	e154      	b.n	80038a8 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80035fe:	f7fe fe55 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 8003602:	4602      	mov	r2, r0
 8003604:	4613      	mov	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	009a      	lsls	r2, r3, #2
 800360c:	441a      	add	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	fbb2 f3f3 	udiv	r3, r2, r3
 8003618:	4a6c      	ldr	r2, [pc, #432]	; (80037cc <UART_SetConfig+0x32c>)
 800361a:	fba2 2303 	umull	r2, r3, r2, r3
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	011c      	lsls	r4, r3, #4
 8003622:	f7fe fe43 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 8003626:	4602      	mov	r2, r0
 8003628:	4613      	mov	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	4413      	add	r3, r2
 800362e:	009a      	lsls	r2, r3, #2
 8003630:	441a      	add	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	fbb2 f5f3 	udiv	r5, r2, r3
 800363c:	f7fe fe36 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 8003640:	4602      	mov	r2, r0
 8003642:	4613      	mov	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	009a      	lsls	r2, r3, #2
 800364a:	441a      	add	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	fbb2 f3f3 	udiv	r3, r2, r3
 8003656:	4a5d      	ldr	r2, [pc, #372]	; (80037cc <UART_SetConfig+0x32c>)
 8003658:	fba2 2303 	umull	r2, r3, r2, r3
 800365c:	095b      	lsrs	r3, r3, #5
 800365e:	2264      	movs	r2, #100	; 0x64
 8003660:	fb02 f303 	mul.w	r3, r2, r3
 8003664:	1aeb      	subs	r3, r5, r3
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	3332      	adds	r3, #50	; 0x32
 800366a:	4a58      	ldr	r2, [pc, #352]	; (80037cc <UART_SetConfig+0x32c>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	095b      	lsrs	r3, r3, #5
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003678:	441c      	add	r4, r3
 800367a:	f7fe fe17 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 800367e:	4602      	mov	r2, r0
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	009a      	lsls	r2, r3, #2
 8003688:	441a      	add	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	fbb2 f5f3 	udiv	r5, r2, r3
 8003694:	f7fe fe0a 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 8003698:	4602      	mov	r2, r0
 800369a:	4613      	mov	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	4413      	add	r3, r2
 80036a0:	009a      	lsls	r2, r3, #2
 80036a2:	441a      	add	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ae:	4a47      	ldr	r2, [pc, #284]	; (80037cc <UART_SetConfig+0x32c>)
 80036b0:	fba2 2303 	umull	r2, r3, r2, r3
 80036b4:	095b      	lsrs	r3, r3, #5
 80036b6:	2264      	movs	r2, #100	; 0x64
 80036b8:	fb02 f303 	mul.w	r3, r2, r3
 80036bc:	1aeb      	subs	r3, r5, r3
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	3332      	adds	r3, #50	; 0x32
 80036c2:	4a42      	ldr	r2, [pc, #264]	; (80037cc <UART_SetConfig+0x32c>)
 80036c4:	fba2 2303 	umull	r2, r3, r2, r3
 80036c8:	095b      	lsrs	r3, r3, #5
 80036ca:	f003 0207 	and.w	r2, r3, #7
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4422      	add	r2, r4
 80036d4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80036d6:	e0e7      	b.n	80038a8 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a39      	ldr	r2, [pc, #228]	; (80037c4 <UART_SetConfig+0x324>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d004      	beq.n	80036ec <UART_SetConfig+0x24c>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a38      	ldr	r2, [pc, #224]	; (80037c8 <UART_SetConfig+0x328>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d171      	bne.n	80037d0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80036ec:	f7fe fdf2 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4613      	mov	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	009a      	lsls	r2, r3, #2
 80036fa:	441a      	add	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	fbb2 f3f3 	udiv	r3, r2, r3
 8003706:	4a31      	ldr	r2, [pc, #196]	; (80037cc <UART_SetConfig+0x32c>)
 8003708:	fba2 2303 	umull	r2, r3, r2, r3
 800370c:	095b      	lsrs	r3, r3, #5
 800370e:	011c      	lsls	r4, r3, #4
 8003710:	f7fe fde0 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 8003714:	4602      	mov	r2, r0
 8003716:	4613      	mov	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	4413      	add	r3, r2
 800371c:	009a      	lsls	r2, r3, #2
 800371e:	441a      	add	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	fbb2 f5f3 	udiv	r5, r2, r3
 800372a:	f7fe fdd3 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 800372e:	4602      	mov	r2, r0
 8003730:	4613      	mov	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	009a      	lsls	r2, r3, #2
 8003738:	441a      	add	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	fbb2 f3f3 	udiv	r3, r2, r3
 8003744:	4a21      	ldr	r2, [pc, #132]	; (80037cc <UART_SetConfig+0x32c>)
 8003746:	fba2 2303 	umull	r2, r3, r2, r3
 800374a:	095b      	lsrs	r3, r3, #5
 800374c:	2264      	movs	r2, #100	; 0x64
 800374e:	fb02 f303 	mul.w	r3, r2, r3
 8003752:	1aeb      	subs	r3, r5, r3
 8003754:	011b      	lsls	r3, r3, #4
 8003756:	3332      	adds	r3, #50	; 0x32
 8003758:	4a1c      	ldr	r2, [pc, #112]	; (80037cc <UART_SetConfig+0x32c>)
 800375a:	fba2 2303 	umull	r2, r3, r2, r3
 800375e:	095b      	lsrs	r3, r3, #5
 8003760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003764:	441c      	add	r4, r3
 8003766:	f7fe fdb5 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 800376a:	4602      	mov	r2, r0
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	009a      	lsls	r2, r3, #2
 8003774:	441a      	add	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	fbb2 f5f3 	udiv	r5, r2, r3
 8003780:	f7fe fda8 	bl	80022d4 <HAL_RCC_GetPCLK2Freq>
 8003784:	4602      	mov	r2, r0
 8003786:	4613      	mov	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4413      	add	r3, r2
 800378c:	009a      	lsls	r2, r3, #2
 800378e:	441a      	add	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	fbb2 f3f3 	udiv	r3, r2, r3
 800379a:	4a0c      	ldr	r2, [pc, #48]	; (80037cc <UART_SetConfig+0x32c>)
 800379c:	fba2 2303 	umull	r2, r3, r2, r3
 80037a0:	095b      	lsrs	r3, r3, #5
 80037a2:	2264      	movs	r2, #100	; 0x64
 80037a4:	fb02 f303 	mul.w	r3, r2, r3
 80037a8:	1aeb      	subs	r3, r5, r3
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	3332      	adds	r3, #50	; 0x32
 80037ae:	4a07      	ldr	r2, [pc, #28]	; (80037cc <UART_SetConfig+0x32c>)
 80037b0:	fba2 2303 	umull	r2, r3, r2, r3
 80037b4:	095b      	lsrs	r3, r3, #5
 80037b6:	f003 020f 	and.w	r2, r3, #15
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4422      	add	r2, r4
 80037c0:	609a      	str	r2, [r3, #8]
 80037c2:	e071      	b.n	80038a8 <UART_SetConfig+0x408>
 80037c4:	40011000 	.word	0x40011000
 80037c8:	40011400 	.word	0x40011400
 80037cc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80037d0:	f7fe fd6c 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 80037d4:	4602      	mov	r2, r0
 80037d6:	4613      	mov	r3, r2
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	4413      	add	r3, r2
 80037dc:	009a      	lsls	r2, r3, #2
 80037de:	441a      	add	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ea:	4a31      	ldr	r2, [pc, #196]	; (80038b0 <UART_SetConfig+0x410>)
 80037ec:	fba2 2303 	umull	r2, r3, r2, r3
 80037f0:	095b      	lsrs	r3, r3, #5
 80037f2:	011c      	lsls	r4, r3, #4
 80037f4:	f7fe fd5a 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 80037f8:	4602      	mov	r2, r0
 80037fa:	4613      	mov	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4413      	add	r3, r2
 8003800:	009a      	lsls	r2, r3, #2
 8003802:	441a      	add	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	fbb2 f5f3 	udiv	r5, r2, r3
 800380e:	f7fe fd4d 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 8003812:	4602      	mov	r2, r0
 8003814:	4613      	mov	r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4413      	add	r3, r2
 800381a:	009a      	lsls	r2, r3, #2
 800381c:	441a      	add	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	fbb2 f3f3 	udiv	r3, r2, r3
 8003828:	4a21      	ldr	r2, [pc, #132]	; (80038b0 <UART_SetConfig+0x410>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	095b      	lsrs	r3, r3, #5
 8003830:	2264      	movs	r2, #100	; 0x64
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	1aeb      	subs	r3, r5, r3
 8003838:	011b      	lsls	r3, r3, #4
 800383a:	3332      	adds	r3, #50	; 0x32
 800383c:	4a1c      	ldr	r2, [pc, #112]	; (80038b0 <UART_SetConfig+0x410>)
 800383e:	fba2 2303 	umull	r2, r3, r2, r3
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003848:	441c      	add	r4, r3
 800384a:	f7fe fd2f 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 800384e:	4602      	mov	r2, r0
 8003850:	4613      	mov	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	009a      	lsls	r2, r3, #2
 8003858:	441a      	add	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	fbb2 f5f3 	udiv	r5, r2, r3
 8003864:	f7fe fd22 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
 8003868:	4602      	mov	r2, r0
 800386a:	4613      	mov	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	009a      	lsls	r2, r3, #2
 8003872:	441a      	add	r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	fbb2 f3f3 	udiv	r3, r2, r3
 800387e:	4a0c      	ldr	r2, [pc, #48]	; (80038b0 <UART_SetConfig+0x410>)
 8003880:	fba2 2303 	umull	r2, r3, r2, r3
 8003884:	095b      	lsrs	r3, r3, #5
 8003886:	2264      	movs	r2, #100	; 0x64
 8003888:	fb02 f303 	mul.w	r3, r2, r3
 800388c:	1aeb      	subs	r3, r5, r3
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	3332      	adds	r3, #50	; 0x32
 8003892:	4a07      	ldr	r2, [pc, #28]	; (80038b0 <UART_SetConfig+0x410>)
 8003894:	fba2 2303 	umull	r2, r3, r2, r3
 8003898:	095b      	lsrs	r3, r3, #5
 800389a:	f003 020f 	and.w	r2, r3, #15
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4422      	add	r2, r4
 80038a4:	609a      	str	r2, [r3, #8]
}
 80038a6:	e7ff      	b.n	80038a8 <UART_SetConfig+0x408>
 80038a8:	bf00      	nop
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bdb0      	pop	{r4, r5, r7, pc}
 80038b0:	51eb851f 	.word	0x51eb851f

080038b4 <buzzer_init>:
	HAL_Delay(length);

}
*/

void buzzer_init(void){
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
}
 80038b8:	bf00      	nop
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
	...

080038c4 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int c) {
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  if( c == '\n' ) {
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b0a      	cmp	r3, #10
 80038d0:	d108      	bne.n	80038e4 <__io_putchar+0x20>
    int _c = '\r';
 80038d2:	230d      	movs	r3, #13
 80038d4:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &_c, 1, 1);
 80038d6:	f107 010c 	add.w	r1, r7, #12
 80038da:	2301      	movs	r3, #1
 80038dc:	2201      	movs	r2, #1
 80038de:	4807      	ldr	r0, [pc, #28]	; (80038fc <__io_putchar+0x38>)
 80038e0:	f7ff fcfb 	bl	80032da <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart1, &c, 1, 1);
 80038e4:	1d39      	adds	r1, r7, #4
 80038e6:	2301      	movs	r3, #1
 80038e8:	2201      	movs	r2, #1
 80038ea:	4804      	ldr	r0, [pc, #16]	; (80038fc <__io_putchar+0x38>)
 80038ec:	f7ff fcf5 	bl	80032da <HAL_UART_Transmit>
  return 0;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	200001e4 	.word	0x200001e4

08003900 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003900:	b5b0      	push	{r4, r5, r7, lr}
 8003902:	b08a      	sub	sp, #40	; 0x28
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef ConfigOC;
	ConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003908:	2360      	movs	r3, #96	; 0x60
 800390a:	60bb      	str	r3, [r7, #8]
	ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800390c:	2300      	movs	r3, #0
 800390e:	613b      	str	r3, [r7, #16]
	ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003910:	2300      	movs	r3, #0
 8003912:	61bb      	str	r3, [r7, #24]

	if(htim == &htim6){
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4ac2      	ldr	r2, [pc, #776]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8003918:	4293      	cmp	r3, r2
 800391a:	f040 827f 	bne.w	8003e1c <HAL_TIM_PeriodElapsedCallback+0x51c>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);   //
		  break;
	  }
*/

		cnt_l = TIM4 -> CNT;
 800391e:	4bc1      	ldr	r3, [pc, #772]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8003920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003922:	ee07 3a90 	vmov	s15, r3
 8003926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800392a:	4bbf      	ldr	r3, [pc, #764]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800392c:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = TIM8 -> CNT;
 8003930:	4bbe      	ldr	r3, [pc, #760]	; (8003c2c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8003932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003934:	ee07 3a90 	vmov	s15, r3
 8003938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800393c:	4bbc      	ldr	r3, [pc, #752]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800393e:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_l > 40000) cnt_l = cnt_l - 65535;
 8003942:	4bb9      	ldr	r3, [pc, #740]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003944:	edd3 7a00 	vldr	s15, [r3]
 8003948:	ed9f 7aba 	vldr	s14, [pc, #744]	; 8003c34 <HAL_TIM_PeriodElapsedCallback+0x334>
 800394c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003954:	dd09      	ble.n	800396a <HAL_TIM_PeriodElapsedCallback+0x6a>
 8003956:	4bb4      	ldr	r3, [pc, #720]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003958:	edd3 7a00 	vldr	s15, [r3]
 800395c:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x338>
 8003960:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003964:	4bb0      	ldr	r3, [pc, #704]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003966:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_r > 40000) cnt_r = cnt_r - 65535;
 800396a:	4bb1      	ldr	r3, [pc, #708]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800396c:	edd3 7a00 	vldr	s15, [r3]
 8003970:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8003c34 <HAL_TIM_PeriodElapsedCallback+0x334>
 8003974:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397c:	dd09      	ble.n	8003992 <HAL_TIM_PeriodElapsedCallback+0x92>
 800397e:	4bac      	ldr	r3, [pc, #688]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003980:	edd3 7a00 	vldr	s15, [r3]
 8003984:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x338>
 8003988:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800398c:	4ba8      	ldr	r3, [pc, #672]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800398e:	edc3 7a00 	vstr	s15, [r3]
		cnt_r = cnt_r * -1;
 8003992:	4ba7      	ldr	r3, [pc, #668]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003994:	edd3 7a00 	vldr	s15, [r3]
 8003998:	eef1 7a67 	vneg.f32	s15, s15
 800399c:	4ba4      	ldr	r3, [pc, #656]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800399e:	edc3 7a00 	vstr	s15, [r3]

		dist_l = dist_l + cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 80039a2:	4ba6      	ldr	r3, [pc, #664]	; (8003c3c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fc fd72 	bl	8000490 <__aeabi_f2d>
 80039ac:	4604      	mov	r4, r0
 80039ae:	460d      	mov	r5, r1
 80039b0:	4b9d      	ldr	r3, [pc, #628]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7fc fd6b 	bl	8000490 <__aeabi_f2d>
 80039ba:	a395      	add	r3, pc, #596	; (adr r3, 8003c10 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80039bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c0:	f7fc fdbe 	bl	8000540 <__aeabi_dmul>
 80039c4:	4602      	mov	r2, r0
 80039c6:	460b      	mov	r3, r1
 80039c8:	4620      	mov	r0, r4
 80039ca:	4629      	mov	r1, r5
 80039cc:	f7fc fc02 	bl	80001d4 <__adddf3>
 80039d0:	4603      	mov	r3, r0
 80039d2:	460c      	mov	r4, r1
 80039d4:	4618      	mov	r0, r3
 80039d6:	4621      	mov	r1, r4
 80039d8:	f7fc ffc4 	bl	8000964 <__aeabi_d2f>
 80039dc:	4602      	mov	r2, r0
 80039de:	4b97      	ldr	r3, [pc, #604]	; (8003c3c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80039e0:	601a      	str	r2, [r3, #0]
		dist_r = dist_r + cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4);
 80039e2:	4b97      	ldr	r3, [pc, #604]	; (8003c40 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fc fd52 	bl	8000490 <__aeabi_f2d>
 80039ec:	4604      	mov	r4, r0
 80039ee:	460d      	mov	r5, r1
 80039f0:	4b8f      	ldr	r3, [pc, #572]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7fc fd4b 	bl	8000490 <__aeabi_f2d>
 80039fa:	a385      	add	r3, pc, #532	; (adr r3, 8003c10 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80039fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a00:	f7fc fd9e 	bl	8000540 <__aeabi_dmul>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	4620      	mov	r0, r4
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	f7fc fbe2 	bl	80001d4 <__adddf3>
 8003a10:	4603      	mov	r3, r0
 8003a12:	460c      	mov	r4, r1
 8003a14:	4618      	mov	r0, r3
 8003a16:	4621      	mov	r1, r4
 8003a18:	f7fc ffa4 	bl	8000964 <__aeabi_d2f>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	4b88      	ldr	r3, [pc, #544]	; (8003c40 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8003a20:	601a      	str	r2, [r3, #0]

		speed_l = cnt_l * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 8003a22:	4b81      	ldr	r3, [pc, #516]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fc fd32 	bl	8000490 <__aeabi_f2d>
 8003a2c:	a378      	add	r3, pc, #480	; (adr r3, 8003c10 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8003a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a32:	f7fc fd85 	bl	8000540 <__aeabi_dmul>
 8003a36:	4603      	mov	r3, r0
 8003a38:	460c      	mov	r4, r1
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	4621      	mov	r1, r4
 8003a3e:	a376      	add	r3, pc, #472	; (adr r3, 8003c18 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8003a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a44:	f7fc fea6 	bl	8000794 <__aeabi_ddiv>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	460c      	mov	r4, r1
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	4621      	mov	r1, r4
 8003a50:	f7fc ff88 	bl	8000964 <__aeabi_d2f>
 8003a54:	4602      	mov	r2, r0
 8003a56:	4b7b      	ldr	r3, [pc, #492]	; (8003c44 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003a58:	601a      	str	r2, [r3, #0]
		speed_r = cnt_r * (DIAMETER * M_PI * 11 / 40 / 4096 / 4) / 0.001;
 8003a5a:	4b75      	ldr	r3, [pc, #468]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fc fd16 	bl	8000490 <__aeabi_f2d>
 8003a64:	a36a      	add	r3, pc, #424	; (adr r3, 8003c10 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8003a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6a:	f7fc fd69 	bl	8000540 <__aeabi_dmul>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	460c      	mov	r4, r1
 8003a72:	4618      	mov	r0, r3
 8003a74:	4621      	mov	r1, r4
 8003a76:	a368      	add	r3, pc, #416	; (adr r3, 8003c18 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8003a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7c:	f7fc fe8a 	bl	8000794 <__aeabi_ddiv>
 8003a80:	4603      	mov	r3, r0
 8003a82:	460c      	mov	r4, r1
 8003a84:	4618      	mov	r0, r3
 8003a86:	4621      	mov	r1, r4
 8003a88:	f7fc ff6c 	bl	8000964 <__aeabi_d2f>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	4b6e      	ldr	r3, [pc, #440]	; (8003c48 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003a90:	601a      	str	r2, [r3, #0]

		TIM4 -> CNT = 0;
 8003a92:	4b64      	ldr	r3, [pc, #400]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	625a      	str	r2, [r3, #36]	; 0x24
		TIM8 -> CNT = 0;
 8003a98:	4b64      	ldr	r3, [pc, #400]	; (8003c2c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	625a      	str	r2, [r3, #36]	; 0x24

		if(MF.FLAG.DRV){
 8003a9e:	4b6b      	ldr	r3, [pc, #428]	; (8003c4c <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003aa0:	881b      	ldrh	r3, [r3, #0]
 8003aa2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f000 8111 	beq.w	8003cd0 <HAL_TIM_PeriodElapsedCallback+0x3d0>
			epsilon_l = target_speed_l - speed_l;
 8003aae:	4b68      	ldr	r3, [pc, #416]	; (8003c50 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8003ab0:	ed93 7a00 	vldr	s14, [r3]
 8003ab4:	4b63      	ldr	r3, [pc, #396]	; (8003c44 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003ab6:	edd3 7a00 	vldr	s15, [r3]
 8003aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003abe:	4b65      	ldr	r3, [pc, #404]	; (8003c54 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8003ac0:	edc3 7a00 	vstr	s15, [r3]
			pulse_l = Kp * epsilon_l;
 8003ac4:	4b64      	ldr	r3, [pc, #400]	; (8003c58 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8003ac6:	ed93 7a00 	vldr	s14, [r3]
 8003aca:	4b62      	ldr	r3, [pc, #392]	; (8003c54 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8003acc:	edd3 7a00 	vldr	s15, [r3]
 8003ad0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ad4:	4b61      	ldr	r3, [pc, #388]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003ad6:	edc3 7a00 	vstr	s15, [r3]
			if(pulse_l < 0){
 8003ada:	4b60      	ldr	r3, [pc, #384]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003adc:	edd3 7a00 	vldr	s15, [r3]
 8003ae0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ae8:	d524      	bpl.n	8003b34 <HAL_TIM_PeriodElapsedCallback+0x234>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	//L_CW
 8003aea:	2200      	movs	r2, #0
 8003aec:	2120      	movs	r1, #32
 8003aee:	485c      	ldr	r0, [pc, #368]	; (8003c60 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8003af0:	f7fd ffe0 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		//L_CCW
 8003af4:	2201      	movs	r2, #1
 8003af6:	2110      	movs	r1, #16
 8003af8:	4859      	ldr	r0, [pc, #356]	; (8003c60 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8003afa:	f7fd ffdb 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8003afe:	2201      	movs	r2, #1
 8003b00:	2101      	movs	r1, #1
 8003b02:	4858      	ldr	r0, [pc, #352]	; (8003c64 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003b04:	f7fd ffd6 	bl	8001ab4 <HAL_GPIO_WritePin>

				ConfigOC.Pulse = -pulse_l;
 8003b08:	4b54      	ldr	r3, [pc, #336]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003b0a:	edd3 7a00 	vldr	s15, [r3]
 8003b0e:	eef1 7a67 	vneg.f32	s15, s15
 8003b12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b16:	ee17 3a90 	vmov	r3, s15
 8003b1a:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8003b1c:	f107 0308 	add.w	r3, r7, #8
 8003b20:	2200      	movs	r2, #0
 8003b22:	4619      	mov	r1, r3
 8003b24:	4850      	ldr	r0, [pc, #320]	; (8003c68 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003b26:	f7fe fe7d 	bl	8002824 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	484e      	ldr	r0, [pc, #312]	; (8003c68 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003b2e:	f7fe fc69 	bl	8002404 <HAL_TIM_PWM_Start>
 8003b32:	e029      	b.n	8003b88 <HAL_TIM_PeriodElapsedCallback+0x288>
			}
			else if(pulse_l > 0){
 8003b34:	4b49      	ldr	r3, [pc, #292]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003b36:	edd3 7a00 	vldr	s15, [r3]
 8003b3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b42:	dd21      	ble.n	8003b88 <HAL_TIM_PeriodElapsedCallback+0x288>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);		//L_CW
 8003b44:	2201      	movs	r2, #1
 8003b46:	2120      	movs	r1, #32
 8003b48:	4845      	ldr	r0, [pc, #276]	; (8003c60 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8003b4a:	f7fd ffb3 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	//L_CCW
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2110      	movs	r1, #16
 8003b52:	4843      	ldr	r0, [pc, #268]	; (8003c60 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8003b54:	f7fd ffae 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8003b58:	2201      	movs	r2, #1
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	4841      	ldr	r0, [pc, #260]	; (8003c64 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003b5e:	f7fd ffa9 	bl	8001ab4 <HAL_GPIO_WritePin>

				ConfigOC.Pulse = pulse_l;
 8003b62:	4b3e      	ldr	r3, [pc, #248]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003b64:	edd3 7a00 	vldr	s15, [r3]
 8003b68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b6c:	ee17 3a90 	vmov	r3, s15
 8003b70:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_1);
 8003b72:	f107 0308 	add.w	r3, r7, #8
 8003b76:	2200      	movs	r2, #0
 8003b78:	4619      	mov	r1, r3
 8003b7a:	483b      	ldr	r0, [pc, #236]	; (8003c68 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003b7c:	f7fe fe52 	bl	8002824 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8003b80:	2100      	movs	r1, #0
 8003b82:	4839      	ldr	r0, [pc, #228]	; (8003c68 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003b84:	f7fe fc3e 	bl	8002404 <HAL_TIM_PWM_Start>
			}

			epsilon_r = target_speed_r - speed_r;
 8003b88:	4b38      	ldr	r3, [pc, #224]	; (8003c6c <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8003b8a:	ed93 7a00 	vldr	s14, [r3]
 8003b8e:	4b2e      	ldr	r3, [pc, #184]	; (8003c48 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003b90:	edd3 7a00 	vldr	s15, [r3]
 8003b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b98:	4b35      	ldr	r3, [pc, #212]	; (8003c70 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8003b9a:	edc3 7a00 	vstr	s15, [r3]
			pulse_r = Kp * epsilon_r;
 8003b9e:	4b2e      	ldr	r3, [pc, #184]	; (8003c58 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8003ba0:	ed93 7a00 	vldr	s14, [r3]
 8003ba4:	4b32      	ldr	r3, [pc, #200]	; (8003c70 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8003ba6:	edd3 7a00 	vldr	s15, [r3]
 8003baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bae:	4b31      	ldr	r3, [pc, #196]	; (8003c74 <HAL_TIM_PeriodElapsedCallback+0x374>)
 8003bb0:	edc3 7a00 	vstr	s15, [r3]
			if(pulse_r < 0){
 8003bb4:	4b2f      	ldr	r3, [pc, #188]	; (8003c74 <HAL_TIM_PeriodElapsedCallback+0x374>)
 8003bb6:	edd3 7a00 	vldr	s15, [r3]
 8003bba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bc2:	d559      	bpl.n	8003c78 <HAL_TIM_PeriodElapsedCallback+0x378>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	//R_CW
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	2102      	movs	r1, #2
 8003bc8:	4826      	ldr	r0, [pc, #152]	; (8003c64 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003bca:	f7fd ff73 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	//R_CCW
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003bd4:	4823      	ldr	r0, [pc, #140]	; (8003c64 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003bd6:	f7fd ff6d 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8003bda:	2201      	movs	r2, #1
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4821      	ldr	r0, [pc, #132]	; (8003c64 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003be0:	f7fd ff68 	bl	8001ab4 <HAL_GPIO_WritePin>

				ConfigOC.Pulse = -pulse_r;
 8003be4:	4b23      	ldr	r3, [pc, #140]	; (8003c74 <HAL_TIM_PeriodElapsedCallback+0x374>)
 8003be6:	edd3 7a00 	vldr	s15, [r3]
 8003bea:	eef1 7a67 	vneg.f32	s15, s15
 8003bee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bf2:	ee17 3a90 	vmov	r3, s15
 8003bf6:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8003bf8:	f107 0308 	add.w	r3, r7, #8
 8003bfc:	220c      	movs	r2, #12
 8003bfe:	4619      	mov	r1, r3
 8003c00:	4819      	ldr	r0, [pc, #100]	; (8003c68 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003c02:	f7fe fe0f 	bl	8002824 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8003c06:	210c      	movs	r1, #12
 8003c08:	4817      	ldr	r0, [pc, #92]	; (8003c68 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003c0a:	f7fe fbfb 	bl	8002404 <HAL_TIM_PWM_Start>
 8003c0e:	e06f      	b.n	8003cf0 <HAL_TIM_PeriodElapsedCallback+0x3f0>
 8003c10:	c1239813 	.word	0xc1239813
 8003c14:	3f54e844 	.word	0x3f54e844
 8003c18:	d2f1a9fc 	.word	0xd2f1a9fc
 8003c1c:	3f50624d 	.word	0x3f50624d
 8003c20:	20000228 	.word	0x20000228
 8003c24:	40000800 	.word	0x40000800
 8003c28:	2000009c 	.word	0x2000009c
 8003c2c:	40010400 	.word	0x40010400
 8003c30:	20000090 	.word	0x20000090
 8003c34:	471c4000 	.word	0x471c4000
 8003c38:	477fff00 	.word	0x477fff00
 8003c3c:	200000a0 	.word	0x200000a0
 8003c40:	20000094 	.word	0x20000094
 8003c44:	200000a4 	.word	0x200000a4
 8003c48:	20000098 	.word	0x20000098
 8003c4c:	200002b0 	.word	0x200002b0
 8003c50:	200000b0 	.word	0x200000b0
 8003c54:	200000b8 	.word	0x200000b8
 8003c58:	20000008 	.word	0x20000008
 8003c5c:	20000224 	.word	0x20000224
 8003c60:	40020800 	.word	0x40020800
 8003c64:	40020400 	.word	0x40020400
 8003c68:	2000026c 	.word	0x2000026c
 8003c6c:	200000b4 	.word	0x200000b4
 8003c70:	200000bc 	.word	0x200000bc
 8003c74:	20000154 	.word	0x20000154
			}
			else if(pulse_r > 0){
 8003c78:	4b6a      	ldr	r3, [pc, #424]	; (8003e24 <HAL_TIM_PeriodElapsedCallback+0x524>)
 8003c7a:	edd3 7a00 	vldr	s15, [r3]
 8003c7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c86:	dd33      	ble.n	8003cf0 <HAL_TIM_PeriodElapsedCallback+0x3f0>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		//R_CW
 8003c88:	2201      	movs	r2, #1
 8003c8a:	2102      	movs	r1, #2
 8003c8c:	4866      	ldr	r0, [pc, #408]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003c8e:	f7fd ff11 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);	//R_CCW
 8003c92:	2200      	movs	r2, #0
 8003c94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c98:	4863      	ldr	r0, [pc, #396]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003c9a:	f7fd ff0b 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		//STBY
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	4861      	ldr	r0, [pc, #388]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003ca4:	f7fd ff06 	bl	8001ab4 <HAL_GPIO_WritePin>

				ConfigOC.Pulse = pulse_r;
 8003ca8:	4b5e      	ldr	r3, [pc, #376]	; (8003e24 <HAL_TIM_PeriodElapsedCallback+0x524>)
 8003caa:	edd3 7a00 	vldr	s15, [r3]
 8003cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cb2:	ee17 3a90 	vmov	r3, s15
 8003cb6:	60fb      	str	r3, [r7, #12]
				HAL_TIM_PWM_ConfigChannel(&htim2, &ConfigOC, TIM_CHANNEL_4);
 8003cb8:	f107 0308 	add.w	r3, r7, #8
 8003cbc:	220c      	movs	r2, #12
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	485a      	ldr	r0, [pc, #360]	; (8003e2c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 8003cc2:	f7fe fdaf 	bl	8002824 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8003cc6:	210c      	movs	r1, #12
 8003cc8:	4858      	ldr	r0, [pc, #352]	; (8003e2c <HAL_TIM_PeriodElapsedCallback+0x52c>)
 8003cca:	f7fe fb9b 	bl	8002404 <HAL_TIM_PWM_Start>
 8003cce:	e00f      	b.n	8003cf0 <HAL_TIM_PeriodElapsedCallback+0x3f0>
			}
		}else{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);			//R_CW
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	2102      	movs	r1, #2
 8003cd4:	4854      	ldr	r0, [pc, #336]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003cd6:	f7fd feed 	bl	8001ab4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);		//R_CCW
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ce0:	4851      	ldr	r0, [pc, #324]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003ce2:	f7fd fee7 	bl	8001ab4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);		//STBY
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	2101      	movs	r1, #1
 8003cea:	484f      	ldr	r0, [pc, #316]	; (8003e28 <HAL_TIM_PeriodElapsedCallback+0x528>)
 8003cec:	f7fd fee2 	bl	8001ab4 <HAL_GPIO_WritePin>
		}



		//ADchange interrupt
		uint16_t delay = 0;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	84fb      	strh	r3, [r7, #38]	; 0x26
		mode++;
 8003cf4:	4b4e      	ldr	r3, [pc, #312]	; (8003e30 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	4a4d      	ldr	r2, [pc, #308]	; (8003e30 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8003cfc:	6013      	str	r3, [r2, #0]
		cnt++;
 8003cfe:	4b4d      	ldr	r3, [pc, #308]	; (8003e34 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	3301      	adds	r3, #1
 8003d04:	4a4b      	ldr	r2, [pc, #300]	; (8003e34 <HAL_TIM_PeriodElapsedCallback+0x534>)
 8003d06:	6013      	str	r3, [r2, #0]
		mode = mode%2;
 8003d08:	4b49      	ldr	r3, [pc, #292]	; (8003e30 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	bfb8      	it	lt
 8003d14:	425b      	neglt	r3, r3
 8003d16:	4a46      	ldr	r2, [pc, #280]	; (8003e30 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8003d18:	6013      	str	r3, [r2, #0]

		switch(mode){
 8003d1a:	4b45      	ldr	r3, [pc, #276]	; (8003e30 <HAL_TIM_PeriodElapsedCallback+0x530>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <HAL_TIM_PeriodElapsedCallback+0x428>
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d03d      	beq.n	8003da2 <HAL_TIM_PeriodElapsedCallback+0x4a2>
				value1 = get_adc_value(&hadc1, ADC_CHANNEL_0);	//FR
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
			break;
		}
	}
}
 8003d26:	e079      	b.n	8003e1c <HAL_TIM_PeriodElapsedCallback+0x51c>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);  //L
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003d2e:	4842      	ldr	r0, [pc, #264]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8003d30:	f7fd fec0 	bl	8001ab4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8003d34:	2300      	movs	r3, #0
 8003d36:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003d38:	e002      	b.n	8003d40 <HAL_TIM_PeriodElapsedCallback+0x440>
 8003d3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003d40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d42:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d9f7      	bls.n	8003d3a <HAL_TIM_PeriodElapsedCallback+0x43a>
				value4 = get_adc_value(&hadc1, ADC_CHANNEL_3);	//L
 8003d4a:	2103      	movs	r1, #3
 8003d4c:	483b      	ldr	r0, [pc, #236]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8003d4e:	f000 fc71 	bl	8004634 <get_adc_value>
 8003d52:	4602      	mov	r2, r0
 8003d54:	4b3a      	ldr	r3, [pc, #232]	; (8003e40 <HAL_TIM_PeriodElapsedCallback+0x540>)
 8003d56:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003d5e:	4836      	ldr	r0, [pc, #216]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8003d60:	f7fd fea8 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);   //R
 8003d64:	2201      	movs	r2, #1
 8003d66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d6a:	4836      	ldr	r0, [pc, #216]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0x544>)
 8003d6c:	f7fd fea2 	bl	8001ab4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8003d70:	2300      	movs	r3, #0
 8003d72:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003d74:	e002      	b.n	8003d7c <HAL_TIM_PeriodElapsedCallback+0x47c>
 8003d76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d78:	3301      	adds	r3, #1
 8003d7a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003d7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d7e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d9f7      	bls.n	8003d76 <HAL_TIM_PeriodElapsedCallback+0x476>
				value2 = get_adc_value(&hadc1, ADC_CHANNEL_1);	//R
 8003d86:	2101      	movs	r1, #1
 8003d88:	482c      	ldr	r0, [pc, #176]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8003d8a:	f000 fc53 	bl	8004634 <get_adc_value>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	4b2d      	ldr	r3, [pc, #180]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8003d92:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8003d94:	2200      	movs	r2, #0
 8003d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d9a:	482a      	ldr	r0, [pc, #168]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0x544>)
 8003d9c:	f7fd fe8a 	bl	8001ab4 <HAL_GPIO_WritePin>
			break;
 8003da0:	e03c      	b.n	8003e1c <HAL_TIM_PeriodElapsedCallback+0x51c>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);  //FL
 8003da2:	2201      	movs	r2, #1
 8003da4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003da8:	4823      	ldr	r0, [pc, #140]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8003daa:	f7fd fe83 	bl	8001ab4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8003dae:	2300      	movs	r3, #0
 8003db0:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003db2:	e002      	b.n	8003dba <HAL_TIM_PeriodElapsedCallback+0x4ba>
 8003db4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003db6:	3301      	adds	r3, #1
 8003db8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003dba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003dbc:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d9f7      	bls.n	8003db4 <HAL_TIM_PeriodElapsedCallback+0x4b4>
				value3 = get_adc_value(&hadc1, ADC_CHANNEL_2);	//FL
 8003dc4:	2102      	movs	r1, #2
 8003dc6:	481d      	ldr	r0, [pc, #116]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8003dc8:	f000 fc34 	bl	8004634 <get_adc_value>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	4b1f      	ldr	r3, [pc, #124]	; (8003e4c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 8003dd0:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003dd8:	4817      	ldr	r0, [pc, #92]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8003dda:	f7fd fe6b 	bl	8001ab4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);   //FR
 8003dde:	2201      	movs	r2, #1
 8003de0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003de4:	4814      	ldr	r0, [pc, #80]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8003de6:	f7fd fe65 	bl	8001ab4 <HAL_GPIO_WritePin>
				for(delay=0; delay<sensor_wait; delay++);
 8003dea:	2300      	movs	r3, #0
 8003dec:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003dee:	e002      	b.n	8003df6 <HAL_TIM_PeriodElapsedCallback+0x4f6>
 8003df0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003df2:	3301      	adds	r3, #1
 8003df4:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003df6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003df8:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d9f7      	bls.n	8003df0 <HAL_TIM_PeriodElapsedCallback+0x4f0>
				value1 = get_adc_value(&hadc1, ADC_CHANNEL_0);	//FR
 8003e00:	2100      	movs	r1, #0
 8003e02:	480e      	ldr	r0, [pc, #56]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8003e04:	f000 fc16 	bl	8004634 <get_adc_value>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	4b11      	ldr	r3, [pc, #68]	; (8003e50 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8003e0c:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e14:	4808      	ldr	r0, [pc, #32]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x538>)
 8003e16:	f7fd fe4d 	bl	8001ab4 <HAL_GPIO_WritePin>
			break;
 8003e1a:	bf00      	nop
}
 8003e1c:	bf00      	nop
 8003e1e:	3728      	adds	r7, #40	; 0x28
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bdb0      	pop	{r4, r5, r7, pc}
 8003e24:	20000154 	.word	0x20000154
 8003e28:	40020400 	.word	0x40020400
 8003e2c:	2000026c 	.word	0x2000026c
 8003e30:	200000a8 	.word	0x200000a8
 8003e34:	200000ac 	.word	0x200000ac
 8003e38:	40020800 	.word	0x40020800
 8003e3c:	20000198 	.word	0x20000198
 8003e40:	200002ac 	.word	0x200002ac
 8003e44:	40020000 	.word	0x40020000
 8003e48:	20000268 	.word	0x20000268
 8003e4c:	200001e0 	.word	0x200001e0
 8003e50:	200002b4 	.word	0x200002b4

08003e54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b090      	sub	sp, #64	; 0x40
 8003e58:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e5a:	f7fc ff53 	bl	8000d04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e5e:	f000 f891 	bl	8003f84 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  buzzer_init();
 8003e62:	f7ff fd27 	bl	80038b4 <buzzer_init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e66:	f000 fb4b 	bl	8004500 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8003e6a:	f000 fb1f 	bl	80044ac <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003e6e:	f000 f8f3 	bl	8004058 <MX_ADC1_Init>
  MX_TIM4_Init();
 8003e72:	f000 fa39 	bl	80042e8 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003e76:	f000 fac1 	bl	80043fc <MX_TIM8_Init>
  MX_TIM2_Init();
 8003e7a:	f000 f93f 	bl	80040fc <MX_TIM2_Init>
  MX_TIM6_Init();
 8003e7e:	f000 fa87 	bl	8004390 <MX_TIM6_Init>
  MX_TIM3_Init();
 8003e82:	f000 f9bb 	bl	80041fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  printf("Welcome to WMMC !\n");
 8003e86:	4834      	ldr	r0, [pc, #208]	; (8003f58 <main+0x104>)
 8003e88:	f000 ffe4 	bl	8004e54 <puts>

  int val = 0;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	63fb      	str	r3, [r7, #60]	; 0x3c

  setbuf(stdout, NULL);
 8003e90:	4b32      	ldr	r3, [pc, #200]	; (8003f5c <main+0x108>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	2100      	movs	r1, #0
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f000 ffe3 	bl	8004e64 <setbuf>

  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8003e9e:	213c      	movs	r1, #60	; 0x3c
 8003ea0:	482f      	ldr	r0, [pc, #188]	; (8003f60 <main+0x10c>)
 8003ea2:	f7fe fb7f 	bl	80025a4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8003ea6:	213c      	movs	r1, #60	; 0x3c
 8003ea8:	482e      	ldr	r0, [pc, #184]	; (8003f64 <main+0x110>)
 8003eaa:	f7fe fb7b 	bl	80025a4 <HAL_TIM_Encoder_Start>

  int pulse = 0;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	63bb      	str	r3, [r7, #56]	; 0x38

  TIM_OC_InitTypeDef ConfigOC;
  ConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003eb2:	2360      	movs	r3, #96	; 0x60
 8003eb4:	607b      	str	r3, [r7, #4]
  ConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
  ConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]

  HAL_TIM_Base_Start_IT(&htim6);
 8003ebe:	482a      	ldr	r0, [pc, #168]	; (8003f68 <main+0x114>)
 8003ec0:	f7fe fa47 	bl	8002352 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	int cnt_r2, cnt_l2, dist_r2, dist_l2, speed_r2, speed_l2;
	cnt_r2 = cnt_r * 10;
 8003ec4:	4b29      	ldr	r3, [pc, #164]	; (8003f6c <main+0x118>)
 8003ec6:	edd3 7a00 	vldr	s15, [r3]
 8003eca:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ed6:	ee17 3a90 	vmov	r3, s15
 8003eda:	637b      	str	r3, [r7, #52]	; 0x34
	cnt_l2 = cnt_l * 10;
 8003edc:	4b24      	ldr	r3, [pc, #144]	; (8003f70 <main+0x11c>)
 8003ede:	edd3 7a00 	vldr	s15, [r3]
 8003ee2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ee6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003eee:	ee17 3a90 	vmov	r3, s15
 8003ef2:	633b      	str	r3, [r7, #48]	; 0x30
	dist_r2 = dist_r * 10;
 8003ef4:	4b1f      	ldr	r3, [pc, #124]	; (8003f74 <main+0x120>)
 8003ef6:	edd3 7a00 	vldr	s15, [r3]
 8003efa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f06:	ee17 3a90 	vmov	r3, s15
 8003f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	dist_l2 = dist_l * 10;
 8003f0c:	4b1a      	ldr	r3, [pc, #104]	; (8003f78 <main+0x124>)
 8003f0e:	edd3 7a00 	vldr	s15, [r3]
 8003f12:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003f16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f1e:	ee17 3a90 	vmov	r3, s15
 8003f22:	62bb      	str	r3, [r7, #40]	; 0x28
	speed_r2 = speed_r * 10;
 8003f24:	4b15      	ldr	r3, [pc, #84]	; (8003f7c <main+0x128>)
 8003f26:	edd3 7a00 	vldr	s15, [r3]
 8003f2a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003f2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f36:	ee17 3a90 	vmov	r3, s15
 8003f3a:	627b      	str	r3, [r7, #36]	; 0x24
	speed_l2 = speed_l * 10;
 8003f3c:	4b10      	ldr	r3, [pc, #64]	; (8003f80 <main+0x12c>)
 8003f3e:	edd3 7a00 	vldr	s15, [r3]
 8003f42:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f4e:	ee17 3a90 	vmov	r3, s15
 8003f52:	623b      	str	r3, [r7, #32]
  {
 8003f54:	e7b6      	b.n	8003ec4 <main+0x70>
 8003f56:	bf00      	nop
 8003f58:	08005800 	.word	0x08005800
 8003f5c:	20000010 	.word	0x20000010
 8003f60:	20000114 	.word	0x20000114
 8003f64:	200000d4 	.word	0x200000d4
 8003f68:	20000228 	.word	0x20000228
 8003f6c:	20000090 	.word	0x20000090
 8003f70:	2000009c 	.word	0x2000009c
 8003f74:	20000094 	.word	0x20000094
 8003f78:	200000a0 	.word	0x200000a0
 8003f7c:	20000098 	.word	0x20000098
 8003f80:	200000a4 	.word	0x200000a4

08003f84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b094      	sub	sp, #80	; 0x50
 8003f88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f8a:	f107 0320 	add.w	r3, r7, #32
 8003f8e:	2230      	movs	r2, #48	; 0x30
 8003f90:	2100      	movs	r1, #0
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 fefa 	bl	8004d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f98:	f107 030c 	add.w	r3, r7, #12
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]
 8003fa0:	605a      	str	r2, [r3, #4]
 8003fa2:	609a      	str	r2, [r3, #8]
 8003fa4:	60da      	str	r2, [r3, #12]
 8003fa6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fa8:	2300      	movs	r3, #0
 8003faa:	60bb      	str	r3, [r7, #8]
 8003fac:	4b28      	ldr	r3, [pc, #160]	; (8004050 <SystemClock_Config+0xcc>)
 8003fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb0:	4a27      	ldr	r2, [pc, #156]	; (8004050 <SystemClock_Config+0xcc>)
 8003fb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fb6:	6413      	str	r3, [r2, #64]	; 0x40
 8003fb8:	4b25      	ldr	r3, [pc, #148]	; (8004050 <SystemClock_Config+0xcc>)
 8003fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fc0:	60bb      	str	r3, [r7, #8]
 8003fc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	607b      	str	r3, [r7, #4]
 8003fc8:	4b22      	ldr	r3, [pc, #136]	; (8004054 <SystemClock_Config+0xd0>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a21      	ldr	r2, [pc, #132]	; (8004054 <SystemClock_Config+0xd0>)
 8003fce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	4b1f      	ldr	r3, [pc, #124]	; (8004054 <SystemClock_Config+0xd0>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fdc:	607b      	str	r3, [r7, #4]
 8003fde:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003fe8:	2310      	movs	r3, #16
 8003fea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003fec:	2302      	movs	r3, #2
 8003fee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003ff4:	2308      	movs	r3, #8
 8003ff6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003ff8:	23a8      	movs	r3, #168	; 0xa8
 8003ffa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004000:	2304      	movs	r3, #4
 8004002:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004004:	f107 0320 	add.w	r3, r7, #32
 8004008:	4618      	mov	r0, r3
 800400a:	f7fd fd6d 	bl	8001ae8 <HAL_RCC_OscConfig>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004014:	f000 fb37 	bl	8004686 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004018:	230f      	movs	r3, #15
 800401a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800401c:	2302      	movs	r3, #2
 800401e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004020:	2300      	movs	r3, #0
 8004022:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004024:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004028:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800402a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800402e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004030:	f107 030c 	add.w	r3, r7, #12
 8004034:	2105      	movs	r1, #5
 8004036:	4618      	mov	r0, r3
 8004038:	f7fd ff98 	bl	8001f6c <HAL_RCC_ClockConfig>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004042:	f000 fb20 	bl	8004686 <Error_Handler>
  }
}
 8004046:	bf00      	nop
 8004048:	3750      	adds	r7, #80	; 0x50
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	40023800 	.word	0x40023800
 8004054:	40007000 	.word	0x40007000

08004058 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800405e:	463b      	mov	r3, r7
 8004060:	2200      	movs	r2, #0
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	605a      	str	r2, [r3, #4]
 8004066:	609a      	str	r2, [r3, #8]
 8004068:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800406a:	4b21      	ldr	r3, [pc, #132]	; (80040f0 <MX_ADC1_Init+0x98>)
 800406c:	4a21      	ldr	r2, [pc, #132]	; (80040f4 <MX_ADC1_Init+0x9c>)
 800406e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004070:	4b1f      	ldr	r3, [pc, #124]	; (80040f0 <MX_ADC1_Init+0x98>)
 8004072:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004076:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004078:	4b1d      	ldr	r3, [pc, #116]	; (80040f0 <MX_ADC1_Init+0x98>)
 800407a:	2200      	movs	r2, #0
 800407c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800407e:	4b1c      	ldr	r3, [pc, #112]	; (80040f0 <MX_ADC1_Init+0x98>)
 8004080:	2200      	movs	r2, #0
 8004082:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004084:	4b1a      	ldr	r3, [pc, #104]	; (80040f0 <MX_ADC1_Init+0x98>)
 8004086:	2200      	movs	r2, #0
 8004088:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800408a:	4b19      	ldr	r3, [pc, #100]	; (80040f0 <MX_ADC1_Init+0x98>)
 800408c:	2200      	movs	r2, #0
 800408e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004092:	4b17      	ldr	r3, [pc, #92]	; (80040f0 <MX_ADC1_Init+0x98>)
 8004094:	2200      	movs	r2, #0
 8004096:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004098:	4b15      	ldr	r3, [pc, #84]	; (80040f0 <MX_ADC1_Init+0x98>)
 800409a:	4a17      	ldr	r2, [pc, #92]	; (80040f8 <MX_ADC1_Init+0xa0>)
 800409c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800409e:	4b14      	ldr	r3, [pc, #80]	; (80040f0 <MX_ADC1_Init+0x98>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80040a4:	4b12      	ldr	r3, [pc, #72]	; (80040f0 <MX_ADC1_Init+0x98>)
 80040a6:	2201      	movs	r2, #1
 80040a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80040aa:	4b11      	ldr	r3, [pc, #68]	; (80040f0 <MX_ADC1_Init+0x98>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80040b2:	4b0f      	ldr	r3, [pc, #60]	; (80040f0 <MX_ADC1_Init+0x98>)
 80040b4:	2201      	movs	r2, #1
 80040b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80040b8:	480d      	ldr	r0, [pc, #52]	; (80040f0 <MX_ADC1_Init+0x98>)
 80040ba:	f7fc fe95 	bl	8000de8 <HAL_ADC_Init>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80040c4:	f000 fadf 	bl	8004686 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80040cc:	2301      	movs	r3, #1
 80040ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80040d0:	2300      	movs	r3, #0
 80040d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040d4:	463b      	mov	r3, r7
 80040d6:	4619      	mov	r1, r3
 80040d8:	4805      	ldr	r0, [pc, #20]	; (80040f0 <MX_ADC1_Init+0x98>)
 80040da:	f7fd f821 	bl	8001120 <HAL_ADC_ConfigChannel>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80040e4:	f000 facf 	bl	8004686 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80040e8:	bf00      	nop
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	20000198 	.word	0x20000198
 80040f4:	40012000 	.word	0x40012000
 80040f8:	0f000001 	.word	0x0f000001

080040fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08e      	sub	sp, #56	; 0x38
 8004100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004102:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	605a      	str	r2, [r3, #4]
 800410c:	609a      	str	r2, [r3, #8]
 800410e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004110:	f107 0320 	add.w	r3, r7, #32
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800411a:	1d3b      	adds	r3, r7, #4
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	605a      	str	r2, [r3, #4]
 8004122:	609a      	str	r2, [r3, #8]
 8004124:	60da      	str	r2, [r3, #12]
 8004126:	611a      	str	r2, [r3, #16]
 8004128:	615a      	str	r2, [r3, #20]
 800412a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800412c:	4b32      	ldr	r3, [pc, #200]	; (80041f8 <MX_TIM2_Init+0xfc>)
 800412e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004132:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004134:	4b30      	ldr	r3, [pc, #192]	; (80041f8 <MX_TIM2_Init+0xfc>)
 8004136:	2200      	movs	r2, #0
 8004138:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800413a:	4b2f      	ldr	r3, [pc, #188]	; (80041f8 <MX_TIM2_Init+0xfc>)
 800413c:	2200      	movs	r2, #0
 800413e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8004140:	4b2d      	ldr	r3, [pc, #180]	; (80041f8 <MX_TIM2_Init+0xfc>)
 8004142:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004146:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004148:	4b2b      	ldr	r3, [pc, #172]	; (80041f8 <MX_TIM2_Init+0xfc>)
 800414a:	2200      	movs	r2, #0
 800414c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800414e:	4b2a      	ldr	r3, [pc, #168]	; (80041f8 <MX_TIM2_Init+0xfc>)
 8004150:	2200      	movs	r2, #0
 8004152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004154:	4828      	ldr	r0, [pc, #160]	; (80041f8 <MX_TIM2_Init+0xfc>)
 8004156:	f7fe f8d1 	bl	80022fc <HAL_TIM_Base_Init>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004160:	f000 fa91 	bl	8004686 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004164:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004168:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800416a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800416e:	4619      	mov	r1, r3
 8004170:	4821      	ldr	r0, [pc, #132]	; (80041f8 <MX_TIM2_Init+0xfc>)
 8004172:	f7fe fc1d 	bl	80029b0 <HAL_TIM_ConfigClockSource>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800417c:	f000 fa83 	bl	8004686 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004180:	481d      	ldr	r0, [pc, #116]	; (80041f8 <MX_TIM2_Init+0xfc>)
 8004182:	f7fe f90a 	bl	800239a <HAL_TIM_PWM_Init>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800418c:	f000 fa7b 	bl	8004686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004190:	2300      	movs	r3, #0
 8004192:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004194:	2300      	movs	r3, #0
 8004196:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004198:	f107 0320 	add.w	r3, r7, #32
 800419c:	4619      	mov	r1, r3
 800419e:	4816      	ldr	r0, [pc, #88]	; (80041f8 <MX_TIM2_Init+0xfc>)
 80041a0:	f7fe fff5 	bl	800318e <HAL_TIMEx_MasterConfigSynchronization>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80041aa:	f000 fa6c 	bl	8004686 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041ae:	2360      	movs	r3, #96	; 0x60
 80041b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80041b2:	2300      	movs	r3, #0
 80041b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041b6:	2300      	movs	r3, #0
 80041b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041be:	1d3b      	adds	r3, r7, #4
 80041c0:	2200      	movs	r2, #0
 80041c2:	4619      	mov	r1, r3
 80041c4:	480c      	ldr	r0, [pc, #48]	; (80041f8 <MX_TIM2_Init+0xfc>)
 80041c6:	f7fe fb2d 	bl	8002824 <HAL_TIM_PWM_ConfigChannel>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80041d0:	f000 fa59 	bl	8004686 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80041d4:	1d3b      	adds	r3, r7, #4
 80041d6:	220c      	movs	r2, #12
 80041d8:	4619      	mov	r1, r3
 80041da:	4807      	ldr	r0, [pc, #28]	; (80041f8 <MX_TIM2_Init+0xfc>)
 80041dc:	f7fe fb22 	bl	8002824 <HAL_TIM_PWM_ConfigChannel>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80041e6:	f000 fa4e 	bl	8004686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80041ea:	4803      	ldr	r0, [pc, #12]	; (80041f8 <MX_TIM2_Init+0xfc>)
 80041ec:	f000 fb9e 	bl	800492c <HAL_TIM_MspPostInit>

}
 80041f0:	bf00      	nop
 80041f2:	3738      	adds	r7, #56	; 0x38
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	2000026c 	.word	0x2000026c

080041fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b08e      	sub	sp, #56	; 0x38
 8004200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004202:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004206:	2200      	movs	r2, #0
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	605a      	str	r2, [r3, #4]
 800420c:	609a      	str	r2, [r3, #8]
 800420e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004210:	f107 0320 	add.w	r3, r7, #32
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800421a:	1d3b      	adds	r3, r7, #4
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	605a      	str	r2, [r3, #4]
 8004222:	609a      	str	r2, [r3, #8]
 8004224:	60da      	str	r2, [r3, #12]
 8004226:	611a      	str	r2, [r3, #16]
 8004228:	615a      	str	r2, [r3, #20]
 800422a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800422c:	4b2c      	ldr	r3, [pc, #176]	; (80042e0 <MX_TIM3_Init+0xe4>)
 800422e:	4a2d      	ldr	r2, [pc, #180]	; (80042e4 <MX_TIM3_Init+0xe8>)
 8004230:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8004232:	4b2b      	ldr	r3, [pc, #172]	; (80042e0 <MX_TIM3_Init+0xe4>)
 8004234:	2253      	movs	r2, #83	; 0x53
 8004236:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004238:	4b29      	ldr	r3, [pc, #164]	; (80042e0 <MX_TIM3_Init+0xe4>)
 800423a:	2200      	movs	r2, #0
 800423c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 800423e:	4b28      	ldr	r3, [pc, #160]	; (80042e0 <MX_TIM3_Init+0xe4>)
 8004240:	2200      	movs	r2, #0
 8004242:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004244:	4b26      	ldr	r3, [pc, #152]	; (80042e0 <MX_TIM3_Init+0xe4>)
 8004246:	2200      	movs	r2, #0
 8004248:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800424a:	4b25      	ldr	r3, [pc, #148]	; (80042e0 <MX_TIM3_Init+0xe4>)
 800424c:	2200      	movs	r2, #0
 800424e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004250:	4823      	ldr	r0, [pc, #140]	; (80042e0 <MX_TIM3_Init+0xe4>)
 8004252:	f7fe f853 	bl	80022fc <HAL_TIM_Base_Init>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d001      	beq.n	8004260 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 800425c:	f000 fa13 	bl	8004686 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004264:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004266:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800426a:	4619      	mov	r1, r3
 800426c:	481c      	ldr	r0, [pc, #112]	; (80042e0 <MX_TIM3_Init+0xe4>)
 800426e:	f7fe fb9f 	bl	80029b0 <HAL_TIM_ConfigClockSource>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8004278:	f000 fa05 	bl	8004686 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800427c:	4818      	ldr	r0, [pc, #96]	; (80042e0 <MX_TIM3_Init+0xe4>)
 800427e:	f7fe f88c 	bl	800239a <HAL_TIM_PWM_Init>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8004288:	f000 f9fd 	bl	8004686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800428c:	2300      	movs	r3, #0
 800428e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004290:	2300      	movs	r3, #0
 8004292:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004294:	f107 0320 	add.w	r3, r7, #32
 8004298:	4619      	mov	r1, r3
 800429a:	4811      	ldr	r0, [pc, #68]	; (80042e0 <MX_TIM3_Init+0xe4>)
 800429c:	f7fe ff77 	bl	800318e <HAL_TIMEx_MasterConfigSynchronization>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80042a6:	f000 f9ee 	bl	8004686 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042aa:	2360      	movs	r3, #96	; 0x60
 80042ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80042ae:	2300      	movs	r3, #0
 80042b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042b6:	2300      	movs	r3, #0
 80042b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80042ba:	1d3b      	adds	r3, r7, #4
 80042bc:	2204      	movs	r2, #4
 80042be:	4619      	mov	r1, r3
 80042c0:	4807      	ldr	r0, [pc, #28]	; (80042e0 <MX_TIM3_Init+0xe4>)
 80042c2:	f7fe faaf 	bl	8002824 <HAL_TIM_PWM_ConfigChannel>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80042cc:	f000 f9db 	bl	8004686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80042d0:	4803      	ldr	r0, [pc, #12]	; (80042e0 <MX_TIM3_Init+0xe4>)
 80042d2:	f000 fb2b 	bl	800492c <HAL_TIM_MspPostInit>

}
 80042d6:	bf00      	nop
 80042d8:	3738      	adds	r7, #56	; 0x38
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20000158 	.word	0x20000158
 80042e4:	40000400 	.word	0x40000400

080042e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b08c      	sub	sp, #48	; 0x30
 80042ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80042ee:	f107 030c 	add.w	r3, r7, #12
 80042f2:	2224      	movs	r2, #36	; 0x24
 80042f4:	2100      	movs	r1, #0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fd48 	bl	8004d8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042fc:	1d3b      	adds	r3, r7, #4
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004304:	4b20      	ldr	r3, [pc, #128]	; (8004388 <MX_TIM4_Init+0xa0>)
 8004306:	4a21      	ldr	r2, [pc, #132]	; (800438c <MX_TIM4_Init+0xa4>)
 8004308:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800430a:	4b1f      	ldr	r3, [pc, #124]	; (8004388 <MX_TIM4_Init+0xa0>)
 800430c:	2200      	movs	r2, #0
 800430e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004310:	4b1d      	ldr	r3, [pc, #116]	; (8004388 <MX_TIM4_Init+0xa0>)
 8004312:	2200      	movs	r2, #0
 8004314:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004316:	4b1c      	ldr	r3, [pc, #112]	; (8004388 <MX_TIM4_Init+0xa0>)
 8004318:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800431c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800431e:	4b1a      	ldr	r3, [pc, #104]	; (8004388 <MX_TIM4_Init+0xa0>)
 8004320:	2200      	movs	r2, #0
 8004322:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004324:	4b18      	ldr	r3, [pc, #96]	; (8004388 <MX_TIM4_Init+0xa0>)
 8004326:	2200      	movs	r2, #0
 8004328:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800432a:	2303      	movs	r3, #3
 800432c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800432e:	2300      	movs	r3, #0
 8004330:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004332:	2301      	movs	r3, #1
 8004334:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004336:	2300      	movs	r3, #0
 8004338:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800433a:	2300      	movs	r3, #0
 800433c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800433e:	2300      	movs	r3, #0
 8004340:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004342:	2301      	movs	r3, #1
 8004344:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004346:	2300      	movs	r3, #0
 8004348:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800434a:	2300      	movs	r3, #0
 800434c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800434e:	f107 030c 	add.w	r3, r7, #12
 8004352:	4619      	mov	r1, r3
 8004354:	480c      	ldr	r0, [pc, #48]	; (8004388 <MX_TIM4_Init+0xa0>)
 8004356:	f7fe f893 	bl	8002480 <HAL_TIM_Encoder_Init>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d001      	beq.n	8004364 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004360:	f000 f991 	bl	8004686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004364:	2300      	movs	r3, #0
 8004366:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004368:	2300      	movs	r3, #0
 800436a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800436c:	1d3b      	adds	r3, r7, #4
 800436e:	4619      	mov	r1, r3
 8004370:	4805      	ldr	r0, [pc, #20]	; (8004388 <MX_TIM4_Init+0xa0>)
 8004372:	f7fe ff0c 	bl	800318e <HAL_TIMEx_MasterConfigSynchronization>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800437c:	f000 f983 	bl	8004686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004380:	bf00      	nop
 8004382:	3730      	adds	r7, #48	; 0x30
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	20000114 	.word	0x20000114
 800438c:	40000800 	.word	0x40000800

08004390 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004396:	463b      	mov	r3, r7
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800439e:	4b15      	ldr	r3, [pc, #84]	; (80043f4 <MX_TIM6_Init+0x64>)
 80043a0:	4a15      	ldr	r2, [pc, #84]	; (80043f8 <MX_TIM6_Init+0x68>)
 80043a2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80043a4:	4b13      	ldr	r3, [pc, #76]	; (80043f4 <MX_TIM6_Init+0x64>)
 80043a6:	2253      	movs	r2, #83	; 0x53
 80043a8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043aa:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <MX_TIM6_Init+0x64>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80043b0:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <MX_TIM6_Init+0x64>)
 80043b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80043b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043b8:	4b0e      	ldr	r3, [pc, #56]	; (80043f4 <MX_TIM6_Init+0x64>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80043be:	480d      	ldr	r0, [pc, #52]	; (80043f4 <MX_TIM6_Init+0x64>)
 80043c0:	f7fd ff9c 	bl	80022fc <HAL_TIM_Base_Init>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80043ca:	f000 f95c 	bl	8004686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043ce:	2300      	movs	r3, #0
 80043d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043d2:	2300      	movs	r3, #0
 80043d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80043d6:	463b      	mov	r3, r7
 80043d8:	4619      	mov	r1, r3
 80043da:	4806      	ldr	r0, [pc, #24]	; (80043f4 <MX_TIM6_Init+0x64>)
 80043dc:	f7fe fed7 	bl	800318e <HAL_TIMEx_MasterConfigSynchronization>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80043e6:	f000 f94e 	bl	8004686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80043ea:	bf00      	nop
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	20000228 	.word	0x20000228
 80043f8:	40001000 	.word	0x40001000

080043fc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08c      	sub	sp, #48	; 0x30
 8004400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004402:	f107 030c 	add.w	r3, r7, #12
 8004406:	2224      	movs	r2, #36	; 0x24
 8004408:	2100      	movs	r1, #0
 800440a:	4618      	mov	r0, r3
 800440c:	f000 fcbe 	bl	8004d8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004410:	1d3b      	adds	r3, r7, #4
 8004412:	2200      	movs	r2, #0
 8004414:	601a      	str	r2, [r3, #0]
 8004416:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004418:	4b22      	ldr	r3, [pc, #136]	; (80044a4 <MX_TIM8_Init+0xa8>)
 800441a:	4a23      	ldr	r2, [pc, #140]	; (80044a8 <MX_TIM8_Init+0xac>)
 800441c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800441e:	4b21      	ldr	r3, [pc, #132]	; (80044a4 <MX_TIM8_Init+0xa8>)
 8004420:	2200      	movs	r2, #0
 8004422:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004424:	4b1f      	ldr	r3, [pc, #124]	; (80044a4 <MX_TIM8_Init+0xa8>)
 8004426:	2200      	movs	r2, #0
 8004428:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800442a:	4b1e      	ldr	r3, [pc, #120]	; (80044a4 <MX_TIM8_Init+0xa8>)
 800442c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004430:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004432:	4b1c      	ldr	r3, [pc, #112]	; (80044a4 <MX_TIM8_Init+0xa8>)
 8004434:	2200      	movs	r2, #0
 8004436:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004438:	4b1a      	ldr	r3, [pc, #104]	; (80044a4 <MX_TIM8_Init+0xa8>)
 800443a:	2200      	movs	r2, #0
 800443c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800443e:	4b19      	ldr	r3, [pc, #100]	; (80044a4 <MX_TIM8_Init+0xa8>)
 8004440:	2200      	movs	r2, #0
 8004442:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004444:	2303      	movs	r3, #3
 8004446:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004448:	2300      	movs	r3, #0
 800444a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800444c:	2301      	movs	r3, #1
 800444e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004450:	2300      	movs	r3, #0
 8004452:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004454:	2300      	movs	r3, #0
 8004456:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004458:	2300      	movs	r3, #0
 800445a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800445c:	2301      	movs	r3, #1
 800445e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004460:	2300      	movs	r3, #0
 8004462:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004464:	2300      	movs	r3, #0
 8004466:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8004468:	f107 030c 	add.w	r3, r7, #12
 800446c:	4619      	mov	r1, r3
 800446e:	480d      	ldr	r0, [pc, #52]	; (80044a4 <MX_TIM8_Init+0xa8>)
 8004470:	f7fe f806 	bl	8002480 <HAL_TIM_Encoder_Init>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800447a:	f000 f904 	bl	8004686 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800447e:	2300      	movs	r3, #0
 8004480:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004482:	2300      	movs	r3, #0
 8004484:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004486:	1d3b      	adds	r3, r7, #4
 8004488:	4619      	mov	r1, r3
 800448a:	4806      	ldr	r0, [pc, #24]	; (80044a4 <MX_TIM8_Init+0xa8>)
 800448c:	f7fe fe7f 	bl	800318e <HAL_TIMEx_MasterConfigSynchronization>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8004496:	f000 f8f6 	bl	8004686 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800449a:	bf00      	nop
 800449c:	3730      	adds	r7, #48	; 0x30
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	200000d4 	.word	0x200000d4
 80044a8:	40010400 	.word	0x40010400

080044ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80044b0:	4b11      	ldr	r3, [pc, #68]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044b2:	4a12      	ldr	r2, [pc, #72]	; (80044fc <MX_USART1_UART_Init+0x50>)
 80044b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80044b6:	4b10      	ldr	r3, [pc, #64]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80044bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80044be:	4b0e      	ldr	r3, [pc, #56]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80044c4:	4b0c      	ldr	r3, [pc, #48]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80044ca:	4b0b      	ldr	r3, [pc, #44]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80044d0:	4b09      	ldr	r3, [pc, #36]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044d2:	220c      	movs	r2, #12
 80044d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044d6:	4b08      	ldr	r3, [pc, #32]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044d8:	2200      	movs	r2, #0
 80044da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80044dc:	4b06      	ldr	r3, [pc, #24]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044de:	2200      	movs	r2, #0
 80044e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80044e2:	4805      	ldr	r0, [pc, #20]	; (80044f8 <MX_USART1_UART_Init+0x4c>)
 80044e4:	f7fe feac 	bl	8003240 <HAL_UART_Init>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80044ee:	f000 f8ca 	bl	8004686 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80044f2:	bf00      	nop
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	200001e4 	.word	0x200001e4
 80044fc:	40011000 	.word	0x40011000

08004500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004506:	f107 030c 	add.w	r3, r7, #12
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	605a      	str	r2, [r3, #4]
 8004510:	609a      	str	r2, [r3, #8]
 8004512:	60da      	str	r2, [r3, #12]
 8004514:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004516:	2300      	movs	r3, #0
 8004518:	60bb      	str	r3, [r7, #8]
 800451a:	4b42      	ldr	r3, [pc, #264]	; (8004624 <MX_GPIO_Init+0x124>)
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451e:	4a41      	ldr	r2, [pc, #260]	; (8004624 <MX_GPIO_Init+0x124>)
 8004520:	f043 0304 	orr.w	r3, r3, #4
 8004524:	6313      	str	r3, [r2, #48]	; 0x30
 8004526:	4b3f      	ldr	r3, [pc, #252]	; (8004624 <MX_GPIO_Init+0x124>)
 8004528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452a:	f003 0304 	and.w	r3, r3, #4
 800452e:	60bb      	str	r3, [r7, #8]
 8004530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004532:	2300      	movs	r3, #0
 8004534:	607b      	str	r3, [r7, #4]
 8004536:	4b3b      	ldr	r3, [pc, #236]	; (8004624 <MX_GPIO_Init+0x124>)
 8004538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453a:	4a3a      	ldr	r2, [pc, #232]	; (8004624 <MX_GPIO_Init+0x124>)
 800453c:	f043 0301 	orr.w	r3, r3, #1
 8004540:	6313      	str	r3, [r2, #48]	; 0x30
 8004542:	4b38      	ldr	r3, [pc, #224]	; (8004624 <MX_GPIO_Init+0x124>)
 8004544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	607b      	str	r3, [r7, #4]
 800454c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800454e:	2300      	movs	r3, #0
 8004550:	603b      	str	r3, [r7, #0]
 8004552:	4b34      	ldr	r3, [pc, #208]	; (8004624 <MX_GPIO_Init+0x124>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004556:	4a33      	ldr	r2, [pc, #204]	; (8004624 <MX_GPIO_Init+0x124>)
 8004558:	f043 0302 	orr.w	r3, r3, #2
 800455c:	6313      	str	r3, [r2, #48]	; 0x30
 800455e:	4b31      	ldr	r3, [pc, #196]	; (8004624 <MX_GPIO_Init+0x124>)
 8004560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	603b      	str	r3, [r7, #0]
 8004568:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800456a:	2200      	movs	r2, #0
 800456c:	f24e 213c 	movw	r1, #57916	; 0xe23c
 8004570:	482d      	ldr	r0, [pc, #180]	; (8004628 <MX_GPIO_Init+0x128>)
 8004572:	f7fd fa9f 	bl	8001ab4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8004576:	2200      	movs	r2, #0
 8004578:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 800457c:	482b      	ldr	r0, [pc, #172]	; (800462c <MX_GPIO_Init+0x12c>)
 800457e:	f7fd fa99 	bl	8001ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 8004582:	2200      	movs	r2, #0
 8004584:	f242 7103 	movw	r1, #9987	; 0x2703
 8004588:	4829      	ldr	r0, [pc, #164]	; (8004630 <MX_GPIO_Init+0x130>)
 800458a:	f7fd fa93 	bl	8001ab4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 PC2 
                           PC3 PC4 PC5 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2 
 800458e:	f24e 233c 	movw	r3, #57916	; 0xe23c
 8004592:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004594:	2301      	movs	r3, #1
 8004596:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004598:	2300      	movs	r3, #0
 800459a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459c:	2300      	movs	r3, #0
 800459e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045a0:	f107 030c 	add.w	r3, r7, #12
 80045a4:	4619      	mov	r1, r3
 80045a6:	4820      	ldr	r0, [pc, #128]	; (8004628 <MX_GPIO_Init+0x128>)
 80045a8:	f7fd f8ea 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80045ac:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 80045b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045b2:	2301      	movs	r3, #1
 80045b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ba:	2300      	movs	r3, #0
 80045bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045be:	f107 030c 	add.w	r3, r7, #12
 80045c2:	4619      	mov	r1, r3
 80045c4:	4819      	ldr	r0, [pc, #100]	; (800462c <MX_GPIO_Init+0x12c>)
 80045c6:	f7fd f8db 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB13 
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_13 
 80045ca:	f242 7303 	movw	r3, #9987	; 0x2703
 80045ce:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045d0:	2301      	movs	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d8:	2300      	movs	r3, #0
 80045da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045dc:	f107 030c 	add.w	r3, r7, #12
 80045e0:	4619      	mov	r1, r3
 80045e2:	4813      	ldr	r0, [pc, #76]	; (8004630 <MX_GPIO_Init+0x130>)
 80045e4:	f7fd f8cc 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80045e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045ee:	2300      	movs	r3, #0
 80045f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f2:	2300      	movs	r3, #0
 80045f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045f6:	f107 030c 	add.w	r3, r7, #12
 80045fa:	4619      	mov	r1, r3
 80045fc:	480c      	ldr	r0, [pc, #48]	; (8004630 <MX_GPIO_Init+0x130>)
 80045fe:	f7fd f8bf 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004602:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004606:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004608:	2300      	movs	r3, #0
 800460a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460c:	2300      	movs	r3, #0
 800460e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004610:	f107 030c 	add.w	r3, r7, #12
 8004614:	4619      	mov	r1, r3
 8004616:	4805      	ldr	r0, [pc, #20]	; (800462c <MX_GPIO_Init+0x12c>)
 8004618:	f7fd f8b2 	bl	8001780 <HAL_GPIO_Init>

}
 800461c:	bf00      	nop
 800461e:	3720      	adds	r7, #32
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	40023800 	.word	0x40023800
 8004628:	40020800 	.word	0x40020800
 800462c:	40020000 	.word	0x40020000
 8004630:	40020400 	.word	0x40020400

08004634 <get_adc_value>:
// ??????
// 1???hadc  ??ADCHandler
// 2???channel  ??
// ????????12bit?????
//+++++++++++++++++++++++++++++++++++++++++++++++
int get_adc_value(ADC_HandleTypeDef *hadc, uint32_t channel){
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 800463e:	f107 0308 	add.w	r3, r7, #8
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	605a      	str	r2, [r3, #4]
 8004648:	609a      	str	r2, [r3, #8]
 800464a:	60da      	str	r2, [r3, #12]

  sConfig.Channel = channel;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 8004650:	2301      	movs	r3, #1
 8004652:	60fb      	str	r3, [r7, #12]
  //sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004654:	2300      	movs	r3, #0
 8004656:	613b      	str	r3, [r7, #16]
  //sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	617b      	str	r3, [r7, #20]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 800465c:	f107 0308 	add.w	r3, r7, #8
 8004660:	4619      	mov	r1, r3
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f7fc fd5c 	bl	8001120 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);                    // AD??
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7fc fc01 	bl	8000e70 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 100);   // AD?????
 800466e:	2164      	movs	r1, #100	; 0x64
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f7fc fcc3 	bl	8000ffc <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(hadc);          // AD??
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7fc fd44 	bl	8001104 <HAL_ADC_GetValue>
 800467c:	4603      	mov	r3, r0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3718      	adds	r7, #24
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004686:	b480      	push	{r7}
 8004688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800468a:	bf00      	nop
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800469a:	2300      	movs	r3, #0
 800469c:	607b      	str	r3, [r7, #4]
 800469e:	4b10      	ldr	r3, [pc, #64]	; (80046e0 <HAL_MspInit+0x4c>)
 80046a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a2:	4a0f      	ldr	r2, [pc, #60]	; (80046e0 <HAL_MspInit+0x4c>)
 80046a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046a8:	6453      	str	r3, [r2, #68]	; 0x44
 80046aa:	4b0d      	ldr	r3, [pc, #52]	; (80046e0 <HAL_MspInit+0x4c>)
 80046ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046b2:	607b      	str	r3, [r7, #4]
 80046b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046b6:	2300      	movs	r3, #0
 80046b8:	603b      	str	r3, [r7, #0]
 80046ba:	4b09      	ldr	r3, [pc, #36]	; (80046e0 <HAL_MspInit+0x4c>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	4a08      	ldr	r2, [pc, #32]	; (80046e0 <HAL_MspInit+0x4c>)
 80046c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046c4:	6413      	str	r3, [r2, #64]	; 0x40
 80046c6:	4b06      	ldr	r3, [pc, #24]	; (80046e0 <HAL_MspInit+0x4c>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046d2:	bf00      	nop
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40023800 	.word	0x40023800

080046e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08a      	sub	sp, #40	; 0x28
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046ec:	f107 0314 	add.w	r3, r7, #20
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	609a      	str	r2, [r3, #8]
 80046f8:	60da      	str	r2, [r3, #12]
 80046fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a17      	ldr	r2, [pc, #92]	; (8004760 <HAL_ADC_MspInit+0x7c>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d127      	bne.n	8004756 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004706:	2300      	movs	r3, #0
 8004708:	613b      	str	r3, [r7, #16]
 800470a:	4b16      	ldr	r3, [pc, #88]	; (8004764 <HAL_ADC_MspInit+0x80>)
 800470c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800470e:	4a15      	ldr	r2, [pc, #84]	; (8004764 <HAL_ADC_MspInit+0x80>)
 8004710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004714:	6453      	str	r3, [r2, #68]	; 0x44
 8004716:	4b13      	ldr	r3, [pc, #76]	; (8004764 <HAL_ADC_MspInit+0x80>)
 8004718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471e:	613b      	str	r3, [r7, #16]
 8004720:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004722:	2300      	movs	r3, #0
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	4b0f      	ldr	r3, [pc, #60]	; (8004764 <HAL_ADC_MspInit+0x80>)
 8004728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472a:	4a0e      	ldr	r2, [pc, #56]	; (8004764 <HAL_ADC_MspInit+0x80>)
 800472c:	f043 0301 	orr.w	r3, r3, #1
 8004730:	6313      	str	r3, [r2, #48]	; 0x30
 8004732:	4b0c      	ldr	r3, [pc, #48]	; (8004764 <HAL_ADC_MspInit+0x80>)
 8004734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	60fb      	str	r3, [r7, #12]
 800473c:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800473e:	230f      	movs	r3, #15
 8004740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004742:	2303      	movs	r3, #3
 8004744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004746:	2300      	movs	r3, #0
 8004748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800474a:	f107 0314 	add.w	r3, r7, #20
 800474e:	4619      	mov	r1, r3
 8004750:	4805      	ldr	r0, [pc, #20]	; (8004768 <HAL_ADC_MspInit+0x84>)
 8004752:	f7fd f815 	bl	8001780 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004756:	bf00      	nop
 8004758:	3728      	adds	r7, #40	; 0x28
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	40012000 	.word	0x40012000
 8004764:	40023800 	.word	0x40023800
 8004768:	40020000 	.word	0x40020000

0800476c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800477c:	d10e      	bne.n	800479c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	4b24      	ldr	r3, [pc, #144]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 8004784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004786:	4a23      	ldr	r2, [pc, #140]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 8004788:	f043 0301 	orr.w	r3, r3, #1
 800478c:	6413      	str	r3, [r2, #64]	; 0x40
 800478e:	4b21      	ldr	r3, [pc, #132]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	f003 0301 	and.w	r3, r3, #1
 8004796:	617b      	str	r3, [r7, #20]
 8004798:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800479a:	e036      	b.n	800480a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a1d      	ldr	r2, [pc, #116]	; (8004818 <HAL_TIM_Base_MspInit+0xac>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d116      	bne.n	80047d4 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80047a6:	2300      	movs	r3, #0
 80047a8:	613b      	str	r3, [r7, #16]
 80047aa:	4b1a      	ldr	r3, [pc, #104]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	4a19      	ldr	r2, [pc, #100]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 80047b0:	f043 0302 	orr.w	r3, r3, #2
 80047b4:	6413      	str	r3, [r2, #64]	; 0x40
 80047b6:	4b17      	ldr	r3, [pc, #92]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 80047b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	613b      	str	r3, [r7, #16]
 80047c0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80047c2:	2200      	movs	r2, #0
 80047c4:	2100      	movs	r1, #0
 80047c6:	201d      	movs	r0, #29
 80047c8:	f7fc ffa3 	bl	8001712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80047cc:	201d      	movs	r0, #29
 80047ce:	f7fc ffbc 	bl	800174a <HAL_NVIC_EnableIRQ>
}
 80047d2:	e01a      	b.n	800480a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM6)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a10      	ldr	r2, [pc, #64]	; (800481c <HAL_TIM_Base_MspInit+0xb0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d115      	bne.n	800480a <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80047de:	2300      	movs	r3, #0
 80047e0:	60fb      	str	r3, [r7, #12]
 80047e2:	4b0c      	ldr	r3, [pc, #48]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 80047e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e6:	4a0b      	ldr	r2, [pc, #44]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 80047e8:	f043 0310 	orr.w	r3, r3, #16
 80047ec:	6413      	str	r3, [r2, #64]	; 0x40
 80047ee:	4b09      	ldr	r3, [pc, #36]	; (8004814 <HAL_TIM_Base_MspInit+0xa8>)
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	f003 0310 	and.w	r3, r3, #16
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80047fa:	2200      	movs	r2, #0
 80047fc:	2100      	movs	r1, #0
 80047fe:	2036      	movs	r0, #54	; 0x36
 8004800:	f7fc ff87 	bl	8001712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004804:	2036      	movs	r0, #54	; 0x36
 8004806:	f7fc ffa0 	bl	800174a <HAL_NVIC_EnableIRQ>
}
 800480a:	bf00      	nop
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	40023800 	.word	0x40023800
 8004818:	40000400 	.word	0x40000400
 800481c:	40001000 	.word	0x40001000

08004820 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b08c      	sub	sp, #48	; 0x30
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004828:	f107 031c 	add.w	r3, r7, #28
 800482c:	2200      	movs	r2, #0
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	605a      	str	r2, [r3, #4]
 8004832:	609a      	str	r2, [r3, #8]
 8004834:	60da      	str	r2, [r3, #12]
 8004836:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a36      	ldr	r2, [pc, #216]	; (8004918 <HAL_TIM_Encoder_MspInit+0xf8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d134      	bne.n	80048ac <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004842:	2300      	movs	r3, #0
 8004844:	61bb      	str	r3, [r7, #24]
 8004846:	4b35      	ldr	r3, [pc, #212]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 8004848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484a:	4a34      	ldr	r2, [pc, #208]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 800484c:	f043 0304 	orr.w	r3, r3, #4
 8004850:	6413      	str	r3, [r2, #64]	; 0x40
 8004852:	4b32      	ldr	r3, [pc, #200]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	61bb      	str	r3, [r7, #24]
 800485c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800485e:	2300      	movs	r3, #0
 8004860:	617b      	str	r3, [r7, #20]
 8004862:	4b2e      	ldr	r3, [pc, #184]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 8004864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004866:	4a2d      	ldr	r2, [pc, #180]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 8004868:	f043 0302 	orr.w	r3, r3, #2
 800486c:	6313      	str	r3, [r2, #48]	; 0x30
 800486e:	4b2b      	ldr	r3, [pc, #172]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 8004870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800487a:	23c0      	movs	r3, #192	; 0xc0
 800487c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800487e:	2302      	movs	r3, #2
 8004880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004882:	2300      	movs	r3, #0
 8004884:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004886:	2300      	movs	r3, #0
 8004888:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800488a:	2302      	movs	r3, #2
 800488c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800488e:	f107 031c 	add.w	r3, r7, #28
 8004892:	4619      	mov	r1, r3
 8004894:	4822      	ldr	r0, [pc, #136]	; (8004920 <HAL_TIM_Encoder_MspInit+0x100>)
 8004896:	f7fc ff73 	bl	8001780 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800489a:	2200      	movs	r2, #0
 800489c:	2100      	movs	r1, #0
 800489e:	201e      	movs	r0, #30
 80048a0:	f7fc ff37 	bl	8001712 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80048a4:	201e      	movs	r0, #30
 80048a6:	f7fc ff50 	bl	800174a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80048aa:	e030      	b.n	800490e <HAL_TIM_Encoder_MspInit+0xee>
  else if(htim_encoder->Instance==TIM8)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a1c      	ldr	r2, [pc, #112]	; (8004924 <HAL_TIM_Encoder_MspInit+0x104>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d12b      	bne.n	800490e <HAL_TIM_Encoder_MspInit+0xee>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80048b6:	2300      	movs	r3, #0
 80048b8:	613b      	str	r3, [r7, #16]
 80048ba:	4b18      	ldr	r3, [pc, #96]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 80048bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048be:	4a17      	ldr	r2, [pc, #92]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 80048c0:	f043 0302 	orr.w	r3, r3, #2
 80048c4:	6453      	str	r3, [r2, #68]	; 0x44
 80048c6:	4b15      	ldr	r3, [pc, #84]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 80048c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	613b      	str	r3, [r7, #16]
 80048d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]
 80048d6:	4b11      	ldr	r3, [pc, #68]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 80048d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048da:	4a10      	ldr	r2, [pc, #64]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 80048dc:	f043 0304 	orr.w	r3, r3, #4
 80048e0:	6313      	str	r3, [r2, #48]	; 0x30
 80048e2:	4b0e      	ldr	r3, [pc, #56]	; (800491c <HAL_TIM_Encoder_MspInit+0xfc>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e6:	f003 0304 	and.w	r3, r3, #4
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80048ee:	23c0      	movs	r3, #192	; 0xc0
 80048f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048f2:	2302      	movs	r3, #2
 80048f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f6:	2300      	movs	r3, #0
 80048f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048fa:	2300      	movs	r3, #0
 80048fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80048fe:	2303      	movs	r3, #3
 8004900:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004902:	f107 031c 	add.w	r3, r7, #28
 8004906:	4619      	mov	r1, r3
 8004908:	4807      	ldr	r0, [pc, #28]	; (8004928 <HAL_TIM_Encoder_MspInit+0x108>)
 800490a:	f7fc ff39 	bl	8001780 <HAL_GPIO_Init>
}
 800490e:	bf00      	nop
 8004910:	3730      	adds	r7, #48	; 0x30
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	40000800 	.word	0x40000800
 800491c:	40023800 	.word	0x40023800
 8004920:	40020400 	.word	0x40020400
 8004924:	40010400 	.word	0x40010400
 8004928:	40020800 	.word	0x40020800

0800492c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b08a      	sub	sp, #40	; 0x28
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004934:	f107 0314 	add.w	r3, r7, #20
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	605a      	str	r2, [r3, #4]
 800493e:	609a      	str	r2, [r3, #8]
 8004940:	60da      	str	r2, [r3, #12]
 8004942:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494c:	d13d      	bne.n	80049ca <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800494e:	2300      	movs	r3, #0
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	4b31      	ldr	r3, [pc, #196]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	4a30      	ldr	r2, [pc, #192]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	6313      	str	r3, [r2, #48]	; 0x30
 800495e:	4b2e      	ldr	r3, [pc, #184]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 8004960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	613b      	str	r3, [r7, #16]
 8004968:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800496a:	2300      	movs	r3, #0
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	4b2a      	ldr	r3, [pc, #168]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	4a29      	ldr	r2, [pc, #164]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 8004974:	f043 0302 	orr.w	r3, r3, #2
 8004978:	6313      	str	r3, [r2, #48]	; 0x30
 800497a:	4b27      	ldr	r3, [pc, #156]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	60fb      	str	r3, [r7, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004986:	2320      	movs	r3, #32
 8004988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498a:	2302      	movs	r3, #2
 800498c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004992:	2300      	movs	r3, #0
 8004994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004996:	2301      	movs	r3, #1
 8004998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800499a:	f107 0314 	add.w	r3, r7, #20
 800499e:	4619      	mov	r1, r3
 80049a0:	481e      	ldr	r0, [pc, #120]	; (8004a1c <HAL_TIM_MspPostInit+0xf0>)
 80049a2:	f7fc feed 	bl	8001780 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80049a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80049aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ac:	2302      	movs	r3, #2
 80049ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b0:	2300      	movs	r3, #0
 80049b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049b4:	2300      	movs	r3, #0
 80049b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80049b8:	2301      	movs	r3, #1
 80049ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049bc:	f107 0314 	add.w	r3, r7, #20
 80049c0:	4619      	mov	r1, r3
 80049c2:	4817      	ldr	r0, [pc, #92]	; (8004a20 <HAL_TIM_MspPostInit+0xf4>)
 80049c4:	f7fc fedc 	bl	8001780 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80049c8:	e022      	b.n	8004a10 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a15      	ldr	r2, [pc, #84]	; (8004a24 <HAL_TIM_MspPostInit+0xf8>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d11d      	bne.n	8004a10 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049d4:	2300      	movs	r3, #0
 80049d6:	60bb      	str	r3, [r7, #8]
 80049d8:	4b0f      	ldr	r3, [pc, #60]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 80049da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049dc:	4a0e      	ldr	r2, [pc, #56]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 80049de:	f043 0302 	orr.w	r3, r3, #2
 80049e2:	6313      	str	r3, [r2, #48]	; 0x30
 80049e4:	4b0c      	ldr	r3, [pc, #48]	; (8004a18 <HAL_TIM_MspPostInit+0xec>)
 80049e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	60bb      	str	r3, [r7, #8]
 80049ee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80049f0:	2320      	movs	r3, #32
 80049f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049f4:	2302      	movs	r3, #2
 80049f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f8:	2300      	movs	r3, #0
 80049fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049fc:	2300      	movs	r3, #0
 80049fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004a00:	2302      	movs	r3, #2
 8004a02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a04:	f107 0314 	add.w	r3, r7, #20
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4805      	ldr	r0, [pc, #20]	; (8004a20 <HAL_TIM_MspPostInit+0xf4>)
 8004a0c:	f7fc feb8 	bl	8001780 <HAL_GPIO_Init>
}
 8004a10:	bf00      	nop
 8004a12:	3728      	adds	r7, #40	; 0x28
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40023800 	.word	0x40023800
 8004a1c:	40020000 	.word	0x40020000
 8004a20:	40020400 	.word	0x40020400
 8004a24:	40000400 	.word	0x40000400

08004a28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b08a      	sub	sp, #40	; 0x28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a30:	f107 0314 	add.w	r3, r7, #20
 8004a34:	2200      	movs	r2, #0
 8004a36:	601a      	str	r2, [r3, #0]
 8004a38:	605a      	str	r2, [r3, #4]
 8004a3a:	609a      	str	r2, [r3, #8]
 8004a3c:	60da      	str	r2, [r3, #12]
 8004a3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a19      	ldr	r2, [pc, #100]	; (8004aac <HAL_UART_MspInit+0x84>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d12c      	bne.n	8004aa4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	613b      	str	r3, [r7, #16]
 8004a4e:	4b18      	ldr	r3, [pc, #96]	; (8004ab0 <HAL_UART_MspInit+0x88>)
 8004a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a52:	4a17      	ldr	r2, [pc, #92]	; (8004ab0 <HAL_UART_MspInit+0x88>)
 8004a54:	f043 0310 	orr.w	r3, r3, #16
 8004a58:	6453      	str	r3, [r2, #68]	; 0x44
 8004a5a:	4b15      	ldr	r3, [pc, #84]	; (8004ab0 <HAL_UART_MspInit+0x88>)
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5e:	f003 0310 	and.w	r3, r3, #16
 8004a62:	613b      	str	r3, [r7, #16]
 8004a64:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a66:	2300      	movs	r3, #0
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	4b11      	ldr	r3, [pc, #68]	; (8004ab0 <HAL_UART_MspInit+0x88>)
 8004a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6e:	4a10      	ldr	r2, [pc, #64]	; (8004ab0 <HAL_UART_MspInit+0x88>)
 8004a70:	f043 0301 	orr.w	r3, r3, #1
 8004a74:	6313      	str	r3, [r2, #48]	; 0x30
 8004a76:	4b0e      	ldr	r3, [pc, #56]	; (8004ab0 <HAL_UART_MspInit+0x88>)
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	60fb      	str	r3, [r7, #12]
 8004a80:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004a82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a88:	2302      	movs	r3, #2
 8004a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a90:	2303      	movs	r3, #3
 8004a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a94:	2307      	movs	r3, #7
 8004a96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a98:	f107 0314 	add.w	r3, r7, #20
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	4805      	ldr	r0, [pc, #20]	; (8004ab4 <HAL_UART_MspInit+0x8c>)
 8004aa0:	f7fc fe6e 	bl	8001780 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004aa4:	bf00      	nop
 8004aa6:	3728      	adds	r7, #40	; 0x28
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	40011000 	.word	0x40011000
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	40020000 	.word	0x40020000

08004ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004abc:	bf00      	nop
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004aca:	e7fe      	b.n	8004aca <HardFault_Handler+0x4>

08004acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ad0:	e7fe      	b.n	8004ad0 <MemManage_Handler+0x4>

08004ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ad6:	e7fe      	b.n	8004ad6 <BusFault_Handler+0x4>

08004ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004adc:	e7fe      	b.n	8004adc <UsageFault_Handler+0x4>

08004ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ae2:	bf00      	nop
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004aec:	b480      	push	{r7}
 8004aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004af0:	bf00      	nop
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004afa:	b480      	push	{r7}
 8004afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004afe:	bf00      	nop
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b0c:	f7fc f94c 	bl	8000da8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b10:	bf00      	nop
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004b18:	bf00      	nop
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004b22:	b480      	push	{r7}
 8004b24:	af00      	add	r7, sp, #0

  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004b26:	bf00      	nop
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004b34:	4802      	ldr	r0, [pc, #8]	; (8004b40 <TIM6_DAC_IRQHandler+0x10>)
 8004b36:	f7fd fd6c 	bl	8002612 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004b3a:	bf00      	nop
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	20000228 	.word	0x20000228

08004b44 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b50:	2300      	movs	r3, #0
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	e00a      	b.n	8004b6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004b56:	f3af 8000 	nop.w
 8004b5a:	4601      	mov	r1, r0
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	1c5a      	adds	r2, r3, #1
 8004b60:	60ba      	str	r2, [r7, #8]
 8004b62:	b2ca      	uxtb	r2, r1
 8004b64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	617b      	str	r3, [r7, #20]
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	dbf0      	blt.n	8004b56 <_read+0x12>
	}

return len;
 8004b74:	687b      	ldr	r3, [r7, #4]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3718      	adds	r7, #24
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b086      	sub	sp, #24
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	60f8      	str	r0, [r7, #12]
 8004b86:	60b9      	str	r1, [r7, #8]
 8004b88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	617b      	str	r3, [r7, #20]
 8004b8e:	e009      	b.n	8004ba4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	1c5a      	adds	r2, r3, #1
 8004b94:	60ba      	str	r2, [r7, #8]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7fe fe93 	bl	80038c4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	dbf1      	blt.n	8004b90 <_write+0x12>
	}
	return len;
 8004bac:	687b      	ldr	r3, [r7, #4]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <_close>:

int _close(int file)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
	return -1;
 8004bbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
 8004bd6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004bde:	605a      	str	r2, [r3, #4]
	return 0;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <_isatty>:

int _isatty(int file)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
	return 1;
 8004bf6:	2301      	movs	r3, #1
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
	return 0;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
	...

08004c20 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004c28:	4b11      	ldr	r3, [pc, #68]	; (8004c70 <_sbrk+0x50>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d102      	bne.n	8004c36 <_sbrk+0x16>
		heap_end = &end;
 8004c30:	4b0f      	ldr	r3, [pc, #60]	; (8004c70 <_sbrk+0x50>)
 8004c32:	4a10      	ldr	r2, [pc, #64]	; (8004c74 <_sbrk+0x54>)
 8004c34:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004c36:	4b0e      	ldr	r3, [pc, #56]	; (8004c70 <_sbrk+0x50>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004c3c:	4b0c      	ldr	r3, [pc, #48]	; (8004c70 <_sbrk+0x50>)
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4413      	add	r3, r2
 8004c44:	466a      	mov	r2, sp
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d907      	bls.n	8004c5a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004c4a:	f000 f875 	bl	8004d38 <__errno>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	230c      	movs	r3, #12
 8004c52:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004c54:	f04f 33ff 	mov.w	r3, #4294967295
 8004c58:	e006      	b.n	8004c68 <_sbrk+0x48>
	}

	heap_end += incr;
 8004c5a:	4b05      	ldr	r3, [pc, #20]	; (8004c70 <_sbrk+0x50>)
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4413      	add	r3, r2
 8004c62:	4a03      	ldr	r2, [pc, #12]	; (8004c70 <_sbrk+0x50>)
 8004c64:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004c66:	68fb      	ldr	r3, [r7, #12]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	200000c0 	.word	0x200000c0
 8004c74:	200002c0 	.word	0x200002c0

08004c78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004c7c:	4b16      	ldr	r3, [pc, #88]	; (8004cd8 <SystemInit+0x60>)
 8004c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c82:	4a15      	ldr	r2, [pc, #84]	; (8004cd8 <SystemInit+0x60>)
 8004c84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004c8c:	4b13      	ldr	r3, [pc, #76]	; (8004cdc <SystemInit+0x64>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a12      	ldr	r2, [pc, #72]	; (8004cdc <SystemInit+0x64>)
 8004c92:	f043 0301 	orr.w	r3, r3, #1
 8004c96:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004c98:	4b10      	ldr	r3, [pc, #64]	; (8004cdc <SystemInit+0x64>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004c9e:	4b0f      	ldr	r3, [pc, #60]	; (8004cdc <SystemInit+0x64>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a0e      	ldr	r2, [pc, #56]	; (8004cdc <SystemInit+0x64>)
 8004ca4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004ca8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004cae:	4b0b      	ldr	r3, [pc, #44]	; (8004cdc <SystemInit+0x64>)
 8004cb0:	4a0b      	ldr	r2, [pc, #44]	; (8004ce0 <SystemInit+0x68>)
 8004cb2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004cb4:	4b09      	ldr	r3, [pc, #36]	; (8004cdc <SystemInit+0x64>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a08      	ldr	r2, [pc, #32]	; (8004cdc <SystemInit+0x64>)
 8004cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cbe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004cc0:	4b06      	ldr	r3, [pc, #24]	; (8004cdc <SystemInit+0x64>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004cc6:	4b04      	ldr	r3, [pc, #16]	; (8004cd8 <SystemInit+0x60>)
 8004cc8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004ccc:	609a      	str	r2, [r3, #8]
#endif
}
 8004cce:	bf00      	nop
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr
 8004cd8:	e000ed00 	.word	0xe000ed00
 8004cdc:	40023800 	.word	0x40023800
 8004ce0:	24003010 	.word	0x24003010

08004ce4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004ce4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004ce8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004cea:	e003      	b.n	8004cf4 <LoopCopyDataInit>

08004cec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004cec:	4b0c      	ldr	r3, [pc, #48]	; (8004d20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004cee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004cf0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004cf2:	3104      	adds	r1, #4

08004cf4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004cf4:	480b      	ldr	r0, [pc, #44]	; (8004d24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004cf6:	4b0c      	ldr	r3, [pc, #48]	; (8004d28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004cf8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004cfa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004cfc:	d3f6      	bcc.n	8004cec <CopyDataInit>
  ldr  r2, =_sbss
 8004cfe:	4a0b      	ldr	r2, [pc, #44]	; (8004d2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004d00:	e002      	b.n	8004d08 <LoopFillZerobss>

08004d02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004d02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004d04:	f842 3b04 	str.w	r3, [r2], #4

08004d08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004d08:	4b09      	ldr	r3, [pc, #36]	; (8004d30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004d0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004d0c:	d3f9      	bcc.n	8004d02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004d0e:	f7ff ffb3 	bl	8004c78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004d12:	f000 f817 	bl	8004d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d16:	f7ff f89d 	bl	8003e54 <main>
  bx  lr    
 8004d1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004d1c:	2001ffff 	.word	0x2001ffff
  ldr  r3, =_sidata
 8004d20:	080058a0 	.word	0x080058a0
  ldr  r0, =_sdata
 8004d24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004d28:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8004d2c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8004d30:	200002bc 	.word	0x200002bc

08004d34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d34:	e7fe      	b.n	8004d34 <ADC_IRQHandler>
	...

08004d38 <__errno>:
 8004d38:	4b01      	ldr	r3, [pc, #4]	; (8004d40 <__errno+0x8>)
 8004d3a:	6818      	ldr	r0, [r3, #0]
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	20000010 	.word	0x20000010

08004d44 <__libc_init_array>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	4e0d      	ldr	r6, [pc, #52]	; (8004d7c <__libc_init_array+0x38>)
 8004d48:	4c0d      	ldr	r4, [pc, #52]	; (8004d80 <__libc_init_array+0x3c>)
 8004d4a:	1ba4      	subs	r4, r4, r6
 8004d4c:	10a4      	asrs	r4, r4, #2
 8004d4e:	2500      	movs	r5, #0
 8004d50:	42a5      	cmp	r5, r4
 8004d52:	d109      	bne.n	8004d68 <__libc_init_array+0x24>
 8004d54:	4e0b      	ldr	r6, [pc, #44]	; (8004d84 <__libc_init_array+0x40>)
 8004d56:	4c0c      	ldr	r4, [pc, #48]	; (8004d88 <__libc_init_array+0x44>)
 8004d58:	f000 fd46 	bl	80057e8 <_init>
 8004d5c:	1ba4      	subs	r4, r4, r6
 8004d5e:	10a4      	asrs	r4, r4, #2
 8004d60:	2500      	movs	r5, #0
 8004d62:	42a5      	cmp	r5, r4
 8004d64:	d105      	bne.n	8004d72 <__libc_init_array+0x2e>
 8004d66:	bd70      	pop	{r4, r5, r6, pc}
 8004d68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d6c:	4798      	blx	r3
 8004d6e:	3501      	adds	r5, #1
 8004d70:	e7ee      	b.n	8004d50 <__libc_init_array+0xc>
 8004d72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d76:	4798      	blx	r3
 8004d78:	3501      	adds	r5, #1
 8004d7a:	e7f2      	b.n	8004d62 <__libc_init_array+0x1e>
 8004d7c:	08005898 	.word	0x08005898
 8004d80:	08005898 	.word	0x08005898
 8004d84:	08005898 	.word	0x08005898
 8004d88:	0800589c 	.word	0x0800589c

08004d8c <memset>:
 8004d8c:	4402      	add	r2, r0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d100      	bne.n	8004d96 <memset+0xa>
 8004d94:	4770      	bx	lr
 8004d96:	f803 1b01 	strb.w	r1, [r3], #1
 8004d9a:	e7f9      	b.n	8004d90 <memset+0x4>

08004d9c <_puts_r>:
 8004d9c:	b570      	push	{r4, r5, r6, lr}
 8004d9e:	460e      	mov	r6, r1
 8004da0:	4605      	mov	r5, r0
 8004da2:	b118      	cbz	r0, 8004dac <_puts_r+0x10>
 8004da4:	6983      	ldr	r3, [r0, #24]
 8004da6:	b90b      	cbnz	r3, 8004dac <_puts_r+0x10>
 8004da8:	f000 fac2 	bl	8005330 <__sinit>
 8004dac:	69ab      	ldr	r3, [r5, #24]
 8004dae:	68ac      	ldr	r4, [r5, #8]
 8004db0:	b913      	cbnz	r3, 8004db8 <_puts_r+0x1c>
 8004db2:	4628      	mov	r0, r5
 8004db4:	f000 fabc 	bl	8005330 <__sinit>
 8004db8:	4b23      	ldr	r3, [pc, #140]	; (8004e48 <_puts_r+0xac>)
 8004dba:	429c      	cmp	r4, r3
 8004dbc:	d117      	bne.n	8004dee <_puts_r+0x52>
 8004dbe:	686c      	ldr	r4, [r5, #4]
 8004dc0:	89a3      	ldrh	r3, [r4, #12]
 8004dc2:	071b      	lsls	r3, r3, #28
 8004dc4:	d51d      	bpl.n	8004e02 <_puts_r+0x66>
 8004dc6:	6923      	ldr	r3, [r4, #16]
 8004dc8:	b1db      	cbz	r3, 8004e02 <_puts_r+0x66>
 8004dca:	3e01      	subs	r6, #1
 8004dcc:	68a3      	ldr	r3, [r4, #8]
 8004dce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	60a3      	str	r3, [r4, #8]
 8004dd6:	b9e9      	cbnz	r1, 8004e14 <_puts_r+0x78>
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	da2e      	bge.n	8004e3a <_puts_r+0x9e>
 8004ddc:	4622      	mov	r2, r4
 8004dde:	210a      	movs	r1, #10
 8004de0:	4628      	mov	r0, r5
 8004de2:	f000 f8f5 	bl	8004fd0 <__swbuf_r>
 8004de6:	3001      	adds	r0, #1
 8004de8:	d011      	beq.n	8004e0e <_puts_r+0x72>
 8004dea:	200a      	movs	r0, #10
 8004dec:	e011      	b.n	8004e12 <_puts_r+0x76>
 8004dee:	4b17      	ldr	r3, [pc, #92]	; (8004e4c <_puts_r+0xb0>)
 8004df0:	429c      	cmp	r4, r3
 8004df2:	d101      	bne.n	8004df8 <_puts_r+0x5c>
 8004df4:	68ac      	ldr	r4, [r5, #8]
 8004df6:	e7e3      	b.n	8004dc0 <_puts_r+0x24>
 8004df8:	4b15      	ldr	r3, [pc, #84]	; (8004e50 <_puts_r+0xb4>)
 8004dfa:	429c      	cmp	r4, r3
 8004dfc:	bf08      	it	eq
 8004dfe:	68ec      	ldreq	r4, [r5, #12]
 8004e00:	e7de      	b.n	8004dc0 <_puts_r+0x24>
 8004e02:	4621      	mov	r1, r4
 8004e04:	4628      	mov	r0, r5
 8004e06:	f000 f935 	bl	8005074 <__swsetup_r>
 8004e0a:	2800      	cmp	r0, #0
 8004e0c:	d0dd      	beq.n	8004dca <_puts_r+0x2e>
 8004e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e12:	bd70      	pop	{r4, r5, r6, pc}
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	da04      	bge.n	8004e22 <_puts_r+0x86>
 8004e18:	69a2      	ldr	r2, [r4, #24]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	dc06      	bgt.n	8004e2c <_puts_r+0x90>
 8004e1e:	290a      	cmp	r1, #10
 8004e20:	d004      	beq.n	8004e2c <_puts_r+0x90>
 8004e22:	6823      	ldr	r3, [r4, #0]
 8004e24:	1c5a      	adds	r2, r3, #1
 8004e26:	6022      	str	r2, [r4, #0]
 8004e28:	7019      	strb	r1, [r3, #0]
 8004e2a:	e7cf      	b.n	8004dcc <_puts_r+0x30>
 8004e2c:	4622      	mov	r2, r4
 8004e2e:	4628      	mov	r0, r5
 8004e30:	f000 f8ce 	bl	8004fd0 <__swbuf_r>
 8004e34:	3001      	adds	r0, #1
 8004e36:	d1c9      	bne.n	8004dcc <_puts_r+0x30>
 8004e38:	e7e9      	b.n	8004e0e <_puts_r+0x72>
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	200a      	movs	r0, #10
 8004e3e:	1c5a      	adds	r2, r3, #1
 8004e40:	6022      	str	r2, [r4, #0]
 8004e42:	7018      	strb	r0, [r3, #0]
 8004e44:	e7e5      	b.n	8004e12 <_puts_r+0x76>
 8004e46:	bf00      	nop
 8004e48:	08005850 	.word	0x08005850
 8004e4c:	08005870 	.word	0x08005870
 8004e50:	08005830 	.word	0x08005830

08004e54 <puts>:
 8004e54:	4b02      	ldr	r3, [pc, #8]	; (8004e60 <puts+0xc>)
 8004e56:	4601      	mov	r1, r0
 8004e58:	6818      	ldr	r0, [r3, #0]
 8004e5a:	f7ff bf9f 	b.w	8004d9c <_puts_r>
 8004e5e:	bf00      	nop
 8004e60:	20000010 	.word	0x20000010

08004e64 <setbuf>:
 8004e64:	2900      	cmp	r1, #0
 8004e66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e6a:	bf0c      	ite	eq
 8004e6c:	2202      	moveq	r2, #2
 8004e6e:	2200      	movne	r2, #0
 8004e70:	f000 b800 	b.w	8004e74 <setvbuf>

08004e74 <setvbuf>:
 8004e74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004e78:	461d      	mov	r5, r3
 8004e7a:	4b51      	ldr	r3, [pc, #324]	; (8004fc0 <setvbuf+0x14c>)
 8004e7c:	681e      	ldr	r6, [r3, #0]
 8004e7e:	4604      	mov	r4, r0
 8004e80:	460f      	mov	r7, r1
 8004e82:	4690      	mov	r8, r2
 8004e84:	b126      	cbz	r6, 8004e90 <setvbuf+0x1c>
 8004e86:	69b3      	ldr	r3, [r6, #24]
 8004e88:	b913      	cbnz	r3, 8004e90 <setvbuf+0x1c>
 8004e8a:	4630      	mov	r0, r6
 8004e8c:	f000 fa50 	bl	8005330 <__sinit>
 8004e90:	4b4c      	ldr	r3, [pc, #304]	; (8004fc4 <setvbuf+0x150>)
 8004e92:	429c      	cmp	r4, r3
 8004e94:	d152      	bne.n	8004f3c <setvbuf+0xc8>
 8004e96:	6874      	ldr	r4, [r6, #4]
 8004e98:	f1b8 0f02 	cmp.w	r8, #2
 8004e9c:	d006      	beq.n	8004eac <setvbuf+0x38>
 8004e9e:	f1b8 0f01 	cmp.w	r8, #1
 8004ea2:	f200 8089 	bhi.w	8004fb8 <setvbuf+0x144>
 8004ea6:	2d00      	cmp	r5, #0
 8004ea8:	f2c0 8086 	blt.w	8004fb8 <setvbuf+0x144>
 8004eac:	4621      	mov	r1, r4
 8004eae:	4630      	mov	r0, r6
 8004eb0:	f000 f9d4 	bl	800525c <_fflush_r>
 8004eb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004eb6:	b141      	cbz	r1, 8004eca <setvbuf+0x56>
 8004eb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ebc:	4299      	cmp	r1, r3
 8004ebe:	d002      	beq.n	8004ec6 <setvbuf+0x52>
 8004ec0:	4630      	mov	r0, r6
 8004ec2:	f000 fb2b 	bl	800551c <_free_r>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	6363      	str	r3, [r4, #52]	; 0x34
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61a3      	str	r3, [r4, #24]
 8004ece:	6063      	str	r3, [r4, #4]
 8004ed0:	89a3      	ldrh	r3, [r4, #12]
 8004ed2:	061b      	lsls	r3, r3, #24
 8004ed4:	d503      	bpl.n	8004ede <setvbuf+0x6a>
 8004ed6:	6921      	ldr	r1, [r4, #16]
 8004ed8:	4630      	mov	r0, r6
 8004eda:	f000 fb1f 	bl	800551c <_free_r>
 8004ede:	89a3      	ldrh	r3, [r4, #12]
 8004ee0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004ee4:	f023 0303 	bic.w	r3, r3, #3
 8004ee8:	f1b8 0f02 	cmp.w	r8, #2
 8004eec:	81a3      	strh	r3, [r4, #12]
 8004eee:	d05d      	beq.n	8004fac <setvbuf+0x138>
 8004ef0:	ab01      	add	r3, sp, #4
 8004ef2:	466a      	mov	r2, sp
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	4630      	mov	r0, r6
 8004ef8:	f000 faa4 	bl	8005444 <__swhatbuf_r>
 8004efc:	89a3      	ldrh	r3, [r4, #12]
 8004efe:	4318      	orrs	r0, r3
 8004f00:	81a0      	strh	r0, [r4, #12]
 8004f02:	bb2d      	cbnz	r5, 8004f50 <setvbuf+0xdc>
 8004f04:	9d00      	ldr	r5, [sp, #0]
 8004f06:	4628      	mov	r0, r5
 8004f08:	f000 fb00 	bl	800550c <malloc>
 8004f0c:	4607      	mov	r7, r0
 8004f0e:	2800      	cmp	r0, #0
 8004f10:	d14e      	bne.n	8004fb0 <setvbuf+0x13c>
 8004f12:	f8dd 9000 	ldr.w	r9, [sp]
 8004f16:	45a9      	cmp	r9, r5
 8004f18:	d13c      	bne.n	8004f94 <setvbuf+0x120>
 8004f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1e:	89a3      	ldrh	r3, [r4, #12]
 8004f20:	f043 0302 	orr.w	r3, r3, #2
 8004f24:	81a3      	strh	r3, [r4, #12]
 8004f26:	2300      	movs	r3, #0
 8004f28:	60a3      	str	r3, [r4, #8]
 8004f2a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004f2e:	6023      	str	r3, [r4, #0]
 8004f30:	6123      	str	r3, [r4, #16]
 8004f32:	2301      	movs	r3, #1
 8004f34:	6163      	str	r3, [r4, #20]
 8004f36:	b003      	add	sp, #12
 8004f38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f3c:	4b22      	ldr	r3, [pc, #136]	; (8004fc8 <setvbuf+0x154>)
 8004f3e:	429c      	cmp	r4, r3
 8004f40:	d101      	bne.n	8004f46 <setvbuf+0xd2>
 8004f42:	68b4      	ldr	r4, [r6, #8]
 8004f44:	e7a8      	b.n	8004e98 <setvbuf+0x24>
 8004f46:	4b21      	ldr	r3, [pc, #132]	; (8004fcc <setvbuf+0x158>)
 8004f48:	429c      	cmp	r4, r3
 8004f4a:	bf08      	it	eq
 8004f4c:	68f4      	ldreq	r4, [r6, #12]
 8004f4e:	e7a3      	b.n	8004e98 <setvbuf+0x24>
 8004f50:	2f00      	cmp	r7, #0
 8004f52:	d0d8      	beq.n	8004f06 <setvbuf+0x92>
 8004f54:	69b3      	ldr	r3, [r6, #24]
 8004f56:	b913      	cbnz	r3, 8004f5e <setvbuf+0xea>
 8004f58:	4630      	mov	r0, r6
 8004f5a:	f000 f9e9 	bl	8005330 <__sinit>
 8004f5e:	f1b8 0f01 	cmp.w	r8, #1
 8004f62:	bf08      	it	eq
 8004f64:	89a3      	ldrheq	r3, [r4, #12]
 8004f66:	6027      	str	r7, [r4, #0]
 8004f68:	bf04      	itt	eq
 8004f6a:	f043 0301 	orreq.w	r3, r3, #1
 8004f6e:	81a3      	strheq	r3, [r4, #12]
 8004f70:	89a3      	ldrh	r3, [r4, #12]
 8004f72:	f013 0008 	ands.w	r0, r3, #8
 8004f76:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8004f7a:	d01b      	beq.n	8004fb4 <setvbuf+0x140>
 8004f7c:	f013 0001 	ands.w	r0, r3, #1
 8004f80:	bf18      	it	ne
 8004f82:	426d      	negne	r5, r5
 8004f84:	f04f 0300 	mov.w	r3, #0
 8004f88:	bf1d      	ittte	ne
 8004f8a:	60a3      	strne	r3, [r4, #8]
 8004f8c:	61a5      	strne	r5, [r4, #24]
 8004f8e:	4618      	movne	r0, r3
 8004f90:	60a5      	streq	r5, [r4, #8]
 8004f92:	e7d0      	b.n	8004f36 <setvbuf+0xc2>
 8004f94:	4648      	mov	r0, r9
 8004f96:	f000 fab9 	bl	800550c <malloc>
 8004f9a:	4607      	mov	r7, r0
 8004f9c:	2800      	cmp	r0, #0
 8004f9e:	d0bc      	beq.n	8004f1a <setvbuf+0xa6>
 8004fa0:	89a3      	ldrh	r3, [r4, #12]
 8004fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fa6:	81a3      	strh	r3, [r4, #12]
 8004fa8:	464d      	mov	r5, r9
 8004faa:	e7d3      	b.n	8004f54 <setvbuf+0xe0>
 8004fac:	2000      	movs	r0, #0
 8004fae:	e7b6      	b.n	8004f1e <setvbuf+0xaa>
 8004fb0:	46a9      	mov	r9, r5
 8004fb2:	e7f5      	b.n	8004fa0 <setvbuf+0x12c>
 8004fb4:	60a0      	str	r0, [r4, #8]
 8004fb6:	e7be      	b.n	8004f36 <setvbuf+0xc2>
 8004fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fbc:	e7bb      	b.n	8004f36 <setvbuf+0xc2>
 8004fbe:	bf00      	nop
 8004fc0:	20000010 	.word	0x20000010
 8004fc4:	08005850 	.word	0x08005850
 8004fc8:	08005870 	.word	0x08005870
 8004fcc:	08005830 	.word	0x08005830

08004fd0 <__swbuf_r>:
 8004fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fd2:	460e      	mov	r6, r1
 8004fd4:	4614      	mov	r4, r2
 8004fd6:	4605      	mov	r5, r0
 8004fd8:	b118      	cbz	r0, 8004fe2 <__swbuf_r+0x12>
 8004fda:	6983      	ldr	r3, [r0, #24]
 8004fdc:	b90b      	cbnz	r3, 8004fe2 <__swbuf_r+0x12>
 8004fde:	f000 f9a7 	bl	8005330 <__sinit>
 8004fe2:	4b21      	ldr	r3, [pc, #132]	; (8005068 <__swbuf_r+0x98>)
 8004fe4:	429c      	cmp	r4, r3
 8004fe6:	d12a      	bne.n	800503e <__swbuf_r+0x6e>
 8004fe8:	686c      	ldr	r4, [r5, #4]
 8004fea:	69a3      	ldr	r3, [r4, #24]
 8004fec:	60a3      	str	r3, [r4, #8]
 8004fee:	89a3      	ldrh	r3, [r4, #12]
 8004ff0:	071a      	lsls	r2, r3, #28
 8004ff2:	d52e      	bpl.n	8005052 <__swbuf_r+0x82>
 8004ff4:	6923      	ldr	r3, [r4, #16]
 8004ff6:	b363      	cbz	r3, 8005052 <__swbuf_r+0x82>
 8004ff8:	6923      	ldr	r3, [r4, #16]
 8004ffa:	6820      	ldr	r0, [r4, #0]
 8004ffc:	1ac0      	subs	r0, r0, r3
 8004ffe:	6963      	ldr	r3, [r4, #20]
 8005000:	b2f6      	uxtb	r6, r6
 8005002:	4283      	cmp	r3, r0
 8005004:	4637      	mov	r7, r6
 8005006:	dc04      	bgt.n	8005012 <__swbuf_r+0x42>
 8005008:	4621      	mov	r1, r4
 800500a:	4628      	mov	r0, r5
 800500c:	f000 f926 	bl	800525c <_fflush_r>
 8005010:	bb28      	cbnz	r0, 800505e <__swbuf_r+0x8e>
 8005012:	68a3      	ldr	r3, [r4, #8]
 8005014:	3b01      	subs	r3, #1
 8005016:	60a3      	str	r3, [r4, #8]
 8005018:	6823      	ldr	r3, [r4, #0]
 800501a:	1c5a      	adds	r2, r3, #1
 800501c:	6022      	str	r2, [r4, #0]
 800501e:	701e      	strb	r6, [r3, #0]
 8005020:	6963      	ldr	r3, [r4, #20]
 8005022:	3001      	adds	r0, #1
 8005024:	4283      	cmp	r3, r0
 8005026:	d004      	beq.n	8005032 <__swbuf_r+0x62>
 8005028:	89a3      	ldrh	r3, [r4, #12]
 800502a:	07db      	lsls	r3, r3, #31
 800502c:	d519      	bpl.n	8005062 <__swbuf_r+0x92>
 800502e:	2e0a      	cmp	r6, #10
 8005030:	d117      	bne.n	8005062 <__swbuf_r+0x92>
 8005032:	4621      	mov	r1, r4
 8005034:	4628      	mov	r0, r5
 8005036:	f000 f911 	bl	800525c <_fflush_r>
 800503a:	b190      	cbz	r0, 8005062 <__swbuf_r+0x92>
 800503c:	e00f      	b.n	800505e <__swbuf_r+0x8e>
 800503e:	4b0b      	ldr	r3, [pc, #44]	; (800506c <__swbuf_r+0x9c>)
 8005040:	429c      	cmp	r4, r3
 8005042:	d101      	bne.n	8005048 <__swbuf_r+0x78>
 8005044:	68ac      	ldr	r4, [r5, #8]
 8005046:	e7d0      	b.n	8004fea <__swbuf_r+0x1a>
 8005048:	4b09      	ldr	r3, [pc, #36]	; (8005070 <__swbuf_r+0xa0>)
 800504a:	429c      	cmp	r4, r3
 800504c:	bf08      	it	eq
 800504e:	68ec      	ldreq	r4, [r5, #12]
 8005050:	e7cb      	b.n	8004fea <__swbuf_r+0x1a>
 8005052:	4621      	mov	r1, r4
 8005054:	4628      	mov	r0, r5
 8005056:	f000 f80d 	bl	8005074 <__swsetup_r>
 800505a:	2800      	cmp	r0, #0
 800505c:	d0cc      	beq.n	8004ff8 <__swbuf_r+0x28>
 800505e:	f04f 37ff 	mov.w	r7, #4294967295
 8005062:	4638      	mov	r0, r7
 8005064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005066:	bf00      	nop
 8005068:	08005850 	.word	0x08005850
 800506c:	08005870 	.word	0x08005870
 8005070:	08005830 	.word	0x08005830

08005074 <__swsetup_r>:
 8005074:	4b32      	ldr	r3, [pc, #200]	; (8005140 <__swsetup_r+0xcc>)
 8005076:	b570      	push	{r4, r5, r6, lr}
 8005078:	681d      	ldr	r5, [r3, #0]
 800507a:	4606      	mov	r6, r0
 800507c:	460c      	mov	r4, r1
 800507e:	b125      	cbz	r5, 800508a <__swsetup_r+0x16>
 8005080:	69ab      	ldr	r3, [r5, #24]
 8005082:	b913      	cbnz	r3, 800508a <__swsetup_r+0x16>
 8005084:	4628      	mov	r0, r5
 8005086:	f000 f953 	bl	8005330 <__sinit>
 800508a:	4b2e      	ldr	r3, [pc, #184]	; (8005144 <__swsetup_r+0xd0>)
 800508c:	429c      	cmp	r4, r3
 800508e:	d10f      	bne.n	80050b0 <__swsetup_r+0x3c>
 8005090:	686c      	ldr	r4, [r5, #4]
 8005092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005096:	b29a      	uxth	r2, r3
 8005098:	0715      	lsls	r5, r2, #28
 800509a:	d42c      	bmi.n	80050f6 <__swsetup_r+0x82>
 800509c:	06d0      	lsls	r0, r2, #27
 800509e:	d411      	bmi.n	80050c4 <__swsetup_r+0x50>
 80050a0:	2209      	movs	r2, #9
 80050a2:	6032      	str	r2, [r6, #0]
 80050a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050a8:	81a3      	strh	r3, [r4, #12]
 80050aa:	f04f 30ff 	mov.w	r0, #4294967295
 80050ae:	e03e      	b.n	800512e <__swsetup_r+0xba>
 80050b0:	4b25      	ldr	r3, [pc, #148]	; (8005148 <__swsetup_r+0xd4>)
 80050b2:	429c      	cmp	r4, r3
 80050b4:	d101      	bne.n	80050ba <__swsetup_r+0x46>
 80050b6:	68ac      	ldr	r4, [r5, #8]
 80050b8:	e7eb      	b.n	8005092 <__swsetup_r+0x1e>
 80050ba:	4b24      	ldr	r3, [pc, #144]	; (800514c <__swsetup_r+0xd8>)
 80050bc:	429c      	cmp	r4, r3
 80050be:	bf08      	it	eq
 80050c0:	68ec      	ldreq	r4, [r5, #12]
 80050c2:	e7e6      	b.n	8005092 <__swsetup_r+0x1e>
 80050c4:	0751      	lsls	r1, r2, #29
 80050c6:	d512      	bpl.n	80050ee <__swsetup_r+0x7a>
 80050c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050ca:	b141      	cbz	r1, 80050de <__swsetup_r+0x6a>
 80050cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050d0:	4299      	cmp	r1, r3
 80050d2:	d002      	beq.n	80050da <__swsetup_r+0x66>
 80050d4:	4630      	mov	r0, r6
 80050d6:	f000 fa21 	bl	800551c <_free_r>
 80050da:	2300      	movs	r3, #0
 80050dc:	6363      	str	r3, [r4, #52]	; 0x34
 80050de:	89a3      	ldrh	r3, [r4, #12]
 80050e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80050e4:	81a3      	strh	r3, [r4, #12]
 80050e6:	2300      	movs	r3, #0
 80050e8:	6063      	str	r3, [r4, #4]
 80050ea:	6923      	ldr	r3, [r4, #16]
 80050ec:	6023      	str	r3, [r4, #0]
 80050ee:	89a3      	ldrh	r3, [r4, #12]
 80050f0:	f043 0308 	orr.w	r3, r3, #8
 80050f4:	81a3      	strh	r3, [r4, #12]
 80050f6:	6923      	ldr	r3, [r4, #16]
 80050f8:	b94b      	cbnz	r3, 800510e <__swsetup_r+0x9a>
 80050fa:	89a3      	ldrh	r3, [r4, #12]
 80050fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005104:	d003      	beq.n	800510e <__swsetup_r+0x9a>
 8005106:	4621      	mov	r1, r4
 8005108:	4630      	mov	r0, r6
 800510a:	f000 f9bf 	bl	800548c <__smakebuf_r>
 800510e:	89a2      	ldrh	r2, [r4, #12]
 8005110:	f012 0301 	ands.w	r3, r2, #1
 8005114:	d00c      	beq.n	8005130 <__swsetup_r+0xbc>
 8005116:	2300      	movs	r3, #0
 8005118:	60a3      	str	r3, [r4, #8]
 800511a:	6963      	ldr	r3, [r4, #20]
 800511c:	425b      	negs	r3, r3
 800511e:	61a3      	str	r3, [r4, #24]
 8005120:	6923      	ldr	r3, [r4, #16]
 8005122:	b953      	cbnz	r3, 800513a <__swsetup_r+0xc6>
 8005124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005128:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800512c:	d1ba      	bne.n	80050a4 <__swsetup_r+0x30>
 800512e:	bd70      	pop	{r4, r5, r6, pc}
 8005130:	0792      	lsls	r2, r2, #30
 8005132:	bf58      	it	pl
 8005134:	6963      	ldrpl	r3, [r4, #20]
 8005136:	60a3      	str	r3, [r4, #8]
 8005138:	e7f2      	b.n	8005120 <__swsetup_r+0xac>
 800513a:	2000      	movs	r0, #0
 800513c:	e7f7      	b.n	800512e <__swsetup_r+0xba>
 800513e:	bf00      	nop
 8005140:	20000010 	.word	0x20000010
 8005144:	08005850 	.word	0x08005850
 8005148:	08005870 	.word	0x08005870
 800514c:	08005830 	.word	0x08005830

08005150 <__sflush_r>:
 8005150:	898a      	ldrh	r2, [r1, #12]
 8005152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005156:	4605      	mov	r5, r0
 8005158:	0710      	lsls	r0, r2, #28
 800515a:	460c      	mov	r4, r1
 800515c:	d458      	bmi.n	8005210 <__sflush_r+0xc0>
 800515e:	684b      	ldr	r3, [r1, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	dc05      	bgt.n	8005170 <__sflush_r+0x20>
 8005164:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	dc02      	bgt.n	8005170 <__sflush_r+0x20>
 800516a:	2000      	movs	r0, #0
 800516c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005170:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005172:	2e00      	cmp	r6, #0
 8005174:	d0f9      	beq.n	800516a <__sflush_r+0x1a>
 8005176:	2300      	movs	r3, #0
 8005178:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800517c:	682f      	ldr	r7, [r5, #0]
 800517e:	6a21      	ldr	r1, [r4, #32]
 8005180:	602b      	str	r3, [r5, #0]
 8005182:	d032      	beq.n	80051ea <__sflush_r+0x9a>
 8005184:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005186:	89a3      	ldrh	r3, [r4, #12]
 8005188:	075a      	lsls	r2, r3, #29
 800518a:	d505      	bpl.n	8005198 <__sflush_r+0x48>
 800518c:	6863      	ldr	r3, [r4, #4]
 800518e:	1ac0      	subs	r0, r0, r3
 8005190:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005192:	b10b      	cbz	r3, 8005198 <__sflush_r+0x48>
 8005194:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005196:	1ac0      	subs	r0, r0, r3
 8005198:	2300      	movs	r3, #0
 800519a:	4602      	mov	r2, r0
 800519c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800519e:	6a21      	ldr	r1, [r4, #32]
 80051a0:	4628      	mov	r0, r5
 80051a2:	47b0      	blx	r6
 80051a4:	1c43      	adds	r3, r0, #1
 80051a6:	89a3      	ldrh	r3, [r4, #12]
 80051a8:	d106      	bne.n	80051b8 <__sflush_r+0x68>
 80051aa:	6829      	ldr	r1, [r5, #0]
 80051ac:	291d      	cmp	r1, #29
 80051ae:	d848      	bhi.n	8005242 <__sflush_r+0xf2>
 80051b0:	4a29      	ldr	r2, [pc, #164]	; (8005258 <__sflush_r+0x108>)
 80051b2:	40ca      	lsrs	r2, r1
 80051b4:	07d6      	lsls	r6, r2, #31
 80051b6:	d544      	bpl.n	8005242 <__sflush_r+0xf2>
 80051b8:	2200      	movs	r2, #0
 80051ba:	6062      	str	r2, [r4, #4]
 80051bc:	04d9      	lsls	r1, r3, #19
 80051be:	6922      	ldr	r2, [r4, #16]
 80051c0:	6022      	str	r2, [r4, #0]
 80051c2:	d504      	bpl.n	80051ce <__sflush_r+0x7e>
 80051c4:	1c42      	adds	r2, r0, #1
 80051c6:	d101      	bne.n	80051cc <__sflush_r+0x7c>
 80051c8:	682b      	ldr	r3, [r5, #0]
 80051ca:	b903      	cbnz	r3, 80051ce <__sflush_r+0x7e>
 80051cc:	6560      	str	r0, [r4, #84]	; 0x54
 80051ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051d0:	602f      	str	r7, [r5, #0]
 80051d2:	2900      	cmp	r1, #0
 80051d4:	d0c9      	beq.n	800516a <__sflush_r+0x1a>
 80051d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051da:	4299      	cmp	r1, r3
 80051dc:	d002      	beq.n	80051e4 <__sflush_r+0x94>
 80051de:	4628      	mov	r0, r5
 80051e0:	f000 f99c 	bl	800551c <_free_r>
 80051e4:	2000      	movs	r0, #0
 80051e6:	6360      	str	r0, [r4, #52]	; 0x34
 80051e8:	e7c0      	b.n	800516c <__sflush_r+0x1c>
 80051ea:	2301      	movs	r3, #1
 80051ec:	4628      	mov	r0, r5
 80051ee:	47b0      	blx	r6
 80051f0:	1c41      	adds	r1, r0, #1
 80051f2:	d1c8      	bne.n	8005186 <__sflush_r+0x36>
 80051f4:	682b      	ldr	r3, [r5, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0c5      	beq.n	8005186 <__sflush_r+0x36>
 80051fa:	2b1d      	cmp	r3, #29
 80051fc:	d001      	beq.n	8005202 <__sflush_r+0xb2>
 80051fe:	2b16      	cmp	r3, #22
 8005200:	d101      	bne.n	8005206 <__sflush_r+0xb6>
 8005202:	602f      	str	r7, [r5, #0]
 8005204:	e7b1      	b.n	800516a <__sflush_r+0x1a>
 8005206:	89a3      	ldrh	r3, [r4, #12]
 8005208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800520c:	81a3      	strh	r3, [r4, #12]
 800520e:	e7ad      	b.n	800516c <__sflush_r+0x1c>
 8005210:	690f      	ldr	r7, [r1, #16]
 8005212:	2f00      	cmp	r7, #0
 8005214:	d0a9      	beq.n	800516a <__sflush_r+0x1a>
 8005216:	0793      	lsls	r3, r2, #30
 8005218:	680e      	ldr	r6, [r1, #0]
 800521a:	bf08      	it	eq
 800521c:	694b      	ldreq	r3, [r1, #20]
 800521e:	600f      	str	r7, [r1, #0]
 8005220:	bf18      	it	ne
 8005222:	2300      	movne	r3, #0
 8005224:	eba6 0807 	sub.w	r8, r6, r7
 8005228:	608b      	str	r3, [r1, #8]
 800522a:	f1b8 0f00 	cmp.w	r8, #0
 800522e:	dd9c      	ble.n	800516a <__sflush_r+0x1a>
 8005230:	4643      	mov	r3, r8
 8005232:	463a      	mov	r2, r7
 8005234:	6a21      	ldr	r1, [r4, #32]
 8005236:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005238:	4628      	mov	r0, r5
 800523a:	47b0      	blx	r6
 800523c:	2800      	cmp	r0, #0
 800523e:	dc06      	bgt.n	800524e <__sflush_r+0xfe>
 8005240:	89a3      	ldrh	r3, [r4, #12]
 8005242:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005246:	81a3      	strh	r3, [r4, #12]
 8005248:	f04f 30ff 	mov.w	r0, #4294967295
 800524c:	e78e      	b.n	800516c <__sflush_r+0x1c>
 800524e:	4407      	add	r7, r0
 8005250:	eba8 0800 	sub.w	r8, r8, r0
 8005254:	e7e9      	b.n	800522a <__sflush_r+0xda>
 8005256:	bf00      	nop
 8005258:	20400001 	.word	0x20400001

0800525c <_fflush_r>:
 800525c:	b538      	push	{r3, r4, r5, lr}
 800525e:	690b      	ldr	r3, [r1, #16]
 8005260:	4605      	mov	r5, r0
 8005262:	460c      	mov	r4, r1
 8005264:	b1db      	cbz	r3, 800529e <_fflush_r+0x42>
 8005266:	b118      	cbz	r0, 8005270 <_fflush_r+0x14>
 8005268:	6983      	ldr	r3, [r0, #24]
 800526a:	b90b      	cbnz	r3, 8005270 <_fflush_r+0x14>
 800526c:	f000 f860 	bl	8005330 <__sinit>
 8005270:	4b0c      	ldr	r3, [pc, #48]	; (80052a4 <_fflush_r+0x48>)
 8005272:	429c      	cmp	r4, r3
 8005274:	d109      	bne.n	800528a <_fflush_r+0x2e>
 8005276:	686c      	ldr	r4, [r5, #4]
 8005278:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800527c:	b17b      	cbz	r3, 800529e <_fflush_r+0x42>
 800527e:	4621      	mov	r1, r4
 8005280:	4628      	mov	r0, r5
 8005282:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005286:	f7ff bf63 	b.w	8005150 <__sflush_r>
 800528a:	4b07      	ldr	r3, [pc, #28]	; (80052a8 <_fflush_r+0x4c>)
 800528c:	429c      	cmp	r4, r3
 800528e:	d101      	bne.n	8005294 <_fflush_r+0x38>
 8005290:	68ac      	ldr	r4, [r5, #8]
 8005292:	e7f1      	b.n	8005278 <_fflush_r+0x1c>
 8005294:	4b05      	ldr	r3, [pc, #20]	; (80052ac <_fflush_r+0x50>)
 8005296:	429c      	cmp	r4, r3
 8005298:	bf08      	it	eq
 800529a:	68ec      	ldreq	r4, [r5, #12]
 800529c:	e7ec      	b.n	8005278 <_fflush_r+0x1c>
 800529e:	2000      	movs	r0, #0
 80052a0:	bd38      	pop	{r3, r4, r5, pc}
 80052a2:	bf00      	nop
 80052a4:	08005850 	.word	0x08005850
 80052a8:	08005870 	.word	0x08005870
 80052ac:	08005830 	.word	0x08005830

080052b0 <std>:
 80052b0:	2300      	movs	r3, #0
 80052b2:	b510      	push	{r4, lr}
 80052b4:	4604      	mov	r4, r0
 80052b6:	e9c0 3300 	strd	r3, r3, [r0]
 80052ba:	6083      	str	r3, [r0, #8]
 80052bc:	8181      	strh	r1, [r0, #12]
 80052be:	6643      	str	r3, [r0, #100]	; 0x64
 80052c0:	81c2      	strh	r2, [r0, #14]
 80052c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052c6:	6183      	str	r3, [r0, #24]
 80052c8:	4619      	mov	r1, r3
 80052ca:	2208      	movs	r2, #8
 80052cc:	305c      	adds	r0, #92	; 0x5c
 80052ce:	f7ff fd5d 	bl	8004d8c <memset>
 80052d2:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <std+0x38>)
 80052d4:	6263      	str	r3, [r4, #36]	; 0x24
 80052d6:	4b05      	ldr	r3, [pc, #20]	; (80052ec <std+0x3c>)
 80052d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80052da:	4b05      	ldr	r3, [pc, #20]	; (80052f0 <std+0x40>)
 80052dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052de:	4b05      	ldr	r3, [pc, #20]	; (80052f4 <std+0x44>)
 80052e0:	6224      	str	r4, [r4, #32]
 80052e2:	6323      	str	r3, [r4, #48]	; 0x30
 80052e4:	bd10      	pop	{r4, pc}
 80052e6:	bf00      	nop
 80052e8:	0800568d 	.word	0x0800568d
 80052ec:	080056af 	.word	0x080056af
 80052f0:	080056e7 	.word	0x080056e7
 80052f4:	0800570b 	.word	0x0800570b

080052f8 <_cleanup_r>:
 80052f8:	4901      	ldr	r1, [pc, #4]	; (8005300 <_cleanup_r+0x8>)
 80052fa:	f000 b885 	b.w	8005408 <_fwalk_reent>
 80052fe:	bf00      	nop
 8005300:	0800525d 	.word	0x0800525d

08005304 <__sfmoreglue>:
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	1e4a      	subs	r2, r1, #1
 8005308:	2568      	movs	r5, #104	; 0x68
 800530a:	4355      	muls	r5, r2
 800530c:	460e      	mov	r6, r1
 800530e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005312:	f000 f951 	bl	80055b8 <_malloc_r>
 8005316:	4604      	mov	r4, r0
 8005318:	b140      	cbz	r0, 800532c <__sfmoreglue+0x28>
 800531a:	2100      	movs	r1, #0
 800531c:	e9c0 1600 	strd	r1, r6, [r0]
 8005320:	300c      	adds	r0, #12
 8005322:	60a0      	str	r0, [r4, #8]
 8005324:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005328:	f7ff fd30 	bl	8004d8c <memset>
 800532c:	4620      	mov	r0, r4
 800532e:	bd70      	pop	{r4, r5, r6, pc}

08005330 <__sinit>:
 8005330:	6983      	ldr	r3, [r0, #24]
 8005332:	b510      	push	{r4, lr}
 8005334:	4604      	mov	r4, r0
 8005336:	bb33      	cbnz	r3, 8005386 <__sinit+0x56>
 8005338:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800533c:	6503      	str	r3, [r0, #80]	; 0x50
 800533e:	4b12      	ldr	r3, [pc, #72]	; (8005388 <__sinit+0x58>)
 8005340:	4a12      	ldr	r2, [pc, #72]	; (800538c <__sinit+0x5c>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6282      	str	r2, [r0, #40]	; 0x28
 8005346:	4298      	cmp	r0, r3
 8005348:	bf04      	itt	eq
 800534a:	2301      	moveq	r3, #1
 800534c:	6183      	streq	r3, [r0, #24]
 800534e:	f000 f81f 	bl	8005390 <__sfp>
 8005352:	6060      	str	r0, [r4, #4]
 8005354:	4620      	mov	r0, r4
 8005356:	f000 f81b 	bl	8005390 <__sfp>
 800535a:	60a0      	str	r0, [r4, #8]
 800535c:	4620      	mov	r0, r4
 800535e:	f000 f817 	bl	8005390 <__sfp>
 8005362:	2200      	movs	r2, #0
 8005364:	60e0      	str	r0, [r4, #12]
 8005366:	2104      	movs	r1, #4
 8005368:	6860      	ldr	r0, [r4, #4]
 800536a:	f7ff ffa1 	bl	80052b0 <std>
 800536e:	2201      	movs	r2, #1
 8005370:	2109      	movs	r1, #9
 8005372:	68a0      	ldr	r0, [r4, #8]
 8005374:	f7ff ff9c 	bl	80052b0 <std>
 8005378:	2202      	movs	r2, #2
 800537a:	2112      	movs	r1, #18
 800537c:	68e0      	ldr	r0, [r4, #12]
 800537e:	f7ff ff97 	bl	80052b0 <std>
 8005382:	2301      	movs	r3, #1
 8005384:	61a3      	str	r3, [r4, #24]
 8005386:	bd10      	pop	{r4, pc}
 8005388:	0800582c 	.word	0x0800582c
 800538c:	080052f9 	.word	0x080052f9

08005390 <__sfp>:
 8005390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005392:	4b1b      	ldr	r3, [pc, #108]	; (8005400 <__sfp+0x70>)
 8005394:	681e      	ldr	r6, [r3, #0]
 8005396:	69b3      	ldr	r3, [r6, #24]
 8005398:	4607      	mov	r7, r0
 800539a:	b913      	cbnz	r3, 80053a2 <__sfp+0x12>
 800539c:	4630      	mov	r0, r6
 800539e:	f7ff ffc7 	bl	8005330 <__sinit>
 80053a2:	3648      	adds	r6, #72	; 0x48
 80053a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80053a8:	3b01      	subs	r3, #1
 80053aa:	d503      	bpl.n	80053b4 <__sfp+0x24>
 80053ac:	6833      	ldr	r3, [r6, #0]
 80053ae:	b133      	cbz	r3, 80053be <__sfp+0x2e>
 80053b0:	6836      	ldr	r6, [r6, #0]
 80053b2:	e7f7      	b.n	80053a4 <__sfp+0x14>
 80053b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80053b8:	b16d      	cbz	r5, 80053d6 <__sfp+0x46>
 80053ba:	3468      	adds	r4, #104	; 0x68
 80053bc:	e7f4      	b.n	80053a8 <__sfp+0x18>
 80053be:	2104      	movs	r1, #4
 80053c0:	4638      	mov	r0, r7
 80053c2:	f7ff ff9f 	bl	8005304 <__sfmoreglue>
 80053c6:	6030      	str	r0, [r6, #0]
 80053c8:	2800      	cmp	r0, #0
 80053ca:	d1f1      	bne.n	80053b0 <__sfp+0x20>
 80053cc:	230c      	movs	r3, #12
 80053ce:	603b      	str	r3, [r7, #0]
 80053d0:	4604      	mov	r4, r0
 80053d2:	4620      	mov	r0, r4
 80053d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053d6:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <__sfp+0x74>)
 80053d8:	6665      	str	r5, [r4, #100]	; 0x64
 80053da:	e9c4 5500 	strd	r5, r5, [r4]
 80053de:	60a5      	str	r5, [r4, #8]
 80053e0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80053e4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80053e8:	2208      	movs	r2, #8
 80053ea:	4629      	mov	r1, r5
 80053ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80053f0:	f7ff fccc 	bl	8004d8c <memset>
 80053f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80053f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80053fc:	e7e9      	b.n	80053d2 <__sfp+0x42>
 80053fe:	bf00      	nop
 8005400:	0800582c 	.word	0x0800582c
 8005404:	ffff0001 	.word	0xffff0001

08005408 <_fwalk_reent>:
 8005408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800540c:	4680      	mov	r8, r0
 800540e:	4689      	mov	r9, r1
 8005410:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005414:	2600      	movs	r6, #0
 8005416:	b914      	cbnz	r4, 800541e <_fwalk_reent+0x16>
 8005418:	4630      	mov	r0, r6
 800541a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800541e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005422:	3f01      	subs	r7, #1
 8005424:	d501      	bpl.n	800542a <_fwalk_reent+0x22>
 8005426:	6824      	ldr	r4, [r4, #0]
 8005428:	e7f5      	b.n	8005416 <_fwalk_reent+0xe>
 800542a:	89ab      	ldrh	r3, [r5, #12]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d907      	bls.n	8005440 <_fwalk_reent+0x38>
 8005430:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005434:	3301      	adds	r3, #1
 8005436:	d003      	beq.n	8005440 <_fwalk_reent+0x38>
 8005438:	4629      	mov	r1, r5
 800543a:	4640      	mov	r0, r8
 800543c:	47c8      	blx	r9
 800543e:	4306      	orrs	r6, r0
 8005440:	3568      	adds	r5, #104	; 0x68
 8005442:	e7ee      	b.n	8005422 <_fwalk_reent+0x1a>

08005444 <__swhatbuf_r>:
 8005444:	b570      	push	{r4, r5, r6, lr}
 8005446:	460e      	mov	r6, r1
 8005448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800544c:	2900      	cmp	r1, #0
 800544e:	b096      	sub	sp, #88	; 0x58
 8005450:	4614      	mov	r4, r2
 8005452:	461d      	mov	r5, r3
 8005454:	da07      	bge.n	8005466 <__swhatbuf_r+0x22>
 8005456:	2300      	movs	r3, #0
 8005458:	602b      	str	r3, [r5, #0]
 800545a:	89b3      	ldrh	r3, [r6, #12]
 800545c:	061a      	lsls	r2, r3, #24
 800545e:	d410      	bmi.n	8005482 <__swhatbuf_r+0x3e>
 8005460:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005464:	e00e      	b.n	8005484 <__swhatbuf_r+0x40>
 8005466:	466a      	mov	r2, sp
 8005468:	f000 f976 	bl	8005758 <_fstat_r>
 800546c:	2800      	cmp	r0, #0
 800546e:	dbf2      	blt.n	8005456 <__swhatbuf_r+0x12>
 8005470:	9a01      	ldr	r2, [sp, #4]
 8005472:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005476:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800547a:	425a      	negs	r2, r3
 800547c:	415a      	adcs	r2, r3
 800547e:	602a      	str	r2, [r5, #0]
 8005480:	e7ee      	b.n	8005460 <__swhatbuf_r+0x1c>
 8005482:	2340      	movs	r3, #64	; 0x40
 8005484:	2000      	movs	r0, #0
 8005486:	6023      	str	r3, [r4, #0]
 8005488:	b016      	add	sp, #88	; 0x58
 800548a:	bd70      	pop	{r4, r5, r6, pc}

0800548c <__smakebuf_r>:
 800548c:	898b      	ldrh	r3, [r1, #12]
 800548e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005490:	079d      	lsls	r5, r3, #30
 8005492:	4606      	mov	r6, r0
 8005494:	460c      	mov	r4, r1
 8005496:	d507      	bpl.n	80054a8 <__smakebuf_r+0x1c>
 8005498:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	6123      	str	r3, [r4, #16]
 80054a0:	2301      	movs	r3, #1
 80054a2:	6163      	str	r3, [r4, #20]
 80054a4:	b002      	add	sp, #8
 80054a6:	bd70      	pop	{r4, r5, r6, pc}
 80054a8:	ab01      	add	r3, sp, #4
 80054aa:	466a      	mov	r2, sp
 80054ac:	f7ff ffca 	bl	8005444 <__swhatbuf_r>
 80054b0:	9900      	ldr	r1, [sp, #0]
 80054b2:	4605      	mov	r5, r0
 80054b4:	4630      	mov	r0, r6
 80054b6:	f000 f87f 	bl	80055b8 <_malloc_r>
 80054ba:	b948      	cbnz	r0, 80054d0 <__smakebuf_r+0x44>
 80054bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054c0:	059a      	lsls	r2, r3, #22
 80054c2:	d4ef      	bmi.n	80054a4 <__smakebuf_r+0x18>
 80054c4:	f023 0303 	bic.w	r3, r3, #3
 80054c8:	f043 0302 	orr.w	r3, r3, #2
 80054cc:	81a3      	strh	r3, [r4, #12]
 80054ce:	e7e3      	b.n	8005498 <__smakebuf_r+0xc>
 80054d0:	4b0d      	ldr	r3, [pc, #52]	; (8005508 <__smakebuf_r+0x7c>)
 80054d2:	62b3      	str	r3, [r6, #40]	; 0x28
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	6020      	str	r0, [r4, #0]
 80054d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054dc:	81a3      	strh	r3, [r4, #12]
 80054de:	9b00      	ldr	r3, [sp, #0]
 80054e0:	6163      	str	r3, [r4, #20]
 80054e2:	9b01      	ldr	r3, [sp, #4]
 80054e4:	6120      	str	r0, [r4, #16]
 80054e6:	b15b      	cbz	r3, 8005500 <__smakebuf_r+0x74>
 80054e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ec:	4630      	mov	r0, r6
 80054ee:	f000 f945 	bl	800577c <_isatty_r>
 80054f2:	b128      	cbz	r0, 8005500 <__smakebuf_r+0x74>
 80054f4:	89a3      	ldrh	r3, [r4, #12]
 80054f6:	f023 0303 	bic.w	r3, r3, #3
 80054fa:	f043 0301 	orr.w	r3, r3, #1
 80054fe:	81a3      	strh	r3, [r4, #12]
 8005500:	89a3      	ldrh	r3, [r4, #12]
 8005502:	431d      	orrs	r5, r3
 8005504:	81a5      	strh	r5, [r4, #12]
 8005506:	e7cd      	b.n	80054a4 <__smakebuf_r+0x18>
 8005508:	080052f9 	.word	0x080052f9

0800550c <malloc>:
 800550c:	4b02      	ldr	r3, [pc, #8]	; (8005518 <malloc+0xc>)
 800550e:	4601      	mov	r1, r0
 8005510:	6818      	ldr	r0, [r3, #0]
 8005512:	f000 b851 	b.w	80055b8 <_malloc_r>
 8005516:	bf00      	nop
 8005518:	20000010 	.word	0x20000010

0800551c <_free_r>:
 800551c:	b538      	push	{r3, r4, r5, lr}
 800551e:	4605      	mov	r5, r0
 8005520:	2900      	cmp	r1, #0
 8005522:	d045      	beq.n	80055b0 <_free_r+0x94>
 8005524:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005528:	1f0c      	subs	r4, r1, #4
 800552a:	2b00      	cmp	r3, #0
 800552c:	bfb8      	it	lt
 800552e:	18e4      	addlt	r4, r4, r3
 8005530:	f000 f946 	bl	80057c0 <__malloc_lock>
 8005534:	4a1f      	ldr	r2, [pc, #124]	; (80055b4 <_free_r+0x98>)
 8005536:	6813      	ldr	r3, [r2, #0]
 8005538:	4610      	mov	r0, r2
 800553a:	b933      	cbnz	r3, 800554a <_free_r+0x2e>
 800553c:	6063      	str	r3, [r4, #4]
 800553e:	6014      	str	r4, [r2, #0]
 8005540:	4628      	mov	r0, r5
 8005542:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005546:	f000 b93c 	b.w	80057c2 <__malloc_unlock>
 800554a:	42a3      	cmp	r3, r4
 800554c:	d90c      	bls.n	8005568 <_free_r+0x4c>
 800554e:	6821      	ldr	r1, [r4, #0]
 8005550:	1862      	adds	r2, r4, r1
 8005552:	4293      	cmp	r3, r2
 8005554:	bf04      	itt	eq
 8005556:	681a      	ldreq	r2, [r3, #0]
 8005558:	685b      	ldreq	r3, [r3, #4]
 800555a:	6063      	str	r3, [r4, #4]
 800555c:	bf04      	itt	eq
 800555e:	1852      	addeq	r2, r2, r1
 8005560:	6022      	streq	r2, [r4, #0]
 8005562:	6004      	str	r4, [r0, #0]
 8005564:	e7ec      	b.n	8005540 <_free_r+0x24>
 8005566:	4613      	mov	r3, r2
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	b10a      	cbz	r2, 8005570 <_free_r+0x54>
 800556c:	42a2      	cmp	r2, r4
 800556e:	d9fa      	bls.n	8005566 <_free_r+0x4a>
 8005570:	6819      	ldr	r1, [r3, #0]
 8005572:	1858      	adds	r0, r3, r1
 8005574:	42a0      	cmp	r0, r4
 8005576:	d10b      	bne.n	8005590 <_free_r+0x74>
 8005578:	6820      	ldr	r0, [r4, #0]
 800557a:	4401      	add	r1, r0
 800557c:	1858      	adds	r0, r3, r1
 800557e:	4282      	cmp	r2, r0
 8005580:	6019      	str	r1, [r3, #0]
 8005582:	d1dd      	bne.n	8005540 <_free_r+0x24>
 8005584:	6810      	ldr	r0, [r2, #0]
 8005586:	6852      	ldr	r2, [r2, #4]
 8005588:	605a      	str	r2, [r3, #4]
 800558a:	4401      	add	r1, r0
 800558c:	6019      	str	r1, [r3, #0]
 800558e:	e7d7      	b.n	8005540 <_free_r+0x24>
 8005590:	d902      	bls.n	8005598 <_free_r+0x7c>
 8005592:	230c      	movs	r3, #12
 8005594:	602b      	str	r3, [r5, #0]
 8005596:	e7d3      	b.n	8005540 <_free_r+0x24>
 8005598:	6820      	ldr	r0, [r4, #0]
 800559a:	1821      	adds	r1, r4, r0
 800559c:	428a      	cmp	r2, r1
 800559e:	bf04      	itt	eq
 80055a0:	6811      	ldreq	r1, [r2, #0]
 80055a2:	6852      	ldreq	r2, [r2, #4]
 80055a4:	6062      	str	r2, [r4, #4]
 80055a6:	bf04      	itt	eq
 80055a8:	1809      	addeq	r1, r1, r0
 80055aa:	6021      	streq	r1, [r4, #0]
 80055ac:	605c      	str	r4, [r3, #4]
 80055ae:	e7c7      	b.n	8005540 <_free_r+0x24>
 80055b0:	bd38      	pop	{r3, r4, r5, pc}
 80055b2:	bf00      	nop
 80055b4:	200000c4 	.word	0x200000c4

080055b8 <_malloc_r>:
 80055b8:	b570      	push	{r4, r5, r6, lr}
 80055ba:	1ccd      	adds	r5, r1, #3
 80055bc:	f025 0503 	bic.w	r5, r5, #3
 80055c0:	3508      	adds	r5, #8
 80055c2:	2d0c      	cmp	r5, #12
 80055c4:	bf38      	it	cc
 80055c6:	250c      	movcc	r5, #12
 80055c8:	2d00      	cmp	r5, #0
 80055ca:	4606      	mov	r6, r0
 80055cc:	db01      	blt.n	80055d2 <_malloc_r+0x1a>
 80055ce:	42a9      	cmp	r1, r5
 80055d0:	d903      	bls.n	80055da <_malloc_r+0x22>
 80055d2:	230c      	movs	r3, #12
 80055d4:	6033      	str	r3, [r6, #0]
 80055d6:	2000      	movs	r0, #0
 80055d8:	bd70      	pop	{r4, r5, r6, pc}
 80055da:	f000 f8f1 	bl	80057c0 <__malloc_lock>
 80055de:	4a21      	ldr	r2, [pc, #132]	; (8005664 <_malloc_r+0xac>)
 80055e0:	6814      	ldr	r4, [r2, #0]
 80055e2:	4621      	mov	r1, r4
 80055e4:	b991      	cbnz	r1, 800560c <_malloc_r+0x54>
 80055e6:	4c20      	ldr	r4, [pc, #128]	; (8005668 <_malloc_r+0xb0>)
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	b91b      	cbnz	r3, 80055f4 <_malloc_r+0x3c>
 80055ec:	4630      	mov	r0, r6
 80055ee:	f000 f83d 	bl	800566c <_sbrk_r>
 80055f2:	6020      	str	r0, [r4, #0]
 80055f4:	4629      	mov	r1, r5
 80055f6:	4630      	mov	r0, r6
 80055f8:	f000 f838 	bl	800566c <_sbrk_r>
 80055fc:	1c43      	adds	r3, r0, #1
 80055fe:	d124      	bne.n	800564a <_malloc_r+0x92>
 8005600:	230c      	movs	r3, #12
 8005602:	6033      	str	r3, [r6, #0]
 8005604:	4630      	mov	r0, r6
 8005606:	f000 f8dc 	bl	80057c2 <__malloc_unlock>
 800560a:	e7e4      	b.n	80055d6 <_malloc_r+0x1e>
 800560c:	680b      	ldr	r3, [r1, #0]
 800560e:	1b5b      	subs	r3, r3, r5
 8005610:	d418      	bmi.n	8005644 <_malloc_r+0x8c>
 8005612:	2b0b      	cmp	r3, #11
 8005614:	d90f      	bls.n	8005636 <_malloc_r+0x7e>
 8005616:	600b      	str	r3, [r1, #0]
 8005618:	50cd      	str	r5, [r1, r3]
 800561a:	18cc      	adds	r4, r1, r3
 800561c:	4630      	mov	r0, r6
 800561e:	f000 f8d0 	bl	80057c2 <__malloc_unlock>
 8005622:	f104 000b 	add.w	r0, r4, #11
 8005626:	1d23      	adds	r3, r4, #4
 8005628:	f020 0007 	bic.w	r0, r0, #7
 800562c:	1ac3      	subs	r3, r0, r3
 800562e:	d0d3      	beq.n	80055d8 <_malloc_r+0x20>
 8005630:	425a      	negs	r2, r3
 8005632:	50e2      	str	r2, [r4, r3]
 8005634:	e7d0      	b.n	80055d8 <_malloc_r+0x20>
 8005636:	428c      	cmp	r4, r1
 8005638:	684b      	ldr	r3, [r1, #4]
 800563a:	bf16      	itet	ne
 800563c:	6063      	strne	r3, [r4, #4]
 800563e:	6013      	streq	r3, [r2, #0]
 8005640:	460c      	movne	r4, r1
 8005642:	e7eb      	b.n	800561c <_malloc_r+0x64>
 8005644:	460c      	mov	r4, r1
 8005646:	6849      	ldr	r1, [r1, #4]
 8005648:	e7cc      	b.n	80055e4 <_malloc_r+0x2c>
 800564a:	1cc4      	adds	r4, r0, #3
 800564c:	f024 0403 	bic.w	r4, r4, #3
 8005650:	42a0      	cmp	r0, r4
 8005652:	d005      	beq.n	8005660 <_malloc_r+0xa8>
 8005654:	1a21      	subs	r1, r4, r0
 8005656:	4630      	mov	r0, r6
 8005658:	f000 f808 	bl	800566c <_sbrk_r>
 800565c:	3001      	adds	r0, #1
 800565e:	d0cf      	beq.n	8005600 <_malloc_r+0x48>
 8005660:	6025      	str	r5, [r4, #0]
 8005662:	e7db      	b.n	800561c <_malloc_r+0x64>
 8005664:	200000c4 	.word	0x200000c4
 8005668:	200000c8 	.word	0x200000c8

0800566c <_sbrk_r>:
 800566c:	b538      	push	{r3, r4, r5, lr}
 800566e:	4c06      	ldr	r4, [pc, #24]	; (8005688 <_sbrk_r+0x1c>)
 8005670:	2300      	movs	r3, #0
 8005672:	4605      	mov	r5, r0
 8005674:	4608      	mov	r0, r1
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	f7ff fad2 	bl	8004c20 <_sbrk>
 800567c:	1c43      	adds	r3, r0, #1
 800567e:	d102      	bne.n	8005686 <_sbrk_r+0x1a>
 8005680:	6823      	ldr	r3, [r4, #0]
 8005682:	b103      	cbz	r3, 8005686 <_sbrk_r+0x1a>
 8005684:	602b      	str	r3, [r5, #0]
 8005686:	bd38      	pop	{r3, r4, r5, pc}
 8005688:	200002b8 	.word	0x200002b8

0800568c <__sread>:
 800568c:	b510      	push	{r4, lr}
 800568e:	460c      	mov	r4, r1
 8005690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005694:	f000 f896 	bl	80057c4 <_read_r>
 8005698:	2800      	cmp	r0, #0
 800569a:	bfab      	itete	ge
 800569c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800569e:	89a3      	ldrhlt	r3, [r4, #12]
 80056a0:	181b      	addge	r3, r3, r0
 80056a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80056a6:	bfac      	ite	ge
 80056a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80056aa:	81a3      	strhlt	r3, [r4, #12]
 80056ac:	bd10      	pop	{r4, pc}

080056ae <__swrite>:
 80056ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056b2:	461f      	mov	r7, r3
 80056b4:	898b      	ldrh	r3, [r1, #12]
 80056b6:	05db      	lsls	r3, r3, #23
 80056b8:	4605      	mov	r5, r0
 80056ba:	460c      	mov	r4, r1
 80056bc:	4616      	mov	r6, r2
 80056be:	d505      	bpl.n	80056cc <__swrite+0x1e>
 80056c0:	2302      	movs	r3, #2
 80056c2:	2200      	movs	r2, #0
 80056c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056c8:	f000 f868 	bl	800579c <_lseek_r>
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056d6:	81a3      	strh	r3, [r4, #12]
 80056d8:	4632      	mov	r2, r6
 80056da:	463b      	mov	r3, r7
 80056dc:	4628      	mov	r0, r5
 80056de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056e2:	f000 b817 	b.w	8005714 <_write_r>

080056e6 <__sseek>:
 80056e6:	b510      	push	{r4, lr}
 80056e8:	460c      	mov	r4, r1
 80056ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056ee:	f000 f855 	bl	800579c <_lseek_r>
 80056f2:	1c43      	adds	r3, r0, #1
 80056f4:	89a3      	ldrh	r3, [r4, #12]
 80056f6:	bf15      	itete	ne
 80056f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80056fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80056fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005702:	81a3      	strheq	r3, [r4, #12]
 8005704:	bf18      	it	ne
 8005706:	81a3      	strhne	r3, [r4, #12]
 8005708:	bd10      	pop	{r4, pc}

0800570a <__sclose>:
 800570a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800570e:	f000 b813 	b.w	8005738 <_close_r>
	...

08005714 <_write_r>:
 8005714:	b538      	push	{r3, r4, r5, lr}
 8005716:	4c07      	ldr	r4, [pc, #28]	; (8005734 <_write_r+0x20>)
 8005718:	4605      	mov	r5, r0
 800571a:	4608      	mov	r0, r1
 800571c:	4611      	mov	r1, r2
 800571e:	2200      	movs	r2, #0
 8005720:	6022      	str	r2, [r4, #0]
 8005722:	461a      	mov	r2, r3
 8005724:	f7ff fa2b 	bl	8004b7e <_write>
 8005728:	1c43      	adds	r3, r0, #1
 800572a:	d102      	bne.n	8005732 <_write_r+0x1e>
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	b103      	cbz	r3, 8005732 <_write_r+0x1e>
 8005730:	602b      	str	r3, [r5, #0]
 8005732:	bd38      	pop	{r3, r4, r5, pc}
 8005734:	200002b8 	.word	0x200002b8

08005738 <_close_r>:
 8005738:	b538      	push	{r3, r4, r5, lr}
 800573a:	4c06      	ldr	r4, [pc, #24]	; (8005754 <_close_r+0x1c>)
 800573c:	2300      	movs	r3, #0
 800573e:	4605      	mov	r5, r0
 8005740:	4608      	mov	r0, r1
 8005742:	6023      	str	r3, [r4, #0]
 8005744:	f7ff fa37 	bl	8004bb6 <_close>
 8005748:	1c43      	adds	r3, r0, #1
 800574a:	d102      	bne.n	8005752 <_close_r+0x1a>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	b103      	cbz	r3, 8005752 <_close_r+0x1a>
 8005750:	602b      	str	r3, [r5, #0]
 8005752:	bd38      	pop	{r3, r4, r5, pc}
 8005754:	200002b8 	.word	0x200002b8

08005758 <_fstat_r>:
 8005758:	b538      	push	{r3, r4, r5, lr}
 800575a:	4c07      	ldr	r4, [pc, #28]	; (8005778 <_fstat_r+0x20>)
 800575c:	2300      	movs	r3, #0
 800575e:	4605      	mov	r5, r0
 8005760:	4608      	mov	r0, r1
 8005762:	4611      	mov	r1, r2
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	f7ff fa32 	bl	8004bce <_fstat>
 800576a:	1c43      	adds	r3, r0, #1
 800576c:	d102      	bne.n	8005774 <_fstat_r+0x1c>
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	b103      	cbz	r3, 8005774 <_fstat_r+0x1c>
 8005772:	602b      	str	r3, [r5, #0]
 8005774:	bd38      	pop	{r3, r4, r5, pc}
 8005776:	bf00      	nop
 8005778:	200002b8 	.word	0x200002b8

0800577c <_isatty_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	4c06      	ldr	r4, [pc, #24]	; (8005798 <_isatty_r+0x1c>)
 8005780:	2300      	movs	r3, #0
 8005782:	4605      	mov	r5, r0
 8005784:	4608      	mov	r0, r1
 8005786:	6023      	str	r3, [r4, #0]
 8005788:	f7ff fa31 	bl	8004bee <_isatty>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	d102      	bne.n	8005796 <_isatty_r+0x1a>
 8005790:	6823      	ldr	r3, [r4, #0]
 8005792:	b103      	cbz	r3, 8005796 <_isatty_r+0x1a>
 8005794:	602b      	str	r3, [r5, #0]
 8005796:	bd38      	pop	{r3, r4, r5, pc}
 8005798:	200002b8 	.word	0x200002b8

0800579c <_lseek_r>:
 800579c:	b538      	push	{r3, r4, r5, lr}
 800579e:	4c07      	ldr	r4, [pc, #28]	; (80057bc <_lseek_r+0x20>)
 80057a0:	4605      	mov	r5, r0
 80057a2:	4608      	mov	r0, r1
 80057a4:	4611      	mov	r1, r2
 80057a6:	2200      	movs	r2, #0
 80057a8:	6022      	str	r2, [r4, #0]
 80057aa:	461a      	mov	r2, r3
 80057ac:	f7ff fa2a 	bl	8004c04 <_lseek>
 80057b0:	1c43      	adds	r3, r0, #1
 80057b2:	d102      	bne.n	80057ba <_lseek_r+0x1e>
 80057b4:	6823      	ldr	r3, [r4, #0]
 80057b6:	b103      	cbz	r3, 80057ba <_lseek_r+0x1e>
 80057b8:	602b      	str	r3, [r5, #0]
 80057ba:	bd38      	pop	{r3, r4, r5, pc}
 80057bc:	200002b8 	.word	0x200002b8

080057c0 <__malloc_lock>:
 80057c0:	4770      	bx	lr

080057c2 <__malloc_unlock>:
 80057c2:	4770      	bx	lr

080057c4 <_read_r>:
 80057c4:	b538      	push	{r3, r4, r5, lr}
 80057c6:	4c07      	ldr	r4, [pc, #28]	; (80057e4 <_read_r+0x20>)
 80057c8:	4605      	mov	r5, r0
 80057ca:	4608      	mov	r0, r1
 80057cc:	4611      	mov	r1, r2
 80057ce:	2200      	movs	r2, #0
 80057d0:	6022      	str	r2, [r4, #0]
 80057d2:	461a      	mov	r2, r3
 80057d4:	f7ff f9b6 	bl	8004b44 <_read>
 80057d8:	1c43      	adds	r3, r0, #1
 80057da:	d102      	bne.n	80057e2 <_read_r+0x1e>
 80057dc:	6823      	ldr	r3, [r4, #0]
 80057de:	b103      	cbz	r3, 80057e2 <_read_r+0x1e>
 80057e0:	602b      	str	r3, [r5, #0]
 80057e2:	bd38      	pop	{r3, r4, r5, pc}
 80057e4:	200002b8 	.word	0x200002b8

080057e8 <_init>:
 80057e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ea:	bf00      	nop
 80057ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ee:	bc08      	pop	{r3}
 80057f0:	469e      	mov	lr, r3
 80057f2:	4770      	bx	lr

080057f4 <_fini>:
 80057f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f6:	bf00      	nop
 80057f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057fa:	bc08      	pop	{r3}
 80057fc:	469e      	mov	lr, r3
 80057fe:	4770      	bx	lr
