{"Source Block": ["oh/mio/hdl/mrx.v@12:22@HdlIdDef", "\n   //parameters\n   parameter PW         = 104;              // data width (core)\n   parameter N          = 8;                // IO data width\n   parameter FIFO_DEPTH = 32;               // fifo depth  \n   localparam CW        = $clog2(2*PW/N);// transfer count width\n   \n   //reset, clk, cfg\n   input           clk;         // main core clock   \n   input \t   nreset;      // async active low reset\n   input [7:0] \t   datasize;    // size of data transmitted (in bytes, 0=1 byte)\n"], "Clone Blocks": [["oh/mio/hdl/mtx.v@12:22", "\n   //parameters\n   parameter PW         = 104;            // data width (core)\n   parameter N          = 16;             // IO data width\n   parameter FIFO_DEPTH = 32;             // fifo depth  \n   localparam CW        = $clog2(2*PW/N); // transfer count width\n\n   //reset, clk, cfg\n   input              clk;       // main core clock   \n   input              io_clk;    // clock for tx logic\n   input              nreset;    // async active low reset\n"], ["oh/mio/hdl/mio_dp.v@13:23", "   //#####################################################################\n\n   //parameters\n   parameter PW    = 104;           // data width (core)\n   parameter N     = 8;             // Mini IO width\n   localparam CW   = $clog2(2*PW/N);// transfer count width\n   \n   // reset, clk, config\n   input           clk;          // main core clock   \n   input \t   io_clk;       // clock for TX\n   input \t   nreset;       // async active low reset\n"], ["oh/mio/dv/dut_mio.v@14:24", "   //parameters\n   parameter N     =  1;   \n   parameter AW    = 32;               // address width\n   parameter NMIO =  8;                // IO data width\n   localparam PW   = 2*AW + 40;        // standard packet   \n   localparam CW   = $clog2(2*PW/NMIO);// transfer count width\n   \n   //clock, reset\n   input            clk1;\n   input            clk2;\n   input            nreset;\n"]], "Diff Content": {"Delete": [[17, "   localparam CW        = $clog2(2*PW/N);// transfer count width\n"]], "Add": [[17, "   parameter PW         = 104;           // data width (core)\n"], [17, "   parameter N          = 8;             // IO data width\n"], [17, "   parameter FIFO_DEPTH = 32;            // fifo depth  \n"], [17, "   parameter TARGET     = \"GENERIC\";     // GENERIC,XILINX,ALTERA,GENERIC,ASIC\n"]]}}