`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 06/05/2025 12:01:13 PM
// Design Name: 
// Module Name: modular_sub
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module modular_sub #(parameter WIDTH = 256)(
    input  wire [WIDTH-1:0] A,
    input  wire [WIDTH-1:0] B,
    input  wire [WIDTH-1:0] P,
    output wire [WIDTH-1:0] result
);
    wire [WIDTH-1:0] B_inv;
    assign B_inv = ~B;
    wire [WIDTH-1:0] s1, c1, s2, c2;
    wire [WIDTH-1:0] res1, res2;
    wire cout1, cout2;

    // CSA1: A + (~B)
    CSA #(WIDTH) csa1 (
        .in1(A), .in2(B_inv), .in3({{(WIDTH){1'b0}}}),
        .sum(s1), .carry(c1)
    );

    // CPA1: A - B 
    CPA_sub #(WIDTH) cpa1 (
        .sum_in(s1), .carry_in(c1), .C_in({{(WIDTH-1){1'b0}}, 1'b1}),
        .result(res1), .cout(cout1)
    );

    // CSA2: A + (~B) + P
    CSA #(WIDTH) csa2 (
        .in1(A), .in2(B_inv), .in3(P),
        .sum(s2), .carry(c2)
    );

    // CPA2: A - B + P
    CPA_sub #(WIDTH) cpa2 (
        .sum_in(s2), .carry_in(c2), .C_in({{(WIDTH-1){1'b0}}, 1'b1}),
        .result(res2), .cout(cout2)
    );

    // MUX
    assign result = cout1 ? res1 : res2;
endmodule

