<profile>

<section name = "Vitis HLS Report for 'avgBSamplesFifoProc'" level="0">
<item name = "Date">Fri Jun 28 16:03:24 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">mpd_data_processor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku035-ffva1156-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.310 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 17, 0.136 us, 0.136 us, 7, 7, yes(flp)</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 113, -</column>
<column name="FIFO">-, -, 594, 408, -</column>
<column name="Instance">-, -, 68, 31, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 179, -</column>
<column name="Register">-, -, 124, -, -</column>
<specialColumn name="Available">1080, 1700, 406256, 203128, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="srem_4ns_4ns_4_8_1_U16">srem_4ns_4ns_4_8_1, 0, 0, 68, 31, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1_fifo_U">0, 99, 0, -, 2, 13, 26</column>
<column name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2_fifo_U">0, 99, 0, -, 2, 13, 26</column>
<column name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3_fifo_U">0, 99, 0, -, 2, 13, 26</column>
<column name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4_fifo_U">0, 99, 0, -, 2, 13, 26</column>
<column name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5_fifo_U">0, 99, 0, -, 2, 13, 26</column>
<column name="avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_fifo_U">0, 99, 0, -, 2, 13, 26</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln451_fu_237_p2">+, 0, 0, 16, 9, 1</column>
<column name="grp_fu_231_p0">+, 0, 0, 12, 4, 1</column>
<column name="sub_ln451_fu_269_p2">-, 0, 0, 15, 1, 8</column>
<column name="ap_block_state2_pp0_stage6_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage2_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage3_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op60_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op62_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op68_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op70_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op75_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_94_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln437_fu_201_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="icmp_ln448_fu_219_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage1_iter2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln451_fu_283_p3">select, 0, 0, 8, 1, 8</column>
<column name="xor_ln451_fu_255_p2">xor, 0, 0, 7, 7, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter0_fsm">43, 8, 7, 56</column>
<column name="ap_NS_iter1_fsm">49, 9, 8, 72</column>
<column name="ap_NS_iter2_fsm">31, 6, 5, 30</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_wr_idx_load">9, 2, 4, 8</column>
<column name="s_avgBSamplesIn_blk_n">9, 2, 1, 2</column>
<column name="s_avgBSamplesIn_din">20, 4, 32, 128</column>
<column name="s_avgBSamplesOut_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">7, 0, 7, 0</column>
<column name="ap_CS_iter1_fsm">8, 0, 8, 0</column>
<column name="ap_CS_iter2_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="icmp_ln437_reg_362">1, 0, 1, 0</column>
<column name="icmp_ln437_reg_362_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln448_reg_366">1, 0, 1, 0</column>
<column name="icmp_ln448_reg_366_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="pair_val_2_reg_375">13, 0, 13, 0</column>
<column name="pair_val_3_reg_380">13, 0, 13, 0</column>
<column name="pair_val_4_reg_385">13, 0, 13, 0</column>
<column name="pair_val_5_reg_390">13, 0, 13, 0</column>
<column name="s_avgBSamplesOut_read_reg_348">13, 0, 13, 0</column>
<column name="s_avgBSamplesOut_read_reg_348_pp0_iter1_reg">13, 0, 13, 0</column>
<column name="tmp_i_reg_344">1, 0, 1, 0</column>
<column name="tmp_i_reg_344_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="tmp_i_reg_344_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln435_reg_358">3, 0, 3, 0</column>
<column name="trunc_ln435_reg_358_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="wr_idx">4, 0, 4, 0</column>
<column name="wr_pos">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, avgBSamplesFifoProc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, avgBSamplesFifoProc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, avgBSamplesFifoProc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, avgBSamplesFifoProc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, avgBSamplesFifoProc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, avgBSamplesFifoProc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, avgBSamplesFifoProc, return value</column>
<column name="s_avgBSamplesOut_dout">in, 13, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_num_data_valid">in, 2, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_fifo_cap">in, 2, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_empty_n">in, 1, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesOut_read">out, 1, ap_fifo, s_avgBSamplesOut, pointer</column>
<column name="s_avgBSamplesIn_din">out, 32, ap_fifo, s_avgBSamplesIn, pointer</column>
<column name="s_avgBSamplesIn_num_data_valid">in, 2, ap_fifo, s_avgBSamplesIn, pointer</column>
<column name="s_avgBSamplesIn_fifo_cap">in, 2, ap_fifo, s_avgBSamplesIn, pointer</column>
<column name="s_avgBSamplesIn_full_n">in, 1, ap_fifo, s_avgBSamplesIn, pointer</column>
<column name="s_avgBSamplesIn_write">out, 1, ap_fifo, s_avgBSamplesIn, pointer</column>
</table>
</item>
</section>
</profile>
