// Generated automatically via PyRTL
// As one initial test of synthesis, map to FPGA with:
//   yosys -p "synth_xilinx -top toplevel" thisfile.v

module toplevel(clk, rst, leading_zeros, mantissa_product, unbiased_exp, out2422, out2426);
    input clk;
    input rst;
    input[3:0] leading_zeros;
    input[7:0] mantissa_product;
    input[3:0] unbiased_exp;
    output[2:0] out2422;
    output[3:0] out2426;

    wire const_521_0;
    wire const_522_1;
    wire const_523_0;
    wire const_524_1;
    wire const_525_0;
    wire const_526_0;
    wire[7:0] tmp2361;
    wire[6:0] tmp2362;
    wire[7:0] tmp2363;
    wire[6:0] tmp2364;
    wire[7:0] tmp2365;
    wire[7:0] tmp2366;
    wire tmp2367;
    wire[7:0] tmp2368;
    wire[1:0] tmp2369;
    wire[1:0] tmp2370;
    wire[5:0] tmp2371;
    wire[7:0] tmp2372;
    wire[5:0] tmp2373;
    wire[7:0] tmp2374;
    wire[7:0] tmp2375;
    wire tmp2376;
    wire[7:0] tmp2377;
    wire[3:0] tmp2378;
    wire[3:0] tmp2379;
    wire[3:0] tmp2380;
    wire[7:0] tmp2381;
    wire[3:0] tmp2382;
    wire[7:0] tmp2383;
    wire[7:0] tmp2384;
    wire tmp2385;
    wire[7:0] tmp2386;
    wire[7:0] tmp2387;
    wire[7:0] tmp2388;
    wire tmp2389;
    wire[7:0] tmp2390;
    wire[3:0] tmp2391;
    wire[3:0] tmp2392;
    wire[3:0] tmp2393;
    wire[3:0] tmp2394;
    wire tmp2395;
    wire tmp2396;
    wire tmp2397;
    wire tmp2398;
    wire tmp2399;
    wire[1:0] tmp2400;
    wire tmp2401;
    wire tmp2402;
    wire tmp2403;
    wire tmp2404;
    wire tmp2405;
    wire tmp2406;
    wire tmp2407;
    wire tmp2408;
    wire tmp2409;
    wire tmp2410;
    wire tmp2411;
    wire tmp2412;
    wire tmp2413;
    wire tmp2414;
    wire tmp2415;
    wire[4:0] tmp2416;
    wire[2:0] tmp2417;
    wire[3:0] tmp2418;
    wire[4:0] tmp2419;
    wire tmp2420;
    wire tmp2421;
    wire[2:0] tmp2422;
    wire[2:0] tmp2423;
    wire[2:0] tmp2424;
    wire[2:0] tmp2425;
    wire[3:0] tmp2426;
    wire[3:0] tmp2427;
    wire[4:0] tmp2428;
    wire[3:0] tmp2429;
    wire[4:0] tmp2430;
    wire[5:0] tmp2431;
    wire[3:0] tmp2432;
    wire[2:0] tmp2433;
    wire[3:0] tmp2434;
    wire[4:0] tmp2435;
    wire[3:0] tmp2436;

    // Combinational
    assign const_521_0 = 0;
    assign const_522_1 = 1;
    assign const_523_0 = 0;
    assign const_524_1 = 1;
    assign const_525_0 = 0;
    assign const_526_0 = 0;
    assign out2422 = tmp2422;
    assign out2426 = tmp2426;
    assign tmp2361 = tmp2390;
    assign tmp2362 = {mantissa_product[6], mantissa_product[5], mantissa_product[4], mantissa_product[3], mantissa_product[2], mantissa_product[1], mantissa_product[0]};
    assign tmp2363 = {tmp2362, const_521_0};
    assign tmp2364 = {mantissa_product[7], mantissa_product[6], mantissa_product[5], mantissa_product[4], mantissa_product[3], mantissa_product[2], mantissa_product[1]};
    assign tmp2365 = {const_521_0, tmp2364};
    assign tmp2366 = const_522_1 ? tmp2363 : tmp2365;
    assign tmp2367 = {leading_zeros[0]};
    assign tmp2368 = tmp2367 ? tmp2366 : mantissa_product;
    assign tmp2369 = {const_521_0, const_521_0};
    assign tmp2370 = {tmp2369[1], tmp2369[0]};
    assign tmp2371 = {tmp2368[5], tmp2368[4], tmp2368[3], tmp2368[2], tmp2368[1], tmp2368[0]};
    assign tmp2372 = {tmp2371, tmp2370};
    assign tmp2373 = {tmp2368[7], tmp2368[6], tmp2368[5], tmp2368[4], tmp2368[3], tmp2368[2]};
    assign tmp2374 = {tmp2370, tmp2373};
    assign tmp2375 = const_522_1 ? tmp2372 : tmp2374;
    assign tmp2376 = {leading_zeros[1]};
    assign tmp2377 = tmp2376 ? tmp2375 : tmp2368;
    assign tmp2378 = {tmp2370, tmp2370};
    assign tmp2379 = {tmp2378[3], tmp2378[2], tmp2378[1], tmp2378[0]};
    assign tmp2380 = {tmp2377[3], tmp2377[2], tmp2377[1], tmp2377[0]};
    assign tmp2381 = {tmp2380, tmp2379};
    assign tmp2382 = {tmp2377[7], tmp2377[6], tmp2377[5], tmp2377[4]};
    assign tmp2383 = {tmp2379, tmp2382};
    assign tmp2384 = const_522_1 ? tmp2381 : tmp2383;
    assign tmp2385 = {leading_zeros[2]};
    assign tmp2386 = tmp2385 ? tmp2384 : tmp2377;
    assign tmp2387 = {tmp2379, tmp2379};
    assign tmp2388 = {tmp2387[7], tmp2387[6], tmp2387[5], tmp2387[4], tmp2387[3], tmp2387[2], tmp2387[1], tmp2387[0]};
    assign tmp2389 = {leading_zeros[3]};
    assign tmp2390 = tmp2389 ? tmp2388 : tmp2386;
    assign tmp2391 = tmp2393;
    assign tmp2392 = tmp2394;
    assign tmp2393 = {tmp2361[7], tmp2361[6], tmp2361[5], tmp2361[4]};
    assign tmp2394 = {tmp2361[3], tmp2361[2], tmp2361[1], tmp2361[0]};
    assign tmp2395 = tmp2398;
    assign tmp2396 = tmp2399;
    assign tmp2397 = tmp2405;
    assign tmp2398 = {tmp2392[3]};
    assign tmp2399 = {tmp2392[2]};
    assign tmp2400 = {tmp2392[1], tmp2392[0]};
    assign tmp2401 = {tmp2400[0]};
    assign tmp2402 = {tmp2401};
    assign tmp2403 = {tmp2400[1]};
    assign tmp2404 = {tmp2403};
    assign tmp2405 = tmp2402 | tmp2404;
    assign tmp2406 = tmp2415;
    assign tmp2407 = {tmp2391[1]};
    assign tmp2408 = tmp2396 | tmp2397;
    assign tmp2409 = tmp2395 & tmp2408;
    assign tmp2410 = ~tmp2396;
    assign tmp2411 = tmp2395 & tmp2410;
    assign tmp2412 = ~tmp2397;
    assign tmp2413 = tmp2411 & tmp2412;
    assign tmp2414 = tmp2413 & tmp2407;
    assign tmp2415 = tmp2409 | tmp2414;
    assign tmp2416 = tmp2419;
    assign tmp2417 = {const_523_0, const_523_0, const_523_0};
    assign tmp2418 = {tmp2417, tmp2406};
    assign tmp2419 = tmp2391 + tmp2418;
    assign tmp2420 = tmp2421;
    assign tmp2421 = {tmp2416[4]};
    assign tmp2422 = tmp2425;
    assign tmp2423 = {tmp2416[3], tmp2416[2], tmp2416[1]};
    assign tmp2424 = {tmp2416[2], tmp2416[1], tmp2416[0]};
    assign tmp2425 = tmp2420 ? tmp2423 : tmp2424;
    assign tmp2426 = tmp2436;
    assign tmp2427 = tmp2432;
    assign tmp2428 = unbiased_exp - leading_zeros;
    assign tmp2429 = {const_525_0, const_525_0, const_525_0, const_525_0};
    assign tmp2430 = {tmp2429, const_524_1};
    assign tmp2431 = tmp2428 + tmp2430;
    assign tmp2432 = {tmp2431[3], tmp2431[2], tmp2431[1], tmp2431[0]};
    assign tmp2433 = {const_526_0, const_526_0, const_526_0};
    assign tmp2434 = {tmp2433, tmp2420};
    assign tmp2435 = tmp2427 + tmp2434;
    assign tmp2436 = {tmp2435[3], tmp2435[2], tmp2435[1], tmp2435[0]};

endmodule

