#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec  2 13:39:36 2022
# Process ID: 4371
# Current directory: /home/alyssa/6-2050/optical_project/fpga1
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/alyssa/6-2050/optical_project/fpga1/vivado.log
# Journal file: /home/alyssa/6-2050/optical_project/fpga1/vivado.jou
# Running On: alyssa-virtual-machine, OS: Linux, CPU Frequency: 2304.000 MHz, CPU Physical cores: 2, Host memory: 8101 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7a100tcsg324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./src/*.sv ]
# read_verilog  [ glob ./src/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/fifo_generator_0/fifo_generator_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Vivado 12-13651] The IP file '/home/alyssa/6-2050/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/alyssa/6-2050/tmp.gen/sources_1/ip/fifo_generator_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: /home/alyssa/6-2050/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci
Locked reason: 
* IP file '/home/alyssa/6-2050/tmp.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xml' for IP 'fifo_generator_0' contains stale content.
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/alyssa/6-2050/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
WARNING: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP file '/home/alyssa/6-2050/tmp.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xml' for IP 'fifo_generator_0' contains stale content.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4378
ERROR: [Synth 8-36] 'frame_ready' is not declared [/home/alyssa/6-2050/optical_project/fpga1/src/top_level.sv:125]
ERROR: [Synth 8-36] 'fifo_ready' is not declared [/home/alyssa/6-2050/optical_project/fpga1/src/top_level.sv:175]
ERROR: [Synth 8-36] 'fifo_ready' is not declared [/home/alyssa/6-2050/optical_project/fpga1/src/top_level.sv:184]
INFO: [Synth 8-8750] module 'top_level' ignored due to previous errors [/home/alyssa/6-2050/optical_project/fpga1/src/top_level.sv:201]
Failed to read verilog '/home/alyssa/6-2050/optical_project/fpga1/src/top_level.sv'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 13:39:52 2022...
