<table>
 <tr>
   <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>Versal ACAP Hardware Debug Tutorial</h1>
   </td>
 </tr>
 <tr>
 <td align="center"><h1>Versal IBERT GTY Tutorial</h1>
 </td>
 </tr>
</table>

## Introduction

## Design Creation
A design that is IBERT capable can be generated quickly using the CED.


1. Launch Vivado 2023.1
1. Select "Open Example Design" then click **Next** to proceed.
1. In the **Select Project Template** window, scroll to the **Versal IBERT** template.  Click **Next**.
    ![](./images/01_open_example_project.png)
3. _(Optional)_ If desired, enter a project name and choose a location for the project to be created.
4. Select part for VCK190
5. The VCK190 has these GTs... (show screencap from UG)
6. Select GTs

## Hardware Setup

1. QSPI loopback?

## Generating the PDI and Programming into Hardware

1.  Program into hardware

## Interacting with IBERT using the Serial I/O Analyzer

1. Create links
1. Create scan
1. Create sweep

### Chipscopy plug?

## Conclusion


<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
