#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jul 25 15:05:04 2019
# Process ID: 11788
# Current directory: D:/VivadoProjects/Memory/memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2664 D:\VivadoProjects\Memory\memory\memory.xpr
# Log file: D:/VivadoProjects/Memory/memory/vivado.log
# Journal file: D:/VivadoProjects/Memory/memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProjects/Memory/memory/memory.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_PC_0_0

update_compile_order -fileset sources_1
open_bd_design {D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- domain.local:user:PC:1.0 - PC_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /PC_0/reset(rst)
Successfully read diagram <design_1> from BD file <D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 860.180 ; gain = 57.332
report_ip_status -name ip_status 
upgrade_ip -vlnv domain.local:user:PC:1.0 [get_ips  design_1_PC_0_0] -log ip_upgrade.log
Upgrading 'D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PC_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /PC_0_upgraded_ipi/reset(rst)
Wrote  : <D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VivadoProjects/Memory/memory/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_PC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '100.000' has been ignored for IP 'clk_wiz_0'
INFO: [Device 21-403] Loading part xc7z010clg400-1
Wrote  : <D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(6) to net 'PC_0_Addresso'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.0 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/kcu116/1.0/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.0 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/kcu116/1.0/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.2 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.2/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.3 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/ac701/1.3/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.0 available at D:/Xilinx/Vivado/2017.2/data/boards/board_files/kcu116/1.0/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.941 ; gain = 125.809
export_ip_user_files -of_objects [get_files D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_PC_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1}
[Thu Jul 25 15:07:19 2019] Launched design_1_PC_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1...
Run output will be captured here:
design_1_PC_0_0_synth_1: D:/VivadoProjects/Memory/memory/memory.runs/design_1_PC_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/VivadoProjects/Memory/memory/memory.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: D:/VivadoProjects/Memory/memory/memory.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/VivadoProjects/Memory/memory/memory.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProjects/Memory/memory/memory.ip_user_files -ipstatic_source_dir D:/VivadoProjects/Memory/memory/memory.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProjects/Memory/memory/memory.cache/compile_simlib/modelsim} {questa=D:/VivadoProjects/Memory/memory/memory.cache/compile_simlib/questa} {riviera=D:/VivadoProjects/Memory/memory/memory.cache/compile_simlib/riviera} {activehdl=D:/VivadoProjects/Memory/memory/memory.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/VivadoProjects/Memory/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name PC_v1_0_project -directory D:/VivadoProjects/Memory/memory/memory.tmp/PC_v1_0_project d:/VivadoProjects/Memory/IPCounter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VivadoProjects/Memory/IPCounter
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name PC_v1_0_project -directory D:/VivadoProjects/Memory/memory/memory.tmp/PC_v1_0_project d:/VivadoProjects/Memory/IPCounter/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
set_property version 1.1 [ipx::current_core]
set_property display_name PC_v1_1 [ipx::current_core]
set_property description PC_v1_1 [ipx::current_core]
set_property previous_version_for_upgrade domain.local:user:PC:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VivadoProjects/Memory/IPCounter
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VivadoProjects/Memory/IPCounter'
report_ip_status -name ip_status 
validate_bd_design -force
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/PC_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 15:11:59 2019...
