<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_tb')">config_ss_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.25</td>
<td class="s10 cl rt"><a href="mod741.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod741.html#Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod741.html#Toggle" > 53.66</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod741.html#Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv')">/nfs_project/gemini/DV/baber/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod741.html#inst_tag_252715"  onclick="showContent('inst_tag_252715')">config_ss_tb</a></td>
<td class="s8 cl rt"> 84.25</td>
<td class="s10 cl rt"><a href="mod741.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod741.html#Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod741.html#Toggle" > 53.66</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod741.html#Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_tb'>
<hr>
<a name="inst_tag_252715"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_252715" >config_ss_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.25</td>
<td class="s10 cl rt"><a href="mod741.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod741.html#Cond" >100.00</a></td>
<td class="s5 cl rt"><a href="mod741.html#Toggle" > 53.66</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod741.html#Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.61</td>
<td class="s6 cl rt"> 69.10</td>
<td class="s1 cl rt"> 14.51</td>
<td class="s0 cl rt">  2.09</td>
<td class="s1 cl rt"> 14.90</td>
<td class="s2 cl rt"> 25.09</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod941.html#inst_tag_300181" id="tag_urg_inst_300181">DUT</a></td>
<td class="s2 cl rt"> 25.03</td>
<td class="s6 cl rt"> 68.85</td>
<td class="s1 cl rt"> 14.31</td>
<td class="s0 cl rt">  2.08</td>
<td class="s1 cl rt"> 14.90</td>
<td class="s2 cl rt"> 24.99</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod841.html#inst_tag_271717" id="tag_urg_inst_271717">axi_if</a></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod365.html#inst_tag_136847" id="tag_urg_inst_136847">config_ss_env_intf</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod45.html#inst_tag_908" id="tag_urg_inst_908">i2c_if</a></td>
<td class="s8 cl rt"> 81.49</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 25.95</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1058.html#inst_tag_336549" id="tag_urg_inst_336549">pll_model</a></td>
<td class="s6 cl rt"> 64.37</td>
<td class="s9 cl rt"> 94.52</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.20</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod440.html#inst_tag_159219" id="tag_urg_inst_159219">spi_reset_if</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod828.html#inst_tag_267249" id="tag_urg_inst_267249">svt_ahb_vif_inst</a></td>
<td class="s5 cl rt"> 54.38</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 17.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod291.html#inst_tag_80654" id="tag_urg_inst_80654">svt_spi_vif_inst</a></td>
<td class="s4 cl rt"> 45.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 38.01</td>
<td class="s0 cl rt">  0.26</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.28</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod741.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>50</td><td>50</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>38</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>83</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>92</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>110</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>128</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>180</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>209</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>485</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>499</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>37                        initial begin
<span style="margin-left:8px;"></span>38         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>39         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>40         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>41         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>42         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>43         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>44         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>45                        end
<span style="margin-left:8px;"></span>46                      
<span style="margin-left:8px;"></span>47                      `endif
<span style="margin-left:8px;"></span>48                      `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>49                      	reg aresetn;
<span style="margin-left:8px;"></span>50                      	bit CLOCK  ;
<span style="margin-left:8px;"></span>51                      
<span style="margin-left:8px;"></span>52                      bit clk_0;
<span style="margin-left:8px;"></span>53                      bit clk_1;
<span style="margin-left:8px;"></span>54                      
<span style="margin-left:8px;"></span>55                      	initial
<span style="margin-left:8px;"></span>56                      		begin
<span style="margin-left:8px;"></span>57                      			CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>58                      			aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>59                      			repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>60                      			aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>61                      		end
<span style="margin-left:8px;"></span>62                      
<span style="margin-left:8px;"></span>63                      	always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>64                      
<span style="margin-left:8px;"></span>65                      initial
<span style="margin-left:8px;"></span>66                      begin
<span style="margin-left:8px;"></span>67                        clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>68                        clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>69                      end
<span style="margin-left:8px;"></span>70                      always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>71                      always #0.312  clk_1 = ~clk_1;   //266M
<span style="margin-left:8px;"></span>72                      `endif
<span style="margin-left:8px;"></span>73                      
<span style="margin-left:8px;"></span>74                      	bit clk_133;
<span style="margin-left:8px;"></span>75                      	initial clk_133 &lt;= 1'b0;
<span style="margin-left:8px;"></span>76                      	always #3.75   clk_133 = ~clk_133;//133MHz
<span style="margin-left:8px;"></span>77                      
<span style="margin-left:8px;"></span>78                      `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>79                      	v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if (
<span style="margin-left:8px;"></span>80                      		.aclk   (DUT.config_ss_clk_acpu_sig  ), //(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>81                      		.aresetn(DUT.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>82                      	);
<span style="margin-left:8px;"></span>83         1/1          	initial begin
<span style="margin-left:8px;"></span>84         2/2          		force DUT.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>85                      		force DUT.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>86                      		force DUT.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>87                      		force DUT.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>88                      		force DUT.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>89                      		force DUT.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>90                      		force DUT.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>91                      		force DUT.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>92         1/1          //force DUT.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>93         1/1          //force DUT.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>94         1/1          //force DUT.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>95         1/1          		force DUT.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>96         1/1          	end
<span style="margin-left:8px;"></span>97         1/1          
<span style="margin-left:8px;"></span>98         1/1          	assign axi_if.awready = DUT.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>99         1/1          
<span style="margin-left:8px;"></span>100                     	initial begin
<span style="margin-left:8px;"></span>101                     //force DUT.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>102                     		force DUT.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>103        1/1          //  force DUT.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>104                     		force DUT.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>105                     
<span style="margin-left:8px;"></span>106                     //force DUT.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>107                     		force DUT.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>108                     //force DUT.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>109                     		force DUT.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>110        1/1          	end
<span style="margin-left:8px;"></span>111                     
<span style="margin-left:8px;"></span>112        1/1          	assign axi_if.wready = DUT.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>113                     
<span style="margin-left:8px;"></span>114                     	assign axi_if.bid   = DUT.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>115        1/1          	assign axi_if.bresp = DUT.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>116                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>117        1/1          	assign axi_if.bvalid = DUT.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>118                     
<span style="margin-left:8px;"></span>119                     	initial begin
<span style="margin-left:8px;"></span>120                     		force DUT.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>121                     		force DUT.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>122                     		force DUT.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>123                     		force DUT.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>124                     		force DUT.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>125                     		force DUT.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>126                     		force DUT.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>127                     		force DUT.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>128        1/1          		force DUT.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>129        1/1          		// assign DUT.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>130        1/1          		// assign DUT.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>131        1/1          		//assign DUT.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>132        1/1          		force DUT.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>133        1/1          		force DUT.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>134        1/1          	end
<span style="margin-left:8px;"></span>135        1/1          
<span style="margin-left:8px;"></span>136        1/1          	assign axi_if.arready = DUT.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>137                     
<span style="margin-left:8px;"></span>138                     	assign axi_if.rid    = DUT.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>139                     	assign axi_if.rdata  = DUT.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>140        1/1          	assign axi_if.rresp  = DUT.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>141        1/1          	assign axi_if.rlast  = DUT.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>142                     	assign axi_if.ruser  = 0;
<span style="margin-left:8px;"></span>143                     	assign axi_if.rvalid = DUT.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>144                     
<span style="margin-left:8px;"></span>145                     `endif
<span style="margin-left:8px;"></span>146                     
<span style="margin-left:8px;"></span>147                     	/** Instantiate SV Interface for Master and connect the system clock */
<span style="margin-left:8px;"></span>148                     	uvc_i2c_if i2c_if ();
<span style="margin-left:8px;"></span>149                     
<span style="margin-left:8px;"></span>150                     /** I2C data and control signals signals  */
<span style="margin-left:8px;"></span>151                     	logic scl_o        ;
<span style="margin-left:8px;"></span>152                     	logic sda_o        ;
<span style="margin-left:8px;"></span>153                     	logic scl_i        ;
<span style="margin-left:8px;"></span>154                     	logic sda_i        ;
<span style="margin-left:8px;"></span>155                       logic [31:0]pad_sda_o;
<span style="margin-left:8px;"></span>156                     
<span style="margin-left:8px;"></span>157                     	assign i2c_if.clk    = SystemClock;
<span style="margin-left:8px;"></span>158                     	assign i2c_if.resetn = DUT.config_ss_rst_n_acpu_sig;
<span style="margin-left:8px;"></span>159                     	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>160                     	assign scl_i         = i2c_if.scl;
<span style="margin-left:8px;"></span>161                     	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
<span style="margin-left:8px;"></span>162                     	assign sda_i         = i2c_if.sda;
<span style="margin-left:8px;"></span>163                       assign sda_o         = pad_sda_o[11];
<span style="margin-left:8px;"></span>164                     
<span style="margin-left:8px;"></span>165                       // initial begin
<span style="margin-left:8px;"></span>166                     	// force sda_o = DUT.config_ss.sda_o;
<span style="margin-left:8px;"></span>167                     	// force DUT.config_ss.sda_i = sda_i;
<span style="margin-left:8px;"></span>168                       // end
<span style="margin-left:8px;"></span>169                     
<span style="margin-left:8px;"></span>170                     	pullup p1 (i2c_if.sda);
<span style="margin-left:8px;"></span>171                     	pullup p2 (i2c_if.scl);
<span style="margin-left:8px;"></span>172                     	/*             ***************************                           */
<span style="margin-left:8px;"></span>173                     
<span style="margin-left:8px;"></span>174                     	bit [31:0] seed;
<span style="margin-left:8px;"></span>175                     
<span style="margin-left:8px;"></span>176                     	initial begin
<span style="margin-left:8px;"></span>177                     		seed = $get_initial_random_seed();
<span style="margin-left:8px;"></span>178                     		`uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)
<span style="margin-left:8px;"></span>179                     
<span style="margin-left:8px;"></span>180        1/1          		config_ss_env_intf.wait_init();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_181');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">181        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_181');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2          <br/></span><span id="macro_-1393352816_181" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">:</a>
<span style="margin-left:8px;"></span>181.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>181.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>181.3                      `endif 
<span style="margin-left:8px;"></span>181.4                      begin 
<span style="margin-left:8px;"></span>181.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>181.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/nfs_project/gemini/DV/baber/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 181, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>181.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>182                     		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>183        1/1            `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>184                         // axi vif set
<span style="margin-left:8px;"></span>185        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>186                       `endif
<span style="margin-left:8px;"></span>187                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>188        1/1          		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>189                       `endif
<span style="margin-left:8px;"></span>190                     		/** Set the Master Interface to factory */
<span style="margin-left:8px;"></span>191                     		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), &quot;uvm_test_top.env.i2c_env&quot;, &quot;vif&quot;, i2c_if);
<span style="margin-left:8px;"></span>192                     
<span style="margin-left:8px;"></span>193        1/1          		uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>194                     		/** Set the reset interface on the virtual sequencer */
<span style="margin-left:8px;"></span>195                     		uvm_config_db#(virtual spi_reset_if.spi_reset_modport)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_virt_sqncr&quot;,
<span style="margin-left:8px;"></span>196        1/1          			&quot;reset_mp&quot;, spi_reset_if.spi_reset_modport);
<span style="margin-left:8px;"></span>197                     		/** Set the object for the sub-components to set, control and fetch bus simulation cycle value  */
<span style="margin-left:8px;"></span>198        1/1          		//uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),&quot;uvm_test_top&quot;,&quot;spi_bus_clk_generator_obj&quot;,spi_bus_clk_generator_obj);
<span style="margin-left:8px;"></span>199                     		//uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),&quot;uvm_test_top.*&quot;,&quot;spi_bus_clk_generator_obj&quot;,spi_bus_clk_generator_obj);
<span style="margin-left:8px;"></span>200        1/1          
<span style="margin-left:8px;"></span>201                     		run_test();
<span style="margin-left:8px;"></span>202                     	end
<span style="margin-left:8px;"></span>203                     
<span style="margin-left:8px;"></span>204                     	initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>205                     
<span style="margin-left:8px;"></span>206        1/1          `ifndef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>207                     	bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>208                     `endif
<span style="margin-left:8px;"></span>209        1/1          
<span style="margin-left:8px;"></span>210                     	`include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>211                     
<span style="margin-left:8px;"></span>212                     	//`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>213                     
<span style="margin-left:8px;"></span>214                       pll pll_model (
<span style="margin-left:8px;"></span>215                         .fref       (config_ss_env_intf.rs_pll_intf.fref          ),
<span style="margin-left:8px;"></span>216                         .rst_por    (config_ss_env_intf.rs_pll_intf.rst_por       ),
<span style="margin-left:8px;"></span>217                         //input logic [5:0] refdiv ( ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>218                         .postdiv0   (config_ss_env_intf.rs_pll_intf.ctl_postdiv0  ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>219                         .postdiv1   (config_ss_env_intf.rs_pll_intf.ctl_postdiv1  ),
<span style="margin-left:8px;"></span>220                         .postdiv2   ('0 ),
<span style="margin-left:8px;"></span>221                         .postdiv3   ('0 ),
<span style="margin-left:8px;"></span>222                         .fbdiv      (config_ss_env_intf.rs_pll_intf.ctl_fbdiv     ), // 2’b11=divide-by-12 2’b10=divide-by-8 2’b01=divide-by-6 2’b00=divide-by-4
<span style="margin-left:8px;"></span>223                     
<span style="margin-left:8px;"></span>224                         .fouten     (config_ss_env_intf.rs_pll_intf.ctl_fouten    ),
<span style="margin-left:8px;"></span>225                         .fout       (config_ss_env_intf.rs_pll_intf.clk_fout      ),
<span style="margin-left:8px;"></span>226                     
<span style="margin-left:8px;"></span>227                         //.foutvco    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp), // AI: ND: ask design team about this signal ??
<span style="margin-left:8px;"></span>228                         .foutvcoen  (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen ),
<span style="margin-left:8px;"></span>229                         .lock       (config_ss_env_intf.rs_pll_intf.status_lock   ),
<span style="margin-left:8px;"></span>230                         .pllen      (config_ss_env_intf.rs_pll_intf.ctl_pllen     ) // 0 - FREF bypassed to all Outputs                                         ( except FOUTVCO) ( ) 1 -&gt;Entire PLL is enabled
<span style="margin-left:8px;"></span>231                       );
<span style="margin-left:8px;"></span>232                       soc_ss DUT (
<span style="margin-left:8px;"></span>233                         .clk_sel0                   (bit'(config_ss_env_intf.clk_sel[0])),
<span style="margin-left:8px;"></span>234                         .clk_sel1                   (bit'(config_ss_env_intf.clk_sel[1])),
<span style="margin-left:8px;"></span>235                         .clk_osc                    (config_ss_env_intf.clk_osc_intf.clock),
<span style="margin-left:8px;"></span>236                         .clk_xtal_ref               (config_ss_env_intf.rs_pll_intf.fref),
<span style="margin-left:8px;"></span>237                         .rst_n_poweron              (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>238                       `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>239                           .clk_soc_pll0           (clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>240                           .clk_soc_pll1           (clk_1), //(config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>241                       `else
<span style="margin-left:8px;"></span>242                           .clk_soc_pll0           (config_ss_env_intf.rs_pll_intf.clk_fout[0]),
<span style="margin-left:8px;"></span>243                           .clk_soc_pll1           (config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>244                       `endif
<span style="margin-left:8px;"></span>245                           // input FPGA clocks
<span style="margin-left:8px;"></span>246                           .clk_fpga0              (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>247                           .clk_fpga1              (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>248                           .clk_fpga_s             (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>249                           //
<span style="margin-left:8px;"></span>250                           .test_mode              (config_ss_env_intf.test_mode),
<span style="margin-left:8px;"></span>251                           // pll control signals
<span style="margin-left:8px;"></span>252                           .soc_pll_ctl_dacen         (config_ss_env_intf.rs_pll_intf.ctl_dacen),
<span style="margin-left:8px;"></span>253                           .soc_pll_ctl_dskewcalbyp   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalbyp ),
<span style="margin-left:8px;"></span>254                           .soc_pll_ctl_dskewcalcnt   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalcnt ),
<span style="margin-left:8px;"></span>255                           .soc_pll_ctl_dskewcalen    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalen  ),
<span style="margin-left:8px;"></span>256                           .soc_pll_ctl_dskewcalin    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalin  ),
<span style="margin-left:8px;"></span>257                           .soc_pll_ctl_dskewfastcal  (config_ss_env_intf.rs_pll_intf.ctl_dskewfastcal),
<span style="margin-left:8px;"></span>258                           .soc_pll_ctl_dsmen         (config_ss_env_intf.rs_pll_intf.ctl_dsmen       ),
<span style="margin-left:8px;"></span>259                           .soc_pll_ctl_pllen         (config_ss_env_intf.rs_pll_intf.ctl_pllen       ),
<span style="margin-left:8px;"></span>260                           .soc_pll_ctl_fouten        (config_ss_env_intf.rs_pll_intf.ctl_fouten      ),
<span style="margin-left:8px;"></span>261                           .soc_pll_ctl_foutvcobyp    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp  ),
<span style="margin-left:8px;"></span>262                           .soc_pll_ctl_foutvcoen     (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen   ),
<span style="margin-left:8px;"></span>263                           .soc_pll_ctl_refdiv        (config_ss_env_intf.rs_pll_intf.ctl_refdiv      ),
<span style="margin-left:8px;"></span>264                           .soc_pll_ctl_frac          (config_ss_env_intf.rs_pll_intf.ctl_frac        ),
<span style="margin-left:8px;"></span>265                           .soc_pll_ctl_postdiv0      (config_ss_env_intf.rs_pll_intf.ctl_postdiv0    ),
<span style="margin-left:8px;"></span>266                           .soc_pll_ctl_postdiv1      (config_ss_env_intf.rs_pll_intf.ctl_postdiv1    ),
<span style="margin-left:8px;"></span>267                           .soc_pll_ctl_fbdiv         (config_ss_env_intf.rs_pll_intf.ctl_fbdiv       ),
<span style="margin-left:8px;"></span>268                           // pll status signals
<span style="margin-left:8px;"></span>269                           .soc_pll_status_dskewcalout (config_ss_env_intf.rs_pll_intf.status_dskewcalout ),
<span style="margin-left:8px;"></span>270                           .soc_pll_status_dskewcallock(config_ss_env_intf.rs_pll_intf.status_dskewcallock),
<span style="margin-left:8px;"></span>271                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>272                           .soc_pll_status_lock        (aresetn),
<span style="margin-left:8px;"></span>273                     `else
<span style="margin-left:8px;"></span>274                           .soc_pll_status_lock        (config_ss_env_intf.rs_pll_intf.status_lock        ),
<span style="margin-left:8px;"></span>275                     `endif
<span style="margin-left:8px;"></span>276                     
<span style="margin-left:8px;"></span>277                           // I2C interface signals
<span style="margin-left:8px;"></span>278                           .scl_o                      (scl_o),
<span style="margin-left:8px;"></span>279                           .scl_i                      (scl_i),
<span style="margin-left:8px;"></span>280                           // QSPI interface signals
<span style="margin-left:8px;"></span>281                           .spi_clk_in                 ( '0 ),
<span style="margin-left:8px;"></span>282                           .spi_clk_oe                 ( ),
<span style="margin-left:8px;"></span>283                           .spi_clk_out                (svt_spi_vif_inst.sclk),//spi_clk_out_soc_ss),
<span style="margin-left:8px;"></span>284                           //.spi_cs_n_out               (svt_spi_vif_inst.ss_n[0]),
<span style="margin-left:8px;"></span>285                           //.spi_mosi_out               (svt_spi_vif_inst.mosi[0]),
<span style="margin-left:8px;"></span>286                           // GPIO interface signals
<span style="margin-left:8px;"></span>287                           .gpio_pulldown              ( ),
<span style="margin-left:8px;"></span>288                           .gpio_pullup                ( ),
<span style="margin-left:8px;"></span>289                           .pit_pause                  ( '0 ),
<span style="margin-left:8px;"></span>290                           // GbE interface signals
<span style="margin-left:8px;"></span>291                           .rgmii_txd                  ( ),
<span style="margin-left:8px;"></span>292                           .rgmii_tx_ctl               ( ),
<span style="margin-left:8px;"></span>293                           .rgmii_rxd                  ( '0 ),
<span style="margin-left:8px;"></span>294                           .rgmii_rx_ctl               ( '0 ),
<span style="margin-left:8px;"></span>295                           .rgmii_rxc                  ( '0 ),
<span style="margin-left:8px;"></span>296                           .mdio_mdc                   ( ),
<span style="margin-left:8px;"></span>297                           .mdio_data                  (),
<span style="margin-left:8px;"></span>298                           // USB interface signals
<span style="margin-left:8px;"></span>299                           .usb_dp                     (),
<span style="margin-left:8px;"></span>300                           .usb_dn                     (),
<span style="margin-left:8px;"></span>301                           .usb_xtal_in                ( '0 ),
<span style="margin-left:8px;"></span>302                           .usb_xtal_out               ( ),
<span style="margin-left:8px;"></span>303                             // FCB interface signals
<span style="margin-left:8px;"></span>304                           .pl_data_o                  ( ),
<span style="margin-left:8px;"></span>305                           .pl_addr_o                  ( ),
<span style="margin-left:8px;"></span>306                           .pl_ena_o                   ( ),
<span style="margin-left:8px;"></span>307                           .pl_clk_o                   ( ),
<span style="margin-left:8px;"></span>308                           .pl_ren_o                   ( ),
<span style="margin-left:8px;"></span>309                           .pl_init_o                  ( ),
<span style="margin-left:8px;"></span>310                           .pl_wen_o                   ( ),
<span style="margin-left:8px;"></span>311                           .pl_data_i                  ( ),
<span style="margin-left:8px;"></span>312                           .cfg_blsr_region_0_o        ( ),
<span style="margin-left:8px;"></span>313                           .cfg_wlsr_region_0_o        ( ),
<span style="margin-left:8px;"></span>314                           .cfg_done_o                 ( ),
<span style="margin-left:8px;"></span>315                           .cfg_rst_no                 ( ),
<span style="margin-left:8px;"></span>316                           .cfg_blsr_region_0_clk_o    ( ),
<span style="margin-left:8px;"></span>317                           .cfg_wlsr_region_0_clk_o    ( ),
<span style="margin-left:8px;"></span>318                           .cfg_blsr_region_0_wen_o    ( ),
<span style="margin-left:8px;"></span>319                           .cfg_blsr_region_0_ren_o    ( ),
<span style="margin-left:8px;"></span>320                           .cfg_wlsr_region_0_wen_o    ( ),
<span style="margin-left:8px;"></span>321                           .cfg_wlsr_region_0_ren_o    ( ),
<span style="margin-left:8px;"></span>322                           .cfg_blsr_region_0_i        ( ),
<span style="margin-left:8px;"></span>323                           .cfg_wlsr_region_0_i        ( ),   
<span style="margin-left:8px;"></span>324                           // JTAG intf
<span style="margin-left:8px;"></span>325                           .jtag_control (),
<span style="margin-left:8px;"></span>326                           .acpu_jtag_tck ('0),
<span style="margin-left:8px;"></span>327                           .acpu_jtag_tdi ('0),
<span style="margin-left:8px;"></span>328                           .acpu_jtag_tdo (),
<span style="margin-left:8px;"></span>329                           .acpu_jtag_tms (),
<span style="margin-left:8px;"></span>330                           .bcpu_jtag_tck ('0),
<span style="margin-left:8px;"></span>331                           .bcpu_jtag_tdi ('0),
<span style="margin-left:8px;"></span>332                           .bcpu_jtag_tdo (),
<span style="margin-left:8px;"></span>333                           .bcpu_jtag_tms (),
<span style="margin-left:8px;"></span>334                         // ATB interface
<span style="margin-left:8px;"></span>335                         .atclk                      ( '0 ),
<span style="margin-left:8px;"></span>336                         .atclken                    ( '0 ),
<span style="margin-left:8px;"></span>337                         .atresetn                   ( '0 ),
<span style="margin-left:8px;"></span>338                         .atbytes                    ( ),
<span style="margin-left:8px;"></span>339                         .atdata                     ( ),
<span style="margin-left:8px;"></span>340                         .atid                       ( ),
<span style="margin-left:8px;"></span>341                         .atready                    ( '0 ),
<span style="margin-left:8px;"></span>342                         .atvalid                    ( ),
<span style="margin-left:8px;"></span>343                         .afvalid                    ( '0 ),
<span style="margin-left:8px;"></span>344                         .afready                    ( ),
<span style="margin-left:8px;"></span>345                         // DDR interface
<span style="margin-left:8px;"></span>346                         .mem_a                      ( ),
<span style="margin-left:8px;"></span>347                         .mem_act_n                  ( ),
<span style="margin-left:8px;"></span>348                         .mem_ba                     ( ),
<span style="margin-left:8px;"></span>349                         .mem_bg                     ( ),
<span style="margin-left:8px;"></span>350                         .mem_cke                    ( ),
<span style="margin-left:8px;"></span>351                         .mem_clk                    ( ),
<span style="margin-left:8px;"></span>352                         .mem_clk_n                  ( ),
<span style="margin-left:8px;"></span>353                         .mem_cs                     ( ),
<span style="margin-left:8px;"></span>354                         .mem_odt                    ( ),
<span style="margin-left:8px;"></span>355                         .mem_reset_n                ( ),
<span style="margin-left:8px;"></span>356                         .dm                   (   )     ,
<span style="margin-left:8px;"></span>357                         .dq                   (   )     ,
<span style="margin-left:8px;"></span>358                         .dqs                  (   )     ,
<span style="margin-left:8px;"></span>359                         .dqs_n                (   )     ,
<span style="margin-left:8px;"></span>360                         // FPGA signals
<span style="margin-left:8px;"></span>361                         //interrupts
<span style="margin-left:8px;"></span>362                         .fpga_irq_src               ( '0 ),
<span style="margin-left:8px;"></span>363                         .fpga_irq_set               ( ),
<span style="margin-left:8px;"></span>364                         // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>365                         .dma_req_fpga               ( '0 ),
<span style="margin-left:8px;"></span>366                         .dma_ack_fpga               ( ),
<span style="margin-left:8px;"></span>367                         // FPGA AHB Slave
<span style="margin-left:8px;"></span>368                         .fpga_ahb_s0_haddr          ( ),
<span style="margin-left:8px;"></span>369                         .fpga_ahb_s0_hburst         ( ),
<span style="margin-left:8px;"></span>370                         .fpga_ahb_s0_hmastlock      ( ),
<span style="margin-left:8px;"></span>371                         .fpga_ahb_s0_hprot          ( ),
<span style="margin-left:8px;"></span>372                         .fpga_ahb_s0_hrdata         ( '0 ),
<span style="margin-left:8px;"></span>373                         .fpga_ahb_s0_hready         ( '0 ),
<span style="margin-left:8px;"></span>374                         .fpga_ahb_s0_hresp          ( '0 ),
<span style="margin-left:8px;"></span>375                         .fpga_ahb_s0_hsel           ( ),
<span style="margin-left:8px;"></span>376                         .fpga_ahb_s0_hsize          ( ),
<span style="margin-left:8px;"></span>377                         .fpga_ahb_s0_htrans         ( ),
<span style="margin-left:8px;"></span>378                         .fpga_ahb_s0_hwbe           ( ),
<span style="margin-left:8px;"></span>379                         .fpga_ahb_s0_hwdata         ( ),
<span style="margin-left:8px;"></span>380                         .fpga_ahb_s0_hwrite         ( ),
<span style="margin-left:8px;"></span>381                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>382                         .fpga_axi_m0_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>383                         .fpga_axi_m0_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>384                         .fpga_axi_m0_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>385                         .fpga_axi_m0_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>386                         .fpga_axi_m0_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>387                         .fpga_axi_m0_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>388                         .fpga_axi_m0_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>389                         .fpga_axi_m0_ar_ready       ( ),
<span style="margin-left:8px;"></span>390                         .fpga_axi_m0_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>391                         .fpga_axi_m0_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>392                         .fpga_axi_m0_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>393                         .fpga_axi_m0_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>394                         .fpga_axi_m0_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>395                         .fpga_axi_m0_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>396                         .fpga_axi_m0_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>397                         .fpga_axi_m0_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>398                         .fpga_axi_m0_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>399                         .fpga_axi_m0_aw_ready       ( ),
<span style="margin-left:8px;"></span>400                         .fpga_axi_m0_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>401                         .fpga_axi_m0_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>402                         .fpga_axi_m0_b_id           ( ),
<span style="margin-left:8px;"></span>403                         .fpga_axi_m0_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>404                         .fpga_axi_m0_b_resp         ( ),
<span style="margin-left:8px;"></span>405                         .fpga_axi_m0_b_valid        ( ),
<span style="margin-left:8px;"></span>406                         .fpga_axi_m0_r_data         ( ),
<span style="margin-left:8px;"></span>407                         .fpga_axi_m0_r_id           ( ),
<span style="margin-left:8px;"></span>408                         .fpga_axi_m0_r_last         ( ),
<span style="margin-left:8px;"></span>409                         .fpga_axi_m0_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>410                         .fpga_axi_m0_r_resp         ( ),
<span style="margin-left:8px;"></span>411                         .fpga_axi_m0_r_valid        ( ),
<span style="margin-left:8px;"></span>412                         .fpga_axi_m0_w_data         ( '0 ),
<span style="margin-left:8px;"></span>413                         .fpga_axi_m0_w_last         ( '0 ),
<span style="margin-left:8px;"></span>414                         .fpga_axi_m0_w_ready        ( ),
<span style="margin-left:8px;"></span>415                         .fpga_axi_m0_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>416                         .fpga_axi_m0_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>417                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>418                         .fpga_axi_m1_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>419                         .fpga_axi_m1_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>420                         .fpga_axi_m1_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>421                         .fpga_axi_m1_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>422                         .fpga_axi_m1_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>423                         .fpga_axi_m1_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>424                         .fpga_axi_m1_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>425                         .fpga_axi_m1_ar_ready       ( ),
<span style="margin-left:8px;"></span>426                         .fpga_axi_m1_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>427                         .fpga_axi_m1_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>428                         .fpga_axi_m1_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>429                         .fpga_axi_m1_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>430                         .fpga_axi_m1_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>431                         .fpga_axi_m1_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>432                         .fpga_axi_m1_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>433                         .fpga_axi_m1_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>434                         .fpga_axi_m1_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>435                         .fpga_axi_m1_aw_ready       ( ),
<span style="margin-left:8px;"></span>436                         .fpga_axi_m1_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>437                         .fpga_axi_m1_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>438                         .fpga_axi_m1_b_id           ( ),
<span style="margin-left:8px;"></span>439                         .fpga_axi_m1_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>440                         .fpga_axi_m1_b_resp         ( ),
<span style="margin-left:8px;"></span>441                         .fpga_axi_m1_b_valid        ( ),
<span style="margin-left:8px;"></span>442                         .fpga_axi_m1_r_data         ( ),
<span style="margin-left:8px;"></span>443                         .fpga_axi_m1_r_id           ( ),
<span style="margin-left:8px;"></span>444                         .fpga_axi_m1_r_last         ( ),
<span style="margin-left:8px;"></span>445                         .fpga_axi_m1_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>446                         .fpga_axi_m1_r_resp         ( ),
<span style="margin-left:8px;"></span>447                         .fpga_axi_m1_r_valid        ( ),
<span style="margin-left:8px;"></span>448                         .fpga_axi_m1_w_data         ( '0 ),
<span style="margin-left:8px;"></span>449                         .fpga_axi_m1_w_last         ( '0 ),
<span style="margin-left:8px;"></span>450                         .fpga_axi_m1_w_ready        ( ),
<span style="margin-left:8px;"></span>451                         .fpga_axi_m1_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>452                         .fpga_axi_m1_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>453                         .pad_c                      ({11'b0, sda_i, 20'b0}),
<span style="margin-left:8px;"></span>454                         .pad_pu                     (    ),
<span style="margin-left:8px;"></span>455                         .pad_pd                     (    ),
<span style="margin-left:8px;"></span>456                         .pad_i                      (pad_sda_o),
<span style="margin-left:8px;"></span>457                         .pad_oen                    (    ),
<span style="margin-left:8px;"></span>458                         .pad_ds0                    (    ),
<span style="margin-left:8px;"></span>459                         .pad_ds1                    (    ),
<span style="margin-left:8px;"></span>460                         //FPGA configuration interface
<span style="margin-left:8px;"></span>461                         .clb_sel                    ( ),
<span style="margin-left:8px;"></span>462                         .pwdata                     ( ),
<span style="margin-left:8px;"></span>463                         .pready ( 0 )
<span style="margin-left:8px;"></span>464                       );
<span style="margin-left:8px;"></span>465                     
<span style="margin-left:8px;"></span>466                     
<span style="margin-left:8px;"></span>467                     initial
<span style="margin-left:8px;"></span>468                     begin
<span style="margin-left:8px;"></span>469                     $dumpfile(&quot;gemini.vcd&quot;);
<span style="margin-left:8px;"></span>470                     $dumpvars();
<span style="margin-left:8px;"></span>471                     end
<span style="margin-left:8px;"></span>472                     /*
<span style="margin-left:8px;"></span>473                     initial begin
<span style="margin-left:8px;"></span>474                       $fsdbDumpfile(&quot;waves.fsbd&quot;);
<span style="margin-left:8px;"></span>475                       $fsdbDumpvars(0,&quot;+struct&quot;,&quot;+mda&quot;,&quot;+all&quot;,config_ss_tb);
<span style="margin-left:8px;"></span>476                     end
<span style="margin-left:8px;"></span>477                       */
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                     integer i;
<span style="margin-left:8px;"></span>480                     initial begin
<span style="margin-left:8px;"></span>481                       //force config_ss_tb.DUT.memory_ss.sramb0_awlen[7:4] = 4'h0;
<span style="margin-left:8px;"></span>482                       for (i = 0; i &lt; 128 ; i++)
<span style="margin-left:8px;"></span>483                         config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
<span style="margin-left:8px;"></span>484                     end
<span style="margin-left:8px;"></span>485        1/1          
<span style="margin-left:8px;"></span>486        1/1          endmodule
<span style="margin-left:8px;"></span>487                     
<span style="margin-left:8px;"></span>488                     `endif
<span style="margin-left:8px;"></span>489                     NO SUCH LINE
<span style="margin-left:8px;"></span>490                     NO SUCH LINE
<span style="margin-left:8px;"></span>491                     NO SUCH LINE
<span style="margin-left:8px;"></span>492                     NO SUCH LINE
<span style="margin-left:8px;"></span>493                     NO SUCH LINE
<span style="margin-left:8px;"></span>494                     NO SUCH LINE
<span style="margin-left:8px;"></span>495                     NO SUCH LINE
<span style="margin-left:8px;"></span>496                     NO SUCH LINE
<span style="margin-left:8px;"></span>497                     NO SUCH LINE
<span style="margin-left:8px;"></span>498                     NO SUCH LINE
<span style="margin-left:8px;"></span>499        1/1          NO SUCH LINE
<span style="margin-left:8px;"></span>500        1/1          NO SUCH LINE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod741.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       168
 EXPRESSION ((scl_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION ((sda_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod741.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">82</td>
<td class="rt">44</td>
<td class="rt">53.66 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">41</td>
<td class="rt">38</td>
<td class="rt">92.68 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">41</td>
<td class="rt">6</td>
<td class="rt">14.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">82</td>
<td class="rt">44</td>
<td class="rt">53.66 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">41</td>
<td class="rt">38</td>
<td class="rt">92.68 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">41</td>
<td class="rt">6</td>
<td class="rt">14.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>SystemClock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_133</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>is_i2c_master</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>i2c_dir</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>scl_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sda_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>scl_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sda_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>seed[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>seed[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>seed[31:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod741.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">170</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">181</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168          // end
                   
169        
           
170        	pullup p1 (i2c_if.sda);
           	                       
171        	pullup p2 (i2c_if.scl);
           	                       
172        	/*             ***************************                           */
           	                                                                       
173        
           
174        	bit [31:0] seed;
           	                
175        
           
176        	initial begin
           	             
177        		seed = $get_initial_random_seed();
           		                                  
178        		`uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE)
           		                                                         
179        
           
180        		config_ss_env_intf.wait_init();
           		                               
181        
           
182        		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), "uvm_test_top", "config_ss_vif", config_ss_env_intf);
           		                                                                                                                    
183          `ifdef ACPU_BFM_INCLUDE
                                    
184            // axi vif set
                             
185            uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), "uvm_test_top.env", "axi_if", axi_if);
                                                                                                                                      
186          `endif
                   
187          `ifdef BCPU_BFM_INCLUDE
                                    
188        		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), "uvm_test_top.env.ahb_system_env", "vif", svt_ahb_vif_inst);
           		                                                                                                                     
189          `endif
                   
190        		/** Set the Master Interface to factory */
           		                                          
191        		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), "uvm_test_top.env.i2c_env", "vif", i2c_if);
           		                                                                                                    
192        
           
193        		uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), "uvm_test_top.env.spi_agnt", "vif", svt_spi_vif_inst);
           		                                                                                                               
194        		/** Set the reset interface on the virtual sequencer */
           		                                                       
195        		uvm_config_db#(virtual spi_reset_if.spi_reset_modport)::set(uvm_root::get(), "uvm_test_top.env.spi_virt_sqncr",
           		                                                                                                               
196        			"reset_mp", spi_reset_if.spi_reset_modport);
           			                                            
197        		/** Set the object for the sub-components to set, control and fetch bus simulation cycle value  */
           		                                                                                                  
198        		//uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),"uvm_test_top","spi_bus_clk_generator_obj",spi_bus_clk_generator_obj);
           		                                                                                                                                     
199        		//uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),"uvm_test_top.*","spi_bus_clk_generator_obj",spi_bus_clk_generator_obj);
           		                                                                                                                                       
200        
           
201        		run_test();
           		           
202        	end
           	   
203        
           
204        	initial $timeformat(-9, 1, "ns", 4);
           	                                    
205        
           
206        `ifndef BCPU_BFM_INCLUDE
                                   
207        	bcpu_mem_init bcpu_mem_init ();
           	                               
208        `endif
                 
209        
           
210        	`include "config_ss_sys_intf_inc.sv"
           	                                    
211        
           
212        	//`include "config_ss_periph_intf_inc.sv"
           	                                         
213        
           
214          pll pll_model (
                            
215            .fref       (config_ss_env_intf.rs_pll_intf.fref          ),
                                                                           
216            .rst_por    (config_ss_env_intf.rs_pll_intf.rst_por       ),
                                                                           
217            //input logic [5:0] refdiv ( ), // 4’b0011=divide-by-4
                                                                       
218            .postdiv0   (config_ss_env_intf.rs_pll_intf.ctl_postdiv0  ), // 4’b0011=divide-by-4
                                                                                                    
219            .postdiv1   (config_ss_env_intf.rs_pll_intf.ctl_postdiv1  ),
                                                                           
220            .postdiv2   ('0 ),
                                 
221            .postdiv3   ('0 ),
                                 
222            .fbdiv      (config_ss_env_intf.rs_pll_intf.ctl_fbdiv     ), // 2’b11=divide-by-12 2’b10=divide-by-8 2’b01=divide-by-6 2’b00=divide-by-4
                                                                                                                                                               
223        
           
224            .fouten     (config_ss_env_intf.rs_pll_intf.ctl_fouten    ),
                                                                           
225            .fout       (config_ss_env_intf.rs_pll_intf.clk_fout      ),
                                                                           
226        
           
227            //.foutvco    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp), // AI: ND: ask design team about this signal ??
                                                                                                                             
228            .foutvcoen  (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen ),
                                                                           
229            .lock       (config_ss_env_intf.rs_pll_intf.status_lock   ),
                                                                           
230            .pllen      (config_ss_env_intf.rs_pll_intf.ctl_pllen     ) // 0 - FREF bypassed to all Outputs                                         ( except FOUTVCO) ( ) 1 ->Entire PLL is enabled
                                                                                                                                                                                                      
231          );
               
232          soc_ss DUT (
                         
233            .clk_sel0                   (bit'(config_ss_env_intf.clk_sel[0])),
                                                                                 
234            .clk_sel1                   (bit'(config_ss_env_intf.clk_sel[1])),
                                                                                 
235            .clk_osc                    (config_ss_env_intf.clk_osc_intf.clock),
                                                                                   
236            .clk_xtal_ref               (config_ss_env_intf.rs_pll_intf.fref),
                                                                                 
237            .rst_n_poweron              (config_ss_env_intf.rs_pll_intf.rst_por),
                                                                                    
238          `ifdef BYPASS_PLL
                              
239              .clk_soc_pll0           (clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
                                                                                                 
240              .clk_soc_pll1           (clk_1), //(config_ss_env_intf.rs_pll_intf.clk_fout[1]),
                                                                                                 
241          `else
                  
242              .clk_soc_pll0           (config_ss_env_intf.rs_pll_intf.clk_fout[0]),
                                                                                      
243              .clk_soc_pll1           (config_ss_env_intf.rs_pll_intf.clk_fout[1]),
                                                                                      
244          `endif
                   
245              // input FPGA clocks
                                     
246              .clk_fpga0              (config_ss_env_intf.clk_fpga0_intf.clock),
                                                                                   
247              .clk_fpga1              (config_ss_env_intf.clk_fpga1_intf.clock),
                                                                                   
248              .clk_fpga_s             (config_ss_env_intf.clk_fpga_s_intf.clock),
                                                                                    
249              //
                   
250              .test_mode              (config_ss_env_intf.test_mode),
                                                                        
251              // pll control signals
                                       
252              .soc_pll_ctl_dacen         (config_ss_env_intf.rs_pll_intf.ctl_dacen),
                                                                                       
253              .soc_pll_ctl_dskewcalbyp   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalbyp ),
                                                                                              
254              .soc_pll_ctl_dskewcalcnt   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalcnt ),
                                                                                              
255              .soc_pll_ctl_dskewcalen    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalen  ),
                                                                                              
256              .soc_pll_ctl_dskewcalin    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalin  ),
                                                                                              
257              .soc_pll_ctl_dskewfastcal  (config_ss_env_intf.rs_pll_intf.ctl_dskewfastcal),
                                                                                              
258              .soc_pll_ctl_dsmen         (config_ss_env_intf.rs_pll_intf.ctl_dsmen       ),
                                                                                              
259              .soc_pll_ctl_pllen         (config_ss_env_intf.rs_pll_intf.ctl_pllen       ),
                                                                                              
260              .soc_pll_ctl_fouten        (config_ss_env_intf.rs_pll_intf.ctl_fouten      ),
                                                                                              
261              .soc_pll_ctl_foutvcobyp    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp  ),
                                                                                              
262              .soc_pll_ctl_foutvcoen     (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen   ),
                                                                                              
263              .soc_pll_ctl_refdiv        (config_ss_env_intf.rs_pll_intf.ctl_refdiv      ),
                                                                                              
264              .soc_pll_ctl_frac          (config_ss_env_intf.rs_pll_intf.ctl_frac        ),
                                                                                              
265              .soc_pll_ctl_postdiv0      (config_ss_env_intf.rs_pll_intf.ctl_postdiv0    ),
                                                                                              
266              .soc_pll_ctl_postdiv1      (config_ss_env_intf.rs_pll_intf.ctl_postdiv1    ),
                                                                                              
267              .soc_pll_ctl_fbdiv         (config_ss_env_intf.rs_pll_intf.ctl_fbdiv       ),
                                                                                              
268              // pll status signals
                                      
269              .soc_pll_status_dskewcalout (config_ss_env_intf.rs_pll_intf.status_dskewcalout ),
                                                                                                  
270              .soc_pll_status_dskewcallock(config_ss_env_intf.rs_pll_intf.status_dskewcallock),
                                                                                                  
271        `ifdef BYPASS_PLL
                            
272              .soc_pll_status_lock        (aresetn),
                                                       
273        `else
                
274              .soc_pll_status_lock        (config_ss_env_intf.rs_pll_intf.status_lock        ),
                                                                                                  
275        `endif
                 
276        
           
277              // I2C interface signals
                                         
278              .scl_o                      (scl_o),
                                                     
279              .scl_i                      (scl_i),
                                                     
280              // QSPI interface signals
                                          
281              .spi_clk_in                 ( '0 ),
                                                    
282              .spi_clk_oe                 ( ),
                                                 
283              .spi_clk_out                (svt_spi_vif_inst.sclk),//spi_clk_out_soc_ss),
                                                                                           
284              //.spi_cs_n_out               (svt_spi_vif_inst.ss_n[0]),
                                                                          
285              //.spi_mosi_out               (svt_spi_vif_inst.mosi[0]),
                                                                          
286              // GPIO interface signals
                                          
287              .gpio_pulldown              ( ),
                                                 
288              .gpio_pullup                ( ),
                                                 
289              .pit_pause                  ( '0 ),
                                                    
290              // GbE interface signals
                                         
291              .rgmii_txd                  ( ),
                                                 
292              .rgmii_tx_ctl               ( ),
                                                 
293              .rgmii_rxd                  ( '0 ),
                                                    
294              .rgmii_rx_ctl               ( '0 ),
                                                    
295              .rgmii_rxc                  ( '0 ),
                                                    
296              .mdio_mdc                   ( ),
                                                 
297              .mdio_data                  (),
                                                
298              // USB interface signals
                                         
299              .usb_dp                     (),
                                                
300              .usb_dn                     (),
                                                
301              .usb_xtal_in                ( '0 ),
                                                    
302              .usb_xtal_out               ( ),
                                                 
303                // FCB interface signals
                                           
304              .pl_data_o                  ( ),
                                                 
305              .pl_addr_o                  ( ),
                                                 
306              .pl_ena_o                   ( ),
                                                 
307              .pl_clk_o                   ( ),
                                                 
308              .pl_ren_o                   ( ),
                                                 
309              .pl_init_o                  ( ),
                                                 
310              .pl_wen_o                   ( ),
                                                 
311              .pl_data_i                  ( ),
                                                 
312              .cfg_blsr_region_0_o        ( ),
                                                 
313              .cfg_wlsr_region_0_o        ( ),
                                                 
314              .cfg_done_o                 ( ),
                                                 
315              .cfg_rst_no                 ( ),
                                                 
316              .cfg_blsr_region_0_clk_o    ( ),
                                                 
317              .cfg_wlsr_region_0_clk_o    ( ),
                                                 
318              .cfg_blsr_region_0_wen_o    ( ),
                                                 
319              .cfg_blsr_region_0_ren_o    ( ),
                                                 
320              .cfg_wlsr_region_0_wen_o    ( ),
                                                 
321              .cfg_wlsr_region_0_ren_o    ( ),
                                                 
322              .cfg_blsr_region_0_i        ( ),
                                                 
323              .cfg_wlsr_region_0_i        ( ),   
                                                    
324              // JTAG intf
                             
325              .jtag_control (),
                                  
326              .acpu_jtag_tck ('0),
                                     
327              .acpu_jtag_tdi ('0),
                                     
328              .acpu_jtag_tdo (),
                                   
329              .acpu_jtag_tms (),
                                   
330              .bcpu_jtag_tck ('0),
                                     
331              .bcpu_jtag_tdi ('0),
                                     
332              .bcpu_jtag_tdo (),
                                   
333              .bcpu_jtag_tms (),
                                   
334            // ATB interface
                               
335            .atclk                      ( '0 ),
                                                  
336            .atclken                    ( '0 ),
                                                  
337            .atresetn                   ( '0 ),
                                                  
338            .atbytes                    ( ),
                                               
339            .atdata                     ( ),
                                               
340            .atid                       ( ),
                                               
341            .atready                    ( '0 ),
                                                  
342            .atvalid                    ( ),
                                               
343            .afvalid                    ( '0 ),
                                                  
344            .afready                    ( ),
                                               
345            // DDR interface
                               
346            .mem_a                      ( ),
                                               
347            .mem_act_n                  ( ),
                                               
348            .mem_ba                     ( ),
                                               
349            .mem_bg                     ( ),
                                               
350            .mem_cke                    ( ),
                                               
351            .mem_clk                    ( ),
                                               
352            .mem_clk_n                  ( ),
                                               
353            .mem_cs                     ( ),
                                               
354            .mem_odt                    ( ),
                                               
355            .mem_reset_n                ( ),
                                               
356            .dm                   (   )     ,
                                                
357            .dq                   (   )     ,
                                                
358            .dqs                  (   )     ,
                                                
359            .dqs_n                (   )     ,
                                                
360            // FPGA signals
                              
361            //interrupts
                           
362            .fpga_irq_src               ( '0 ),
                                                  
363            .fpga_irq_set               ( ),
                                               
364            // DMA request/acknowledge pairs for FPGA hardware handshake
                                                                           
365            .dma_req_fpga               ( '0 ),
                                                  
366            .dma_ack_fpga               ( ),
                                               
367            // FPGA AHB Slave
                                
368            .fpga_ahb_s0_haddr          ( ),
                                               
369            .fpga_ahb_s0_hburst         ( ),
                                               
370            .fpga_ahb_s0_hmastlock      ( ),
                                               
371            .fpga_ahb_s0_hprot          ( ),
                                               
372            .fpga_ahb_s0_hrdata         ( '0 ),
                                                  
373            .fpga_ahb_s0_hready         ( '0 ),
                                                  
374            .fpga_ahb_s0_hresp          ( '0 ),
                                                  
375            .fpga_ahb_s0_hsel           ( ),
                                               
376            .fpga_ahb_s0_hsize          ( ),
                                               
377            .fpga_ahb_s0_htrans         ( ),
                                               
378            .fpga_ahb_s0_hwbe           ( ),
                                               
379            .fpga_ahb_s0_hwdata         ( ),
                                               
380            .fpga_ahb_s0_hwrite         ( ),
                                               
381            // FPGA AXI Master 0
                                   
382            .fpga_axi_m0_ar_addr        ( '0 ),
                                                  
383            .fpga_axi_m0_ar_burst       ( '0 ),
                                                  
384            .fpga_axi_m0_ar_cache       ( '0 ),
                                                  
385            .fpga_axi_m0_ar_id          ( '0 ),
                                                  
386            .fpga_axi_m0_ar_len         ( '0 ),
                                                  
387            .fpga_axi_m0_ar_lock        ( '0 ),
                                                  
388            .fpga_axi_m0_ar_prot        ( '0 ),
                                                  
389            .fpga_axi_m0_ar_ready       ( ),
                                               
390            .fpga_axi_m0_ar_size        ( '0 ),
                                                  
391            .fpga_axi_m0_ar_valid       ( '0 ),
                                                  
392            .fpga_axi_m0_aw_addr        ( '0 ),
                                                  
393            .fpga_axi_m0_aw_burst       ( '0 ),
                                                  
394            .fpga_axi_m0_aw_cache       ( '0 ),
                                                  
395            .fpga_axi_m0_aw_id          ( '0 ),
                                                  
396            .fpga_axi_m0_aw_len         ( '0 ),
                                                  
397            .fpga_axi_m0_aw_lock        ( '0 ),
                                                  
398            .fpga_axi_m0_aw_prot        ( '0 ),
                                                  
399            .fpga_axi_m0_aw_ready       ( ),
                                               
400            .fpga_axi_m0_aw_size        ( '0 ),
                                                  
401            .fpga_axi_m0_aw_valid       ( '0 ),
                                                  
402            .fpga_axi_m0_b_id           ( ),
                                               
403            .fpga_axi_m0_b_ready        ( '0 ),
                                                  
404            .fpga_axi_m0_b_resp         ( ),
                                               
405            .fpga_axi_m0_b_valid        ( ),
                                               
406            .fpga_axi_m0_r_data         ( ),
                                               
407            .fpga_axi_m0_r_id           ( ),
                                               
408            .fpga_axi_m0_r_last         ( ),
                                               
409            .fpga_axi_m0_r_ready        ( '0 ),
                                                  
410            .fpga_axi_m0_r_resp         ( ),
                                               
411            .fpga_axi_m0_r_valid        ( ),
                                               
412            .fpga_axi_m0_w_data         ( '0 ),
                                                  
413            .fpga_axi_m0_w_last         ( '0 ),
                                                  
414            .fpga_axi_m0_w_ready        ( ),
                                               
415            .fpga_axi_m0_w_strb         ( '0 ),
                                                  
416            .fpga_axi_m0_w_valid        ( '0 ),
                                                  
417            // FPGA AXI Master 0
                                   
418            .fpga_axi_m1_ar_addr        ( '0 ),
                                                  
419            .fpga_axi_m1_ar_burst       ( '0 ),
                                                  
420            .fpga_axi_m1_ar_cache       ( '0 ),
                                                  
421            .fpga_axi_m1_ar_id          ( '0 ),
                                                  
422            .fpga_axi_m1_ar_len         ( '0 ),
                                                  
423            .fpga_axi_m1_ar_lock        ( '0 ),
                                                  
424            .fpga_axi_m1_ar_prot        ( '0 ),
                                                  
425            .fpga_axi_m1_ar_ready       ( ),
                                               
426            .fpga_axi_m1_ar_size        ( '0 ),
                                                  
427            .fpga_axi_m1_ar_valid       ( '0 ),
                                                  
428            .fpga_axi_m1_aw_addr        ( '0 ),
                                                  
429            .fpga_axi_m1_aw_burst       ( '0 ),
                                                  
430            .fpga_axi_m1_aw_cache       ( '0 ),
                                                  
431            .fpga_axi_m1_aw_id          ( '0 ),
                                                  
432            .fpga_axi_m1_aw_len         ( '0 ),
                                                  
433            .fpga_axi_m1_aw_lock        ( '0 ),
                                                  
434            .fpga_axi_m1_aw_prot        ( '0 ),
                                                  
435            .fpga_axi_m1_aw_ready       ( ),
                                               
436            .fpga_axi_m1_aw_size        ( '0 ),
                                                  
437            .fpga_axi_m1_aw_valid       ( '0 ),
                                                  
438            .fpga_axi_m1_b_id           ( ),
                                               
439            .fpga_axi_m1_b_ready        ( '0 ),
                                                  
440            .fpga_axi_m1_b_resp         ( ),
                                               
441            .fpga_axi_m1_b_valid        ( ),
                                               
442            .fpga_axi_m1_r_data         ( ),
                                               
443            .fpga_axi_m1_r_id           ( ),
                                               
444            .fpga_axi_m1_r_last         ( ),
                                               
445            .fpga_axi_m1_r_ready        ( '0 ),
                                                  
446            .fpga_axi_m1_r_resp         ( ),
                                               
447            .fpga_axi_m1_r_valid        ( ),
                                               
448            .fpga_axi_m1_w_data         ( '0 ),
                                                  
449            .fpga_axi_m1_w_last         ( '0 ),
                                                  
450            .fpga_axi_m1_w_ready        ( ),
                                               
451            .fpga_axi_m1_w_strb         ( '0 ),
                                                  
452            .fpga_axi_m1_w_valid        ( '0 ),
                                                  
453            .pad_c                      ({11'b0, sda_i, 20'b0}),
                                                                   
454            .pad_pu                     (    ),
                                                  
455            .pad_pd                     (    ),
                                                  
456            .pad_i                      (pad_sda_o),
                                                       
457            .pad_oen                    (    ),
                                                  
458            .pad_ds0                    (    ),
                                                  
459            .pad_ds1                    (    ),
                                                  
460            //FPGA configuration interface
                                             
461            .clb_sel                    ( ),
                                               
462            .pwdata                     ( ),
                                               
463            .pready ( 0 )
                            
464          );
               
465        
           
466        
           
467        initial
                  
468        begin
                
469        $dumpfile("gemini.vcd");
                                   
470        $dumpvars();
                       
471        end
              
472        /*
             
473        initial begin
                        
474          $fsdbDumpfile("waves.fsbd");
                                         
475          $fsdbDumpvars(0,"+struct","+mda","+all",config_ss_tb);
                                                                   
476        end
              
477          */
               
478        
           
479        integer i;
                     
480        initial begin
                        
481          //force config_ss_tb.DUT.memory_ss.sramb0_awlen[7:4] = 4'h0;
                                                                         
482          for (i = 0; i < 128 ; i++)
                                       
483            config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
                                                                                     
484        end
              
485        
           
486        endmodule
                    
487        
           
488        `endif
                 
489        NO SUCH LINE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
170        	pullup p1 (i2c_if.sda);
           	                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- ((sda_o == 1'b0)) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
181        
           <font color = "red">-1-</font>
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_252715">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_config_ss_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
