                   SYNTHESIS REPORT
====================Information====================
commit date: Sat_Jan_8_19:51:45_2022_+0800
top_name: ysyx_210448
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
277351.6  277351.6  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
26276  26276  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210448
Date   : Sat Jan  8 20:00:58 2022
****************************************
    
Number of ports:                         9588
Number of nets:                         35271
Number of cells:                        26498
Number of combinational cells:          21620
Number of sequential cells:              4656
Number of macros/black boxes:               0
Number of buf/inv:                       4536
Number of references:                       4
Combinational area:             157691.247480
Buf/Inv area:                    20149.138331
Noncombinational area:          119660.308031
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                277351.555511
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------
ysyx_210448                       277351.5555    100.0    1180.7344       0.0000  0.0000  ysyx_210448
ysyx_210448_CPU                   265716.3458     95.8       0.0000       0.0000  0.0000  ysyx_210448_cpu_0
ysyx_210448_CPU/ysyx_210448_EXE_MEM
                                    8103.7650      2.9     657.6072    7446.1578  0.0000  ysyx_210448_EXE_MEM_0
ysyx_210448_CPU/ysyx_210448_ID_EXE
                                   13801.6828      5.0    2732.6336   11069.0492  0.0000  ysyx_210448_ID_EXE_0
ysyx_210448_CPU/ysyx_210448_IF_ID   3066.1441      1.1     447.8184    2618.3257  0.0000  ysyx_210448_IF_ID_0
ysyx_210448_CPU/ysyx_210448_MEM_WB
                                   11777.7587      4.2    3856.8864    7920.8723  0.0000  ysyx_210448_MEM_WB_0
ysyx_210448_CPU/ysyx_210448_Pause   6241.2169      2.3    2919.5608    3321.6561  0.0000  ysyx_210448_pause_0
ysyx_210448_CPU/ysyx_210448_cpu_abtiter
                                    3032.5240      1.1    3032.5240       0.0000  0.0000  ysyx_210448_cpu_abtiter_0
ysyx_210448_CPU/ysyx_210448_exe_stage
                                   53945.3072     19.5   48935.9270    5009.3802  0.0000  ysyx_210448_exe_stage_0
ysyx_210448_CPU/ysyx_210448_id_stage
                                    1139.0456      0.4    1139.0456       0.0000  0.0000  ysyx_210448_id_stage_0
ysyx_210448_CPU/ysyx_210448_if_stage
                                    8503.1705      3.1    4312.7736    4190.3969  0.0000  ysyx_210448_if_stage_0
ysyx_210448_CPU/ysyx_210448_mem_stage
                                    8532.7560      3.1    8507.2048      25.5512  0.0000  ysyx_210448_mem_stage_0
ysyx_210448_CPU/ysyx_210448_wb_stage
                                  147572.9750     53.2     205.7544       0.0000  0.0000  ysyx_210448_wb_stage_0
ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR
                                   45499.9639     16.4   18125.2143   19751.0783  0.0000  ysyx_210448_CSR_0
ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint
                                    7623.6713      2.7    4353.1176    3270.5537  0.0000  ysyx_210448_clint_0
ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_Regfile
                                  101867.2567     36.7   51173.6742   50693.5825  0.0000  ysyx_210448_regfile_0
ysyx_210448_u_axi_rw               10454.4753      3.8    6110.7712    4343.7041  0.0000  ysyx_210448_axi_rw_0
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------
Total                                                   157691.2475  119660.3080  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210448
Date   : Sat Jan  8 20:00:56 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: ysyx_210448_CPU/ysyx_210448_Pause/p_ready1_reg
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_CPU/ysyx_210448_exe_stage/exe_pc_add_re_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1_reg/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1_reg/Q (LVT_DQHDV2)
                                                        0.1026    0.2531     0.2531 f
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1 (net)
                                                2                 0.0000     0.2531 f
  ysyx_210448_CPU/ysyx_210448_Pause/p_ready1 (ysyx_210448_pause_0)
                                                                  0.0000     0.2531 f
  ysyx_210448_CPU/p_ready1 (net)                                  0.0000     0.2531 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/p_ready1 (ysyx_210448_exe_stage_0)
                                                                  0.0000     0.2531 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/p_ready1 (net)            0.0000     0.2531 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U436/I (LVT_INHDV4)
                                                        0.1026    0.0000     0.2531 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U436/ZN (LVT_INHDV4)
                                                        0.0850    0.0688     0.3220 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n79 (net)
                                                6                 0.0000     0.3220 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U410/I (LVT_BUFHDV4)
                                                        0.0850    0.0000     0.3220 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U410/Z (LVT_BUFHDV4)
                                                        0.1654    0.1550     0.4770 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n404 (net)
                                               16                 0.0000     0.4770 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U517/I (LVT_INHDV4)
                                                        0.1654    0.0000     0.4770 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U517/ZN (LVT_INHDV4)
                                                        0.1172    0.1045     0.5814 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n329 (net)
                                               17                 0.0000     0.5814 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U526/A2 (LVT_NAND2HDV1)
                                                        0.1172    0.0000     0.5814 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U526/ZN (LVT_NAND2HDV1)
                                                        0.0694    0.0629     0.6443 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n113 (net)
                                                1                 0.0000     0.6443 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U431/A2 (LVT_AND2HDV2)
                                                        0.0694    0.0000     0.6443 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U431/Z (LVT_AND2HDV2)
                                                        0.2325    0.2134     0.8577 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3116 (net)
                                               12                 0.0000     0.8577 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1326/I (LVT_INHDV2)
                                                        0.2325    0.0000     0.8577 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1326/ZN (LVT_INHDV2)
                                                        0.2186    0.1848     1.0425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5287 (net)
                                               19                 0.0000     1.0425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1327/A1 (LVT_XNOR2HDV1)
                                                        0.2186    0.0000     1.0425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1327/ZN (LVT_XNOR2HDV1)
                                                        0.0920    0.2080     1.2504 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1853 (net)
                                                2                 0.0000     1.2504 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1329/A3 (LVT_NAND4HDV1)
                                                        0.0920    0.0000     1.2504 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1329/ZN (LVT_NAND4HDV1)
                                                        0.1299    0.1132     1.3636 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n814 (net)
                                                1                 0.0000     1.3636 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1335/A1 (LVT_NOR2HDV1)
                                                        0.1299    0.0000     1.3636 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1335/ZN (LVT_NOR2HDV1)
                                                        0.1297    0.0992     1.4628 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n815 (net)
                                                1                 0.0000     1.4628 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1336/A4 (LVT_NAND4HDV2)
                                                        0.1297    0.0000     1.4628 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1336/ZN (LVT_NAND4HDV2)
                                                        0.1153    0.1071     1.5699 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n835 (net)
                                                1                 0.0000     1.5699 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1385/A1 (LVT_NOR2HDV1)
                                                        0.1153    0.0000     1.5699 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1385/ZN (LVT_NOR2HDV1)
                                                        0.2922    0.1874     1.7573 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5240 (net)
                                                2                 0.0000     1.7573 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1386/S (LVT_MUX2NHDV2)
                                                        0.2922    0.0000     1.7573 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1386/ZN (LVT_MUX2NHDV2)
                                                        0.1476    0.1199     1.8772 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n836 (net)
                                                1                 0.0000     1.8772 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1387/B (LVT_AOI21HDV2)
                                                        0.1476    0.0000     1.8772 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1387/ZN (LVT_AOI21HDV2)
                                                        0.0852    0.0461     1.9233 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n862 (net)
                                                1                 0.0000     1.9233 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1393/A3 (LVT_NAND4HDV2)
                                                        0.0852    0.0000     1.9233 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1393/ZN (LVT_NAND4HDV2)
                                                        0.1074    0.0814     2.0048 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n866 (net)
                                                1                 0.0000     2.0048 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U421/A1 (LVT_NAND2HDV4)
                                                        0.1074    0.0000     2.0048 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U421/ZN (LVT_NAND2HDV4)
                                                        0.1009    0.0709     2.0756 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5294 (net)
                                                4                 0.0000     2.0756 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5887/A1 (LVT_NAND2HDV2)
                                                        0.1009    0.0000     2.0756 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5887/ZN (LVT_NAND2HDV2)
                                                        0.1224    0.0711     2.1467 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5362 (net)
                                                2                 0.0000     2.1467 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U63/I (LVT_BUFHDV8)
                                                        0.1224    0.0000     2.1467 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U63/Z (LVT_BUFHDV8)
                                                        0.1286    0.1381     2.2848 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n12 (net)
                                               38                 0.0000     2.2848 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5901/B1 (LVT_AO22HDV1)
                                                        0.1286    0.0000     2.2848 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5901/Z (LVT_AO22HDV1)
                                                        0.0933    0.1645     2.4493 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6003 (net)
                                                2                 0.0000     2.4493 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5903/A1 (LVT_NAND2HDV1)
                                                        0.0933    0.0000     2.4493 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5903/ZN (LVT_NAND2HDV1)
                                                        0.1015    0.0771     2.5263 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6010 (net)
                                                3                 0.0000     2.5263 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5905/A2 (LVT_OAI21HDV1)
                                                        0.1015    0.0000     2.5263 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5905/ZN (LVT_OAI21HDV1)
                                                        0.1939    0.1414     2.6677 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6014 (net)
                                                2                 0.0000     2.6677 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5909/A2 (LVT_AOI21HDV1)
                                                        0.1939    0.0000     2.6677 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5909/ZN (LVT_AOI21HDV1)
                                                        0.1148    0.1009     2.7687 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6031 (net)
                                                2                 0.0000     2.7687 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5934/A1 (LVT_OAI21HDV1)
                                                        0.1148    0.0000     2.7687 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5934/ZN (LVT_OAI21HDV1)
                                                        0.1925    0.1385     2.9072 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6067 (net)
                                                2                 0.0000     2.9072 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5982/A1 (LVT_AOI21HDV1)
                                                        0.1925    0.0000     2.9072 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5982/ZN (LVT_AOI21HDV1)
                                                        0.1203    0.1060     3.0131 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6147 (net)
                                                2                 0.0000     3.0131 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6065/A1 (LVT_OAI21HDV1)
                                                        0.1203    0.0000     3.0131 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6065/ZN (LVT_OAI21HDV1)
                                                        0.1929    0.1399     3.1530 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6301 (net)
                                                2                 0.0000     3.1530 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6115/A1 (LVT_AOI21HDV1)
                                                        0.1929    0.0000     3.1530 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6115/ZN (LVT_AOI21HDV1)
                                                        0.1297    0.1141     3.2672 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6405 (net)
                                                2                 0.0000     3.2672 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6119/A1 (LVT_OAI21HDV1)
                                                        0.1297    0.0000     3.2672 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6119/ZN (LVT_OAI21HDV1)
                                                        0.2158    0.1551     3.4223 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6409 (net)
                                                2                 0.0000     3.4223 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6124/A1 (LVT_AOI21HDV1)
                                                        0.2158    0.0000     3.4223 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6124/ZN (LVT_AOI21HDV1)
                                                        0.1347    0.1174     3.5397 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6420 (net)
                                                2                 0.0000     3.5397 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6128/A1 (LVT_OAI21HDV1)
                                                        0.1347    0.0000     3.5397 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6128/ZN (LVT_OAI21HDV1)
                                                        0.2296    0.1643     3.7040 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6424 (net)
                                                2                 0.0000     3.7040 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U387/A1 (LVT_AOI21HDV2)
                                                        0.2296    0.0000     3.7040 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U387/ZN (LVT_AOI21HDV2)
                                                        0.1220    0.1067     3.8107 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6435 (net)
                                                2                 0.0000     3.8107 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U386/A1 (LVT_OAI21HDV2)
                                                        0.1220    0.0000     3.8107 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U386/ZN (LVT_OAI21HDV2)
                                                        0.1967    0.1422     3.9529 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6440 (net)
                                                2                 0.0000     3.9529 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6140/A1 (LVT_AOI21HDV4)
                                                        0.1967    0.0000     3.9529 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6140/ZN (LVT_AOI21HDV4)
                                                        0.1010    0.0896     4.0425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6453 (net)
                                                2                 0.0000     4.0425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U384/A1 (LVT_OAI21HDV4)
                                                        0.1010    0.0000     4.0425 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U384/ZN (LVT_OAI21HDV4)
                                                        0.1512    0.1120     4.1545 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6458 (net)
                                                2                 0.0000     4.1545 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6145/A1 (LVT_AOI21HDV4)
                                                        0.1512    0.0000     4.1545 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6145/ZN (LVT_AOI21HDV4)
                                                        0.0920    0.0818     4.2363 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5473 (net)
                                                2                 0.0000     4.2363 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6188/A1 (LVT_OAI21HDV4)
                                                        0.0920    0.0000     4.2363 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6188/ZN (LVT_OAI21HDV4)
                                                        0.1368    0.1023     4.3386 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5555 (net)
                                                2                 0.0000     4.3386 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6237/A1 (LVT_AOI21HDV4)
                                                        0.1368    0.0000     4.3386 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6237/ZN (LVT_AOI21HDV4)
                                                        0.0808    0.0727     4.4113 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5566 (net)
                                                2                 0.0000     4.4113 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U382/A1 (LVT_OAI21HDV2)
                                                        0.0808    0.0000     4.4113 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U382/ZN (LVT_OAI21HDV2)
                                                        0.1816    0.1248     4.5361 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5638 (net)
                                                2                 0.0000     4.5361 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6287/A1 (LVT_AOI21HDV2)
                                                        0.1816    0.0000     4.5361 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6287/ZN (LVT_AOI21HDV2)
                                                        0.1122    0.1004     4.6364 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5708 (net)
                                                2                 0.0000     4.6364 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6327/A1 (LVT_OAI21HDV2)
                                                        0.1122    0.0000     4.6364 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6327/ZN (LVT_OAI21HDV2)
                                                        0.1841    0.1330     4.7694 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5718 (net)
                                                2                 0.0000     4.7694 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6335/A1 (LVT_AOI21HDV2)
                                                        0.1841    0.0000     4.7694 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6335/ZN (LVT_AOI21HDV2)
                                                        0.1127    0.1008     4.8702 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5728 (net)
                                                2                 0.0000     4.8702 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6342/A1 (LVT_OAI21HDV2)
                                                        0.1127    0.0000     4.8702 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6342/ZN (LVT_OAI21HDV2)
                                                        0.1841    0.1331     5.0033 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5738 (net)
                                                2                 0.0000     5.0033 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6348/A1 (LVT_AOI21HDV2)
                                                        0.1841    0.0000     5.0033 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6348/ZN (LVT_AOI21HDV2)
                                                        0.1127    0.1008     5.1041 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5825 (net)
                                                2                 0.0000     5.1041 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6414/A1 (LVT_OAI21HDV2)
                                                        0.1127    0.0000     5.1041 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6414/ZN (LVT_OAI21HDV2)
                                                        0.1861    0.1342     5.2383 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5837 (net)
                                                2                 0.0000     5.2383 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6421/A1 (LVT_AO21HDV4)
                                                        0.1861    0.0000     5.2383 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6421/Z (LVT_AO21HDV4)
                                                        0.0479    0.1386     5.3769 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5912 (net)
                                                1                 0.0000     5.3769 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6467/CI (LVT_AD1HDV2)
                                                        0.0479    0.0000     5.3769 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6467/CO (LVT_AD1HDV2)
                                                        0.1142    0.1630     5.5399 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5991 (net)
                                                1                 0.0000     5.5399 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6506/CI (LVT_AD1HDV2)
                                                        0.1142    0.0000     5.5399 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6506/CO (LVT_AD1HDV2)
                                                        0.1073    0.1741     5.7140 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6467 (net)
                                                1                 0.0000     5.7140 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6836/CI (LVT_AD1HDV1)
                                                        0.1073    0.0000     5.7140 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6836/CO (LVT_AD1HDV1)
                                                        0.1284    0.1958     5.9098 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6474 (net)
                                                1                 0.0000     5.9098 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U59/A1 (LVT_XOR2HDV2)
                                                        0.1284    0.0000     5.9098 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U59/Z (LVT_XOR2HDV2)
                                                        0.0671    0.1480     6.0579 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6476 (net)
                                                1                 0.0000     6.0579 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U58/B1 (LVT_AOI22HDV2)
                                                        0.0671    0.0000     6.0579 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U58/ZN (LVT_AOI22HDV2)
                                                        0.1647    0.0808     6.1387 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6477 (net)
                                                1                 0.0000     6.1387 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6839/B (LVT_OAI21HDV1)
                                                        0.1647    0.0000     6.1387 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6839/ZN (LVT_OAI21HDV1)
                                                        0.1045    0.0764     6.2150 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3824 (net)
                                                1                 0.0000     6.2150 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_pc_add_re_reg_63_/D (LVT_DQHDV4)
                                                        0.1045    0.0000     6.2150 f
  data arrival time                                                          6.2150
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_pc_add_re_reg_63_/CK (LVT_DQHDV4)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1335     6.2165
  data required time                                                         6.2165
  ------------------------------------------------------------------------------------
  data required time                                                         6.2165
  data arrival time                                                         -6.2150
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0015
  Startpoint: ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_inst_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_CPU/ysyx_210448_exe_stage/exe_data_re_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_inst_reg_0_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_inst_reg_0_/Q (LVT_DQHDV1)
                                                        0.1165    0.2650     0.2650 r
  ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_opcode[0] (net)
                                                3                 0.0000     0.2650 r
  ysyx_210448_CPU/ysyx_210448_ID_EXE/exe_opcode[0] (ysyx_210448_ID_EXE_0)
                                                                  0.0000     0.2650 r
  ysyx_210448_CPU/exe_opcode[0] (net)                             0.0000     0.2650 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_opcode[0] (ysyx_210448_exe_stage_0)
                                                                  0.0000     0.2650 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_opcode[0] (net)       0.0000     0.2650 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1396/A2 (LVT_AND2HDV4)
                                                        0.1165    0.0000     0.2650 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1396/Z (LVT_AND2HDV4)
                                                        0.0463    0.1039     0.3689 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1110 (net)
                                                2                 0.0000     0.3689 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1789/A1 (LVT_NAND3HDV2)
                                                        0.0463    0.0000     0.3689 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1789/ZN (LVT_NAND3HDV2)
                                                        0.1884    0.1209     0.4898 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1344 (net)
                                                5                 0.0000     0.4898 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U216/A1 (LVT_NOR2HDV2)
                                                        0.1884    0.0000     0.4898 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U216/ZN (LVT_NOR2HDV2)
                                                        0.1960    0.1523     0.6421 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3497 (net)
                                                4                 0.0000     0.6421 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1870/A1 (LVT_NAND2HDV1)
                                                        0.1960    0.0000     0.6421 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1870/ZN (LVT_NAND2HDV1)
                                                        0.1280    0.1034     0.7455 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1449 (net)
                                                3                 0.0000     0.7455 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1871/I (LVT_INHDV1)
                                                        0.1280    0.0000     0.7455 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U1871/ZN (LVT_INHDV1)
                                                        0.0849    0.0718     0.8173 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1178 (net)
                                                2                 0.0000     0.8173 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U267/A1 (LVT_NAND2HDV1)
                                                        0.0849    0.0000     0.8173 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U267/ZN (LVT_NAND2HDV1)
                                                        0.2105    0.1442     0.9615 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1183 (net)
                                                3                 0.0000     0.9615 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2032/A2 (LVT_NAND2HDV1)
                                                        0.2105    0.0000     0.9615 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2032/ZN (LVT_NAND2HDV1)
                                                        0.1563    0.1332     1.0947 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1179 (net)
                                                4                 0.0000     1.0947 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U108/I (LVT_INHDV1)
                                                        0.1563    0.0000     1.0947 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U108/ZN (LVT_INHDV1)
                                                        0.0873    0.0754     1.1700 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n2921 (net)
                                                2                 0.0000     1.1700 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U107/I (LVT_INHDV4)
                                                        0.0873    0.0000     1.1700 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U107/ZN (LVT_INHDV4)
                                                        0.2538    0.1620     1.3321 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n2915 (net)
                                               28                 0.0000     1.3321 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2033/A1 (LVT_NAND2HDV1)
                                                        0.2538    0.0000     1.3321 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2033/ZN (LVT_NAND2HDV1)
                                                        0.0994    0.0755     1.4076 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1180 (net)
                                                1                 0.0000     1.4076 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2034/C (LVT_OAI211HDV1)
                                                        0.0994    0.0000     1.4076 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2034/ZN (LVT_OAI211HDV1)
                                                        0.2157    0.0782     1.4858 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1182 (net)
                                                1                 0.0000     1.4858 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2036/A1 (LVT_XOR2HDV1)
                                                        0.2157    0.0000     1.4858 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2036/Z (LVT_XOR2HDV1)
                                                        0.0952    0.1561     1.6419 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1200 (net)
                                                2                 0.0000     1.6419 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2060/A1 (LVT_NAND2HDV1)
                                                        0.0952    0.0000     1.6419 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2060/ZN (LVT_NAND2HDV1)
                                                        0.1238    0.0875     1.7294 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n2260 (net)
                                                3                 0.0000     1.7294 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2062/A2 (LVT_OAI21HDV1)
                                                        0.1238    0.0000     1.7294 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2062/ZN (LVT_OAI21HDV1)
                                                        0.1495    0.1192     1.8486 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1203 (net)
                                                1                 0.0000     1.8486 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2063/B (LVT_AOI21HDV1)
                                                        0.1495    0.0000     1.8486 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2063/ZN (LVT_AOI21HDV1)
                                                        0.1148    0.0619     1.9105 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1503 (net)
                                                2                 0.0000     1.9105 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2100/A1 (LVT_OAI21HDV1)
                                                        0.1148    0.0000     1.9105 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U2100/ZN (LVT_OAI21HDV1)
                                                        0.1925    0.1385     2.0490 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n1550 (net)
                                                2                 0.0000     2.0490 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U427/A1 (LVT_AOI21HDV1)
                                                        0.1925    0.0000     2.0490 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U427/ZN (LVT_AOI21HDV1)
                                                        0.1268    0.1116     2.1606 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3443 (net)
                                                2                 0.0000     2.1606 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4787/A1 (LVT_OAI21HDV2)
                                                        0.1268    0.0000     2.1606 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U4787/ZN (LVT_OAI21HDV2)
                                                        0.1696    0.1278     2.2884 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4075 (net)
                                                2                 0.0000     2.2884 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5134/A1 (LVT_AOI21HDV2)
                                                        0.1696    0.0000     2.2884 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5134/ZN (LVT_AOI21HDV2)
                                                        0.1055    0.0939     2.3823 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4777 (net)
                                                2                 0.0000     2.3823 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U319/A1 (LVT_OAI21HDV1)
                                                        0.1055    0.0000     2.3823 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U319/ZN (LVT_OAI21HDV1)
                                                        0.2148    0.1488     2.5311 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6750 (net)
                                                2                 0.0000     2.5311 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U282/A1 (LVT_AOI21HDV1)
                                                        0.2148    0.0000     2.5311 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U282/ZN (LVT_AOI21HDV1)
                                                        0.1412    0.1232     2.6543 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4265 (net)
                                                2                 0.0000     2.6543 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U320/A1 (LVT_OAI21HDV2)
                                                        0.1412    0.0000     2.6543 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U320/ZN (LVT_OAI21HDV2)
                                                        0.2230    0.1620     2.8162 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4146 (net)
                                                2                 0.0000     2.8162 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5194/A1 (LVT_AOI21HDV4)
                                                        0.2230    0.0000     2.8162 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5194/ZN (LVT_AOI21HDV4)
                                                        0.1061    0.0925     2.9087 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4446 (net)
                                                2                 0.0000     2.9087 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5385/A1 (LVT_OAI21HDV4)
                                                        0.1061    0.0000     2.9087 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5385/ZN (LVT_OAI21HDV4)
                                                        0.1285    0.0998     3.0085 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4574 (net)
                                                2                 0.0000     3.0085 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U283/A1 (LVT_AOI21HDV1)
                                                        0.1285    0.0000     3.0085 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U283/ZN (LVT_AOI21HDV1)
                                                        0.1190    0.1000     3.1085 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4902 (net)
                                                2                 0.0000     3.1085 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U284/A1 (LVT_OAI21HDV1)
                                                        0.1190    0.0000     3.1085 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U284/ZN (LVT_OAI21HDV1)
                                                        0.2153    0.1523     3.2608 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n4953 (net)
                                                2                 0.0000     3.2608 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U246/A1 (LVT_AOI21HDV1)
                                                        0.2153    0.0000     3.2608 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U246/ZN (LVT_AOI21HDV1)
                                                        0.1413    0.1232     3.3840 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5007 (net)
                                                2                 0.0000     3.3840 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U251/A1 (LVT_OAI21HDV2)
                                                        0.1413    0.0000     3.3840 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U251/ZN (LVT_OAI21HDV2)
                                                        0.1864    0.1406     3.5246 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5059 (net)
                                                2                 0.0000     3.5246 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5747/A1 (LVT_AOI21HDV2)
                                                        0.1864    0.0000     3.5246 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5747/ZN (LVT_AOI21HDV2)
                                                        0.1283    0.1144     3.6390 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5118 (net)
                                                2                 0.0000     3.6390 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5805/A1 (LVT_OAI21HDV4)
                                                        0.1283    0.0000     3.6390 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U5805/ZN (LVT_OAI21HDV4)
                                                        0.1310    0.1054     3.7444 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5178 (net)
                                                2                 0.0000     3.7444 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U285/A1 (LVT_AOI21HDV1)
                                                        0.1310    0.0000     3.7444 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U285/ZN (LVT_AOI21HDV1)
                                                        0.1265    0.1057     3.8502 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5418 (net)
                                                2                 0.0000     3.8502 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U36/A1 (LVT_OAI21HDV2)
                                                        0.1265    0.0000     3.8502 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U36/ZN (LVT_OAI21HDV2)
                                                        0.1852    0.1367     3.9869 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5485 (net)
                                                2                 0.0000     3.9869 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6196/A1 (LVT_AOI21HDV2)
                                                        0.1852    0.0000     3.9869 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6196/ZN (LVT_AOI21HDV2)
                                                        0.1129    0.1009     4.0878 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5575 (net)
                                                2                 0.0000     4.0878 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U428/A1 (LVT_OAI21HDV2)
                                                        0.1129    0.0000     4.0878 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U428/ZN (LVT_OAI21HDV2)
                                                        0.1743    0.1276     4.2154 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5648 (net)
                                                2                 0.0000     4.2154 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U289/A1 (LVT_AOI21HDV1)
                                                        0.1743    0.0000     4.2154 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U289/ZN (LVT_AOI21HDV1)
                                                        0.1328    0.1162     4.3317 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5747 (net)
                                                2                 0.0000     4.3317 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U292/A1 (LVT_OAI21HDV2)
                                                        0.1328    0.0000     4.3317 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U292/ZN (LVT_OAI21HDV2)
                                                        0.1857    0.1383     4.4700 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6798 (net)
                                                2                 0.0000     4.4700 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6358/A1 (LVT_AOI21HDV2)
                                                        0.1857    0.0000     4.4700 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6358/ZN (LVT_AOI21HDV2)
                                                        0.1282    0.1143     4.5843 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6864 (net)
                                                2                 0.0000     4.5843 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6361/A1 (LVT_OAI21HDV4)
                                                        0.1282    0.0000     4.5843 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6361/ZN (LVT_OAI21HDV4)
                                                        0.1358    0.1082     4.6925 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6912 (net)
                                                2                 0.0000     4.6925 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6368/A1 (LVT_AOI21HDV2)
                                                        0.1358    0.0000     4.6925 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6368/ZN (LVT_AOI21HDV2)
                                                        0.1203    0.1026     4.7952 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5845 (net)
                                                2                 0.0000     4.7952 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6426/A1 (LVT_OAI21HDV4)
                                                        0.1203    0.0000     4.7952 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6426/ZN (LVT_OAI21HDV4)
                                                        0.1273    0.1019     4.8971 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n6968 (net)
                                                2                 0.0000     4.8971 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U296/A1 (LVT_AO21HDV2)
                                                        0.1273    0.0000     4.8971 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U296/Z (LVT_AO21HDV2)
                                                        0.0668    0.1514     5.0485 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n5919 (net)
                                                1                 0.0000     5.0485 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6472/CI (LVT_AD1HDV1)
                                                        0.0668    0.0000     5.0485 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U6472/CO (LVT_AD1HDV1)
                                                        0.1223    0.1848     5.2333 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n7036 (net)
                                                1                 0.0000     5.2333 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U7092/CI (LVT_AD1HDV1)
                                                        0.1223    0.0000     5.2333 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U7092/CO (LVT_AD1HDV1)
                                                        0.1223    0.1964     5.4297 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n7105 (net)
                                                1                 0.0000     5.4297 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U7118/CI (LVT_AD1HDV1)
                                                        0.1223    0.0000     5.4297 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U7118/CO (LVT_AD1HDV1)
                                                        0.1261    0.1989     5.6286 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n7113 (net)
                                                1                 0.0000     5.6286 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U60/A1 (LVT_XOR2HDV2)
                                                        0.1261    0.0000     5.6286 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U60/Z (LVT_XOR2HDV2)
                                                        0.0611    0.1418     5.7703 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n7178 (net)
                                                1                 0.0000     5.7703 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U352/A1 (LVT_AO211HDV2)
                                                        0.0611    0.0000     5.7703 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U352/Z (LVT_AO211HDV2)
                                                        0.0884    0.2709     6.0413 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n7179 (net)
                                                1                 0.0000     6.0413 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U351/B (LVT_AOI21HDV2)
                                                        0.0884    0.0000     6.0413 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/U351/ZN (LVT_AOI21HDV2)
                                                        0.1390    0.0817     6.1230 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/n7182 (net)
                                                1                 0.0000     6.1230 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U350/B1 (LVT_IOA22HDV1)
                                                        0.1390    0.0000     6.1230 r
  ysyx_210448_CPU/ysyx_210448_exe_stage/U350/ZN (LVT_IOA22HDV1)
                                                        0.1120    0.0672     6.1902 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/n3759 (net)
                                                1                 0.0000     6.1902 f
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_data_re_reg_63_/D (LVT_DQHDV1)
                                                        0.1120    0.0000     6.1902 f
  data arrival time                                                          6.1902
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_CPU/ysyx_210448_exe_stage/exe_data_re_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1567     6.1933
  data required time                                                         6.1933
  ------------------------------------------------------------------------------------
  data required time                                                         6.1933
  data arrival time                                                         -6.1902
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0031
  Startpoint: ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_s_imm_reg_6_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_s_imm_reg_6_/CK (LVT_DGRNQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_s_imm_reg_6_/Q (LVT_DGRNQHDV1)
                                                        0.1570    0.3041     0.3041 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_s_imm[6] (net)
                                                5                 0.0000     0.3041 r
  ysyx_210448_CPU/ysyx_210448_EXE_MEM/mem_s_imm[6] (ysyx_210448_EXE_MEM_0)
                                                                  0.0000     0.3041 r
  ysyx_210448_CPU/mem_s_imm[6] (net)                              0.0000     0.3041 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_s_imm[6] (ysyx_210448_mem_stage_0)
                                                                  0.0000     0.3041 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_s_imm[6] (net)        0.0000     0.3041 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U204/I (LVT_BUFHDV4)
                                                        0.1570    0.0000     0.3041 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U204/Z (LVT_BUFHDV4)
                                                        0.3994    0.2912     0.5953 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n860 (net)
                                               46                 0.0000     0.5953 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U353/A1 (LVT_NOR2HDV1)
                                                        0.3994    0.0000     0.5953 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U353/ZN (LVT_NOR2HDV1)
                                                        0.1332    0.0976     0.6929 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n72 (net)
                                                3                 0.0000     0.6929 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U355/A1 (LVT_NOR2HDV1)
                                                        0.1332    0.0000     0.6929 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U355/ZN (LVT_NOR2HDV1)
                                                        0.1581    0.1172     0.8102 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n56 (net)
                                                2                 0.0000     0.8102 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U367/A1 (LVT_AOI21HDV1)
                                                        0.1581    0.0000     0.8102 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U367/ZN (LVT_AOI21HDV1)
                                                        0.1163    0.1003     0.9104 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n127 (net)
                                                2                 0.0000     0.9104 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U429/A1 (LVT_OAI21HDV1)
                                                        0.1163    0.0000     0.9104 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U429/ZN (LVT_OAI21HDV1)
                                                        0.1492    0.1145     1.0249 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n128 (net)
                                                1                 0.0000     1.0249 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U430/B (LVT_AOI21HDV1)
                                                        0.1492    0.0000     1.0249 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U430/ZN (LVT_AOI21HDV1)
                                                        0.1149    0.0618     1.0867 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n844 (net)
                                                2                 0.0000     1.0867 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U142/A1 (LVT_OAI21HDV1)
                                                        0.1149    0.0000     1.0867 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U142/ZN (LVT_OAI21HDV1)
                                                        0.1925    0.1385     1.2252 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n962 (net)
                                                2                 0.0000     1.2252 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U67/A1 (LVT_AOI21HDV1)
                                                        0.1925    0.0000     1.2252 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U67/ZN (LVT_AOI21HDV1)
                                                        0.1296    0.1141     1.3393 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n961 (net)
                                                2                 0.0000     1.3393 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U13/A1 (LVT_OAI21HDV1)
                                                        0.1296    0.0000     1.3393 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U13/ZN (LVT_OAI21HDV1)
                                                        0.2159    0.1551     1.4944 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n956 (net)
                                                2                 0.0000     1.4944 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1179/A1 (LVT_AOI21HDV1)
                                                        0.2159    0.0000     1.4944 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1179/ZN (LVT_AOI21HDV1)
                                                        0.1347    0.1174     1.6119 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n952 (net)
                                                2                 0.0000     1.6119 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U12/A1 (LVT_OAI21HDV1)
                                                        0.1347    0.0000     1.6119 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U12/ZN (LVT_OAI21HDV1)
                                                        0.2163    0.1564     1.7683 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n947 (net)
                                                2                 0.0000     1.7683 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1180/A1 (LVT_AOI21HDV1)
                                                        0.2163    0.0000     1.7683 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1180/ZN (LVT_AOI21HDV1)
                                                        0.1348    0.1175     1.8858 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n943 (net)
                                                2                 0.0000     1.8858 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U11/A1 (LVT_OAI21HDV1)
                                                        0.1348    0.0000     1.8858 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U11/ZN (LVT_OAI21HDV1)
                                                        0.2159    0.1565     2.0422 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n938 (net)
                                                2                 0.0000     2.0422 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1181/A1 (LVT_AOI21HDV1)
                                                        0.2159    0.0000     2.0422 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1181/ZN (LVT_AOI21HDV1)
                                                        0.1347    0.1174     2.1597 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n934 (net)
                                                2                 0.0000     2.1597 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U10/A1 (LVT_OAI21HDV1)
                                                        0.1347    0.0000     2.1597 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U10/ZN (LVT_OAI21HDV1)
                                                        0.2159    0.1564     2.3161 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n929 (net)
                                                2                 0.0000     2.3161 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1182/A1 (LVT_AOI21HDV1)
                                                        0.2159    0.0000     2.3161 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1182/ZN (LVT_AOI21HDV1)
                                                        0.1347    0.1174     2.4336 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n925 (net)
                                                2                 0.0000     2.4336 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U9/A1 (LVT_OAI21HDV1)
                                                        0.1347    0.0000     2.4336 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U9/ZN (LVT_OAI21HDV1)
                                                        0.2159    0.1564     2.5900 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n920 (net)
                                                2                 0.0000     2.5900 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1183/A1 (LVT_AOI21HDV1)
                                                        0.2159    0.0000     2.5900 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1183/ZN (LVT_AOI21HDV1)
                                                        0.1414    0.1233     2.7133 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n916 (net)
                                                2                 0.0000     2.7133 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U79/A1 (LVT_OAI21HDV2)
                                                        0.1414    0.0000     2.7133 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U79/ZN (LVT_OAI21HDV2)
                                                        0.1769    0.1350     2.8484 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n911 (net)
                                                2                 0.0000     2.8484 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1184/A1 (LVT_AOI21HDV1)
                                                        0.1769    0.0000     2.8484 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1184/ZN (LVT_AOI21HDV1)
                                                        0.1331    0.1169     2.9652 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n907 (net)
                                                2                 0.0000     2.9652 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U179/A1 (LVT_OAI21HDV2)
                                                        0.1331    0.0000     2.9652 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U179/ZN (LVT_OAI21HDV2)
                                                        0.1761    0.1329     3.0981 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n902 (net)
                                                2                 0.0000     3.0981 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1185/A1 (LVT_AOI21HDV1)
                                                        0.1761    0.0000     3.0981 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1185/ZN (LVT_AOI21HDV1)
                                                        0.1330    0.1167     3.2148 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n898 (net)
                                                2                 0.0000     3.2148 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U182/A1 (LVT_OAI21HDV2)
                                                        0.1330    0.0000     3.2148 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U182/ZN (LVT_OAI21HDV2)
                                                        0.1857    0.1384     3.3532 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n893 (net)
                                                2                 0.0000     3.3532 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U7/A1 (LVT_AOI21HDV2)
                                                        0.1857    0.0000     3.3532 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U7/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     3.4542 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n889 (net)
                                                2                 0.0000     3.4542 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U83/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     3.4542 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U83/ZN (LVT_OAI21HDV2)
                                                        0.1849    0.1332     3.5874 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n884 (net)
                                                2                 0.0000     3.5874 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U6/A1 (LVT_AOI21HDV2)
                                                        0.1849    0.0000     3.5874 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U6/ZN (LVT_AOI21HDV2)
                                                        0.1129    0.1009     3.6883 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n880 (net)
                                                2                 0.0000     3.6883 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U5/A1 (LVT_OAI21HDV2)
                                                        0.1129    0.0000     3.6883 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U5/ZN (LVT_OAI21HDV2)
                                                        0.1849    0.1331     3.8214 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n875 (net)
                                                2                 0.0000     3.8214 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U17/A1 (LVT_AOI21HDV2)
                                                        0.1849    0.0000     3.8214 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U17/ZN (LVT_AOI21HDV2)
                                                        0.1129    0.1009     3.9223 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/n871 (net)
                                                2                 0.0000     3.9223 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U16/A1 (LVT_OAI21HDV2)
                                                        0.1129    0.0000     3.9223 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/U16/ZN (LVT_OAI21HDV2)
                                                        0.1469    0.1122     4.0345 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n866 (net)
                                                1                 0.0000     4.0345 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1189/CI (LVT_AD1HDV1)
                                                        0.1469    0.0000     4.0345 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1189/CO (LVT_AD1HDV1)
                                                        0.1247    0.2014     4.2359 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n865 (net)
                                                1                 0.0000     4.2359 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1188/CI (LVT_AD1HDV1)
                                                        0.1247    0.0000     4.2359 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1188/CO (LVT_AD1HDV1)
                                                        0.1247    0.1969     4.4328 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n864 (net)
                                                1                 0.0000     4.4328 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1187/CI (LVT_AD1HDV1)
                                                        0.1247    0.0000     4.4328 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U1187/CO (LVT_AD1HDV1)
                                                        0.1285    0.1994     4.6322 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/n863 (net)
                                                1                 0.0000     4.6322 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U4/A1 (LVT_XOR2HDV2)
                                                        0.1285    0.0000     4.6322 r
  ysyx_210448_CPU/ysyx_210448_mem_stage/U4/Z (LVT_XOR2HDV2)
                                                        0.0723    0.1530     4.7851 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_write_addr[63] (net)
                                                2                 0.0000     4.7851 f
  ysyx_210448_CPU/ysyx_210448_mem_stage/mem_write_addr[63] (ysyx_210448_mem_stage_0)
                                                                  0.0000     4.7851 f
  ysyx_210448_CPU/axi_write_addr[63] (net)                        0.0000     4.7851 f
  ysyx_210448_CPU/axi_write_addr[63] (ysyx_210448_cpu_0)          0.0000     4.7851 f
  top_axi_write_addr[63] (net)                                    0.0000     4.7851 f
  ysyx_210448_u_axi_rw/w_mem_addr[63] (ysyx_210448_axi_rw_0)      0.0000     4.7851 f
  ysyx_210448_u_axi_rw/w_mem_addr[63] (net)                       0.0000     4.7851 f
  ysyx_210448_u_axi_rw/U636/I (LVT_INHDV1)              0.0723    0.0000     4.7851 f
  ysyx_210448_u_axi_rw/U636/ZN (LVT_INHDV1)             0.0508    0.0459     4.8310 r
  ysyx_210448_u_axi_rw/n488 (net)               1                 0.0000     4.8310 r
  ysyx_210448_u_axi_rw/U14/A1 (LVT_NAND2HDV1)           0.0508    0.0000     4.8310 r
  ysyx_210448_u_axi_rw/U14/ZN (LVT_NAND2HDV1)           0.1088    0.0688     4.8998 f
  ysyx_210448_u_axi_rw/n511 (net)               2                 0.0000     4.8998 f
  ysyx_210448_u_axi_rw/U28/A1 (LVT_NOR2HDV2)            0.1088    0.0000     4.8998 f
  ysyx_210448_u_axi_rw/U28/ZN (LVT_NOR2HDV2)            0.3182    0.1990     5.0989 r
  ysyx_210448_u_axi_rw/n521 (net)               2                 0.0000     5.0989 r
  ysyx_210448_u_axi_rw/U4/I (LVT_INHDV8)                0.3182    0.0000     5.0989 r
  ysyx_210448_u_axi_rw/U4/ZN (LVT_INHDV8)               0.2232    0.1934     5.2923 f
  ysyx_210448_u_axi_rw/n523 (net)              65                 0.0000     5.2923 f
  ysyx_210448_u_axi_rw/U175/A1 (LVT_OAI21HDV2)          0.2232    0.0000     5.2923 f
  ysyx_210448_u_axi_rw/U175/ZN (LVT_OAI21HDV2)          0.2805    0.2093     5.5016 r
  ysyx_210448_u_axi_rw/mtimecmp_open (net)      1                 0.0000     5.5016 r
  ysyx_210448_u_axi_rw/mtimecmp_open (ysyx_210448_axi_rw_0)       0.0000     5.5016 r
  top_mtimecmp_open (net)                                         0.0000     5.5016 r
  ysyx_210448_CPU/mtimecmp_open (ysyx_210448_cpu_0)               0.0000     5.5016 r
  ysyx_210448_CPU/mtimecmp_open (net)                             0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/mtimecmp_open (ysyx_210448_wb_stage_0)
                                                                  0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/mtimecmp_open (net)        0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/mtimecmp_open (ysyx_210448_CSR_0)
                                                                  0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/mtimecmp_open (net)
                                                                  0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_open (ysyx_210448_clint_0)
                                                                  0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_open (net)
                                                                  0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U483/A1 (LVT_NOR2HDV8)
                                                        0.2805    0.0000     5.5016 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U483/ZN (LVT_NOR2HDV8)
                                                        0.1769    0.1470     5.6486 f
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/n450 (net)
                                               65                 0.0000     5.6486 f
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U5/A1 (LVT_NOR2HDV2)
                                                        0.1769    0.0000     5.6486 f
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U5/ZN (LVT_NOR2HDV2)
                                                        0.2157    0.1602     5.8088 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/n449 (net)
                                                6                 0.0000     5.8088 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U9/I (LVT_BUFHDV4)
                                                        0.2157    0.0000     5.8088 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U9/Z (LVT_BUFHDV4)
                                                        0.3591    0.2790     6.0878 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/n1 (net)
                                               59                 0.0000     6.0878 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U39/B2 (LVT_AO22HDV1)
                                                        0.3591    0.0000     6.0878 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/U39/Z (LVT_AO22HDV1)
                                                        0.0713    0.1724     6.2602 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/n6 (net)
                                                1                 0.0000     6.2602 r
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_0_/D (LVT_DQHDV1)
                                                        0.0713    0.0000     6.2602 r
  data arrival time                                                          6.2602
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ysyx_210448_CPU/ysyx_210448_wb_stage/ysyx_210448_CSR/ysyx_210448_clint/mtimecmp_reg_0_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.0820     6.2680
  data required time                                                         6.2680
  ------------------------------------------------------------------------------------
  data required time                                                         6.2680
  data arrival time                                                         -6.2602
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0078
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    852
    Unconnected ports (LINT-28)                                   353
    Feedthrough (LINT-29)                                         151
    Shorted outputs (LINT-31)                                     169
    Constant outputs (LINT-52)                                    179
Cells                                                              41
    Cells do not drive (LINT-1)                                    40
    Connected to power or ground (LINT-32)                          1
Nets                                                               64
    Unloaded nets (LINT-2)                                         64
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210448_if_stage', cell 'C839' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_pause', cell 'C743' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_pause', cell 'C769' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'B_41' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'B_42' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C3954' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C3955' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C3956' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C3958' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4024' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4163' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4164' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4166' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4360' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4364' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4365' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4377' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4378' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4383' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4384' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4389' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4390' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4395' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4396' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4401' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4402' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4407' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4408' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4410' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4411' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4412' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4824' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_exe_stage', cell 'C4827' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_mem_stage', cell 'C1130' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_mem_stage', cell 'C1139' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_mem_stage', cell 'C1145' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_wb_stage', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_wb_stage', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_CSR', cell 'C6902' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448_clint', cell 'C442' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[32]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[33]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[34]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[35]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[36]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[37]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[38]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[39]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[40]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[41]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[42]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[43]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[44]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[45]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[46]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[47]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[48]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[49]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[50]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[51]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[52]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[53]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[54]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[55]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[56]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[57]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[58]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[59]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[60]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[61]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[62]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_aw_addr_o[63]' driven by pin 'ysyx_210448_u_axi_rw/axi_aw_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[32]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[33]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[34]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[35]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[36]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[37]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[38]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[39]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[40]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[41]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[42]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[43]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[44]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[45]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[46]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[47]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[48]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[49]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[50]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[51]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[52]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[53]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[54]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[55]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[56]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[57]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[58]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[59]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[60]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[61]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[62]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', net 'top_axi_ar_addr_o[63]' driven by pin 'ysyx_210448_u_axi_rw/axi_ar_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210448', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_r_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', port 'axi_r_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_if_stage', port 'if_data_read[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_exe_stage', port 'exe_I_imm[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_EXE_MEM', port 'exe_mem_bubble' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mstatus[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_clint', port 'mie[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'axi_read_id[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[63]' is connected directly to output port 'axi_ar_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[62]' is connected directly to output port 'axi_ar_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[61]' is connected directly to output port 'axi_ar_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[60]' is connected directly to output port 'axi_ar_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[59]' is connected directly to output port 'axi_ar_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[58]' is connected directly to output port 'axi_ar_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[57]' is connected directly to output port 'axi_ar_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[56]' is connected directly to output port 'axi_ar_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[55]' is connected directly to output port 'axi_ar_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[54]' is connected directly to output port 'axi_ar_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[53]' is connected directly to output port 'axi_ar_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[52]' is connected directly to output port 'axi_ar_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[51]' is connected directly to output port 'axi_ar_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[50]' is connected directly to output port 'axi_ar_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[49]' is connected directly to output port 'axi_ar_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[48]' is connected directly to output port 'axi_ar_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[47]' is connected directly to output port 'axi_ar_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[46]' is connected directly to output port 'axi_ar_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[45]' is connected directly to output port 'axi_ar_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[44]' is connected directly to output port 'axi_ar_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[43]' is connected directly to output port 'axi_ar_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[42]' is connected directly to output port 'axi_ar_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[41]' is connected directly to output port 'axi_ar_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[40]' is connected directly to output port 'axi_ar_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[39]' is connected directly to output port 'axi_ar_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[38]' is connected directly to output port 'axi_ar_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[37]' is connected directly to output port 'axi_ar_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[36]' is connected directly to output port 'axi_ar_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[35]' is connected directly to output port 'axi_ar_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[34]' is connected directly to output port 'axi_ar_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[33]' is connected directly to output port 'axi_ar_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[32]' is connected directly to output port 'axi_ar_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_addr_i[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_size_i[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'rw_size_i[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_axi_size[1]' is connected directly to output port 'axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_axi_size[0]' is connected directly to output port 'axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[7]' is connected directly to output port 'axi_w_strb_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[6]' is connected directly to output port 'axi_w_strb_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[5]' is connected directly to output port 'axi_w_strb_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[4]' is connected directly to output port 'axi_w_strb_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[3]' is connected directly to output port 'axi_w_strb_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[2]' is connected directly to output port 'axi_w_strb_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[1]' is connected directly to output port 'axi_w_strb_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_mask[0]' is connected directly to output port 'axi_w_strb_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[63]' is connected directly to output port 'axi_aw_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[62]' is connected directly to output port 'axi_aw_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[61]' is connected directly to output port 'axi_aw_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[60]' is connected directly to output port 'axi_aw_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[59]' is connected directly to output port 'axi_aw_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[58]' is connected directly to output port 'axi_aw_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[57]' is connected directly to output port 'axi_aw_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[56]' is connected directly to output port 'axi_aw_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[55]' is connected directly to output port 'axi_aw_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[54]' is connected directly to output port 'axi_aw_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[53]' is connected directly to output port 'axi_aw_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[52]' is connected directly to output port 'axi_aw_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[51]' is connected directly to output port 'axi_aw_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[50]' is connected directly to output port 'axi_aw_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[49]' is connected directly to output port 'axi_aw_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[48]' is connected directly to output port 'axi_aw_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[47]' is connected directly to output port 'axi_aw_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[46]' is connected directly to output port 'axi_aw_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[45]' is connected directly to output port 'axi_aw_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[44]' is connected directly to output port 'axi_aw_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[43]' is connected directly to output port 'axi_aw_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[42]' is connected directly to output port 'axi_aw_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[41]' is connected directly to output port 'axi_aw_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[40]' is connected directly to output port 'axi_aw_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[39]' is connected directly to output port 'axi_aw_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[38]' is connected directly to output port 'axi_aw_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[37]' is connected directly to output port 'axi_aw_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[36]' is connected directly to output port 'axi_aw_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[35]' is connected directly to output port 'axi_aw_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[34]' is connected directly to output port 'axi_aw_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[33]' is connected directly to output port 'axi_aw_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[32]' is connected directly to output port 'axi_aw_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[2]' is connected directly to output port 'axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[1]' is connected directly to output port 'axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210448_axi_rw', input port 'w_mem_addr[0]' is connected directly to output port 'axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[6]' is connected directly to output port 'id_opcode[6]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[5]' is connected directly to output port 'id_opcode[5]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[4]' is connected directly to output port 'id_opcode[4]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[3]' is connected directly to output port 'id_opcode[3]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[2]' is connected directly to output port 'id_opcode[2]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[1]' is connected directly to output port 'id_opcode[1]'. (LINT-29)
Warning: In design 'ysyx_210448_id_stage', input port 'id_inst[0]' is connected directly to output port 'id_opcode[0]'. (LINT-29)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210448_if_stage', output port 'if_id_en' is connected directly to output port 'if_read_id[1]'. (LINT-31)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[3]' is connected directly to output port 'if_read_id[0]'. (LINT-31)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[3]' is connected directly to output port 'if_read_id[2]'. (LINT-31)
Warning: In design 'ysyx_210448_exe_stage', output port 'if_id_bubble' is connected directly to output port 'id_exe_bubble'. (LINT-31)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[3]' is connected directly to output port 'mem_read_id[1]'. (LINT-31)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[3]' is connected directly to output port 'mem_read_id[2]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[4]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[5]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[6]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[7]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[8]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[9]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[10]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[11]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[12]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[13]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[14]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[15]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[16]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[17]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[18]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[19]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[20]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[21]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[22]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[23]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[24]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[25]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[26]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[27]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[28]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[29]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[30]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[31]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[32]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[33]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[34]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[35]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[36]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[37]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[38]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[39]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[40]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[41]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[42]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[43]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[44]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[45]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[46]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[47]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[48]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[49]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[50]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[51]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[52]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[53]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[54]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[55]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[56]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[57]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[58]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[59]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[60]'. (LINT-31)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to output port 'mcause_data[61]'. (LINT-31)
Warning: In design 'ysyx_210448', a pin on submodule 'ysyx_210448_u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_req_i' is connected to logic 0. 
Warning: In design 'ysyx_210448', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_w_last_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_id_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_if_stage', output port 'if_read_id[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_id_stage', output port 'id_exe_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_exe_stage', output port 'exe_mem_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_exe_stage', output port 'if_id_bubble' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_exe_stage', output port 'id_exe_bubble' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_mem_stage', output port 'mem_read_id[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210448_clint', output port 'mcause_data[4]' is connected directly to 'logic 0'. (LINT-52)
1
