
*** Running vivado
    with args -log fft32_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft32_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fft32_top.tcl -notrace
Command: synth_design -top fft32_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26740 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 563.723 ; gain = 185.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft32_top' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/fft32_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'stage_32' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'commutator_32' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/commutator_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'commutator_32' (1#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/commutator_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'butterfly_32' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/butterfly_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_32' (2#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/butterfly_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult_32' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_32.v:2]
INFO: [Synth 8-226] default block is never used [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_32.v:126]
INFO: [Synth 8-6155] done synthesizing module 'mult_32' (3#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_32.v:2]
WARNING: [Synth 8-6014] Unused sequential element LO_real_out_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_32.v:55]
WARNING: [Synth 8-6014] Unused sequential element LO_imag_out_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_32.v:56]
WARNING: [Synth 8-5788] Register dff_real_reg[15] in module stage_32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_32.v:33]
WARNING: [Synth 8-5788] Register dff_imag_reg[15] in module stage_32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_32.v:33]
INFO: [Synth 8-6155] done synthesizing module 'stage_32' (4#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_16' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'commutator_16' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/commutator_16.v:2]
INFO: [Synth 8-6155] done synthesizing module 'commutator_16' (5#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/commutator_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'butterfly_16' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/butterfly_16.v:2]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_16' (6#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/butterfly_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'mult_16' [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_16.v:2]
INFO: [Synth 8-226] default block is never used [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_16.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mult_16' (7#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_16.v:2]
WARNING: [Synth 8-6014] Unused sequential element LO_real_out_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_16.v:64]
WARNING: [Synth 8-6014] Unused sequential element LO_imag_out_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_16.v:65]
WARNING: [Synth 8-5788] Register dff_real_reg[7] in module stage_16 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_16.v:37]
WARNING: [Synth 8-5788] Register dff_imag_reg[7] in module stage_16 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_16.v:37]
INFO: [Synth 8-6155] done synthesizing module 'stage_16' (8#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/stage_16.v:2]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/fft32_top.v:45]
WARNING: [Synth 8-5788] Register real_buff16_reg[7] in module fft32_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/fft32_top.v:36]
WARNING: [Synth 8-5788] Register imag_buff16_reg[7] in module fft32_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/fft32_top.v:36]
INFO: [Synth 8-6155] done synthesizing module 'fft32_top' (9#1) [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/fft32_top.v:4]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[10]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[9]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[8]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[7]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[6]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[5]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[4]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[3]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[2]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[1]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_real[0]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[10]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[9]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[8]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[7]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[6]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[5]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[4]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[3]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[2]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[1]
WARNING: [Synth 8-3331] design fft32_top has unconnected port UI_imag[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 627.023 ; gain = 248.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 627.023 ; gain = 248.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 627.023 ; gain = 248.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_32.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_32.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_16.v:76]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sources_1/new/mult_16.v:76]
