<root><simulation><result_generated_time />2023-05-24 01:03:08<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 589824, 'I': 65536, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 1764.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FY', 3), ('OY', 7)], [('K', 32), ('FX', 3), ('OX', 2), ('OY', 2), ('C', 16)], []]<I />[[('OX', 7), ('FY', 3), ('OY', 7), ('K', 32)], [('FX', 3), ('OX', 2), ('OY', 2), ('C', 16)], []]<O />[[('OX', 7), ('FY', 3)], [('OY', 7), ('K', 32), ('FX', 3), ('OX', 2), ('OY', 2), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 4, 1], 'I': [8.0, 196.0, 1.12, 1.0], 'O': [16.0, 3, 48, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 4718592, 4718592], 'I': [504, 524288, 524288], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.05, 0.56, 0.0], 'I': [0.98, 0.06, 0.0], 'O': [0.11, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.67, 0.0], 'I': [0.98, 0.67, 0.0], 'O': [0.11, 0.67, 0.0]}<effective_mem_size_bit />{'W': [24, 294912, 4718592], 'I': [504, 32768, 524288], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[16515072, 2359296], [2359296, 589824], [589824, 0]]<I />[[14450688, 73728], [73728, 65536], [65536, 0]]<O />[[(7175168, 7225344), (2408448, 2358272)], [(2358272, 2408448), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(7175168, 7225344), (2408448, 2358272)], [(2358272, 2408448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2064384, 294912], [147456, 36864], [2304, 0]]<I />[[1806336, 9216], [4608, 4096], [256, 0]]<O />[[(896896, 903168), (301056, 294784)], [(147392, 150528), (3136, 0)], [(0, 196), (0, 0)]]<O_partial />[([896896, 903168], [301056, 294784]), ([147392, 150528], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3136, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252731965.0<mem_energy_breakdown><W />[801.2, 4737.2, 3068.6]<I />[610.3, 216.4, 341.0]<O />[839.3, 7458.2, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9566<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9566<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />944152<latency_cycle_without_data_loading />903168<ideal_computing_cycle />903168<data_loading><load_cycle_total />40984<load_cycle_individual />{'W': [24, 36864, 0], 'I': [63, 4096, 0]}<load_cycle_combined />{'W': 36864, 'I': 4096}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-903167], [-903021, -755589], [-903168, -903168]], 'I': [[-903167], [-26549, -16044], [-903168, -903168]], 'O': [[-903168], [-860160, -774144], [-900032, -902972]]}<mem_stall_cycle_shared />{'W': [[-903167], [-903021, 0], [0, 0]], 'I': [[-903167], [-26549, 0], [0, 0]], 'O': [[-903168], [-860160, -774144], [-900032, -902972]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 4718592, 4718592], 'I': [504, 524288, 524288], 'O': [56, 401408, 401408], 'O_partial': [56, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [3072, 4718592, 4718592], 'I': [8064, 524288, 524288], 'O': [448, 401408, 401408]}<loop_cycles_each_level />{'W': [147, 903168, 903168], 'I': [4704, 903168, 903168], 'O': [21, 903168, 903168]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [32, 1, 1], 'O': [3, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 5.2], [5.2, 5.2]], 'I': [[8.0, 0.1], [1.7, 0.6], [0.6, 0.6]], 'O': [[8.0, 2.7], [21.3, 0.4], [0.4, 0.4]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 5.2], [5.2, 5.2]], 'I': [[8.0, 3.4], [54.9, 0.6], [0.6, 0.6]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 0.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 5.2], [5.2, 0]], 'I': [[8.0, 3.4], [54.9, 0.6], [0.6, 0]], 'O': [[8.0, 2.7], [21.3, 0.4], [0.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [97.5, 27.1], [5.8, 0.4]], 'I': [[8.0, 3.4], [97.5, 27.1], [5.8, 0.4]], 'O': [[8.0, 2.7], [97.5, 27.1], [5.8, 0.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 903168], [147, 147, 6144], [903168, 903168, 1]], 'I': [[1, 1, 903168], [147, 4704, 192], [903168, 903168, 1]], 'O': [[1, 1, 903168], [21, 21, 43008], [903168, 903168, 1]]}<trans_time_real />{'W': [[0, 1, 903168], [[0, 147, 6144], [24, 147, 6144]], [[36864, 903168, 1], [2304, 903168, 1]]], 'I': [[0, 1, 903168], [[8, 4704, 192], [63, 4704, 192]], [[4096, 903168, 1], [256, 903168, 1]]], 'O': [[0, 1, 903168], [[1, 21, 43008], [4, 21, 43008]], [[3136, 903168, 1], [196, 903168, 1]]]}<single_stall_cycle />{'W': [[-1], [-147, -123], [-866304, -900864]], 'I': [[-1], [-139, -84], [-899072, -902912]], 'O': [[-1], [-20, -18], [-900032, -902972]]}<single_stall_count />{'W': [903167, 6143, 0], 'I': [903167, 191, 0], 'O': [903168, 43008, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [147432, 0], 'I': [12033, 0], 'O': [172032, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-571671, -903168], [-731136, -900032]], 1: [[-903168, -903168], [-900032, -903168]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />22.838</simulation></root>