{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606875378620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606875378642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 18:16:18 2020 " "Processing started: Tue Dec 01 18:16:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606875378642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875378642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875378642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606875379568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606875379569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/register.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401543 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401543 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_dut_testbench " "Found entity 3: register_dut_testbench" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux32x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux32x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32x1 " "Found entity 1: mux32x1" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401546 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32x1_testbench " "Found entity 2: mux32x1_testbench" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux8x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401549 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8x1_testbench " "Found entity 2: mux8x1_testbench" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401552 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x1_testbench " "Found entity 2: mux2x1_testbench" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder5x32.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401554 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5x32_testbench " "Found entity 2: decoder5x32_testbench" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder5x32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder3x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder3x8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401556 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8_testbench " "Found entity 2: decoder_3x8_testbench" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder3x8.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder2x4.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder2x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder2x4.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401557 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2x4_testbench " "Found entity 2: decoder_2x4_testbench" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder2x4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder1x2.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder1x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1x2 " "Found entity 1: decoder1x2" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder1x2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401560 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_1x2_testbench " "Found entity 2: decoder_1x2_testbench" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder1x2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/xorop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/xorop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorOp " "Found entity 1: xorOp" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/xorOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401561 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorOp_testbench " "Found entity 2: xorOp_testbench" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/xorOp.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/orop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/orop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orOp " "Found entity 1: orOp" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/orOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401563 ""} { "Info" "ISGN_ENTITY_NAME" "2 orOp_testbench " "Found entity 2: orOp_testbench" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/orOp.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/norgate64x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/norgate64x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norGate64x1 " "Found entity 1: norGate64x1" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/norGate64x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401565 ""} { "Info" "ISGN_ENTITY_NAME" "2 norGate64x1_testbench " "Found entity 2: norGate64x1_testbench" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/norGate64x1.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/fulladder64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/fulladder64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder64bit " "Found entity 1: fullAdder64bit" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401566 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder64bit_testbench " "Found entity 2: fullAdder64bit_testbench" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401568 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/andop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/andop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andOp " "Found entity 1: andOp" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/andOp.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401570 ""} { "Info" "ISGN_ENTITY_NAME" "2 andOp_testbench " "Found entity 2: andOp_testbench" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/andOp.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/alustim.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/alustim.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401574 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/alustim.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401574 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BENCHMARK instructmem.sv(52) " "Verilog HDL Compiler Directive warning at instructmem.sv(52): text macro \"BENCHMARK\" is undefined" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 52 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1606875401575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401576 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datamem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401578 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datamem.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pc.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401580 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_testbench " "Found entity 2: pc_testbench" {  } { { "pc.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pc.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 2 2 " "Found 2 design units, including 2 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 se " "Found entity 1: se" {  } { { "se.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/se.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401582 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_testbench " "Found entity 2: se_testbench" {  } { { "se.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/se.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datapath.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcincrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCIncrementor " "Found entity 1: PCIncrementor" {  } { { "PCIncrementor.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401586 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(53) " "Verilog HDL warning at instrDecoder.sv(53): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401589 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(64) " "Verilog HDL warning at instrDecoder.sv(64): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(65) " "Verilog HDL warning at instrDecoder.sv(65): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(66) " "Verilog HDL warning at instrDecoder.sv(66): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(67) " "Verilog HDL warning at instrDecoder.sv(67): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(68) " "Verilog HDL warning at instrDecoder.sv(68): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(87) " "Verilog HDL warning at instrDecoder.sv(87): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(88) " "Verilog HDL warning at instrDecoder.sv(88): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(89) " "Verilog HDL warning at instrDecoder.sv(89): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(90) " "Verilog HDL warning at instrDecoder.sv(90): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(91) " "Verilog HDL warning at instrDecoder.sv(91): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(92) " "Verilog HDL warning at instrDecoder.sv(92): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(111) " "Verilog HDL warning at instrDecoder.sv(111): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(112) " "Verilog HDL warning at instrDecoder.sv(112): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(113) " "Verilog HDL warning at instrDecoder.sv(113): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(114) " "Verilog HDL warning at instrDecoder.sv(114): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(115) " "Verilog HDL warning at instrDecoder.sv(115): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(116) " "Verilog HDL warning at instrDecoder.sv(116): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(125) " "Verilog HDL warning at instrDecoder.sv(125): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(130) " "Verilog HDL warning at instrDecoder.sv(130): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(135) " "Verilog HDL warning at instrDecoder.sv(135): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(136) " "Verilog HDL warning at instrDecoder.sv(136): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(137) " "Verilog HDL warning at instrDecoder.sv(137): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(138) " "Verilog HDL warning at instrDecoder.sv(138): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(140) " "Verilog HDL warning at instrDecoder.sv(140): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(151) " "Verilog HDL warning at instrDecoder.sv(151): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(156) " "Verilog HDL warning at instrDecoder.sv(156): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(161) " "Verilog HDL warning at instrDecoder.sv(161): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(162) " "Verilog HDL warning at instrDecoder.sv(162): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(163) " "Verilog HDL warning at instrDecoder.sv(163): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(165) " "Verilog HDL warning at instrDecoder.sv(165): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(166) " "Verilog HDL warning at instrDecoder.sv(166): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(175) " "Verilog HDL warning at instrDecoder.sv(175): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(186) " "Verilog HDL warning at instrDecoder.sv(186): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(187) " "Verilog HDL warning at instrDecoder.sv(187): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(188) " "Verilog HDL warning at instrDecoder.sv(188): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(190) " "Verilog HDL warning at instrDecoder.sv(190): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(191) " "Verilog HDL warning at instrDecoder.sv(191): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(200) " "Verilog HDL warning at instrDecoder.sv(200): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(210) " "Verilog HDL warning at instrDecoder.sv(210): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 210 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(211) " "Verilog HDL warning at instrDecoder.sv(211): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 211 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(213) " "Verilog HDL warning at instrDecoder.sv(213): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(214) " "Verilog HDL warning at instrDecoder.sv(214): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 214 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(215) " "Verilog HDL warning at instrDecoder.sv(215): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(225) " "Verilog HDL warning at instrDecoder.sv(225): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(235) " "Verilog HDL warning at instrDecoder.sv(235): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(236) " "Verilog HDL warning at instrDecoder.sv(236): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(238) " "Verilog HDL warning at instrDecoder.sv(238): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(239) " "Verilog HDL warning at instrDecoder.sv(239): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(240) " "Verilog HDL warning at instrDecoder.sv(240): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(250) " "Verilog HDL warning at instrDecoder.sv(250): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(260) " "Verilog HDL warning at instrDecoder.sv(260): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(261) " "Verilog HDL warning at instrDecoder.sv(261): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(263) " "Verilog HDL warning at instrDecoder.sv(263): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(264) " "Verilog HDL warning at instrDecoder.sv(264): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(265) " "Verilog HDL warning at instrDecoder.sv(265): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(275) " "Verilog HDL warning at instrDecoder.sv(275): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(285) " "Verilog HDL warning at instrDecoder.sv(285): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 285 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(286) " "Verilog HDL warning at instrDecoder.sv(286): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 286 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(288) " "Verilog HDL warning at instrDecoder.sv(288): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 288 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(289) " "Verilog HDL warning at instrDecoder.sv(289): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(290) " "Verilog HDL warning at instrDecoder.sv(290): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(300) " "Verilog HDL warning at instrDecoder.sv(300): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(310) " "Verilog HDL warning at instrDecoder.sv(310): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 310 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(312) " "Verilog HDL warning at instrDecoder.sv(312): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 312 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(313) " "Verilog HDL warning at instrDecoder.sv(313): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 313 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(314) " "Verilog HDL warning at instrDecoder.sv(314): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 314 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(325) " "Verilog HDL warning at instrDecoder.sv(325): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 325 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(330) " "Verilog HDL warning at instrDecoder.sv(330): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(335) " "Verilog HDL warning at instrDecoder.sv(335): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(337) " "Verilog HDL warning at instrDecoder.sv(337): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(338) " "Verilog HDL warning at instrDecoder.sv(338): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(339) " "Verilog HDL warning at instrDecoder.sv(339): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrDecoder " "Found entity 1: instrDecoder" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.sv 2 2 " "Found 2 design units, including 2 entities, in source file leftshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShift " "Found entity 1: leftShift" {  } { { "leftShift.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/leftShift.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401596 ""} { "Info" "ISGN_ENTITY_NAME" "2 leftShift_testbench " "Found entity 2: leftShift_testbench" {  } { { "leftShift.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/leftShift.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "billycpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file billycpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BillyCPU " "Found entity 1: BillyCPU" {  } { { "BillyCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/BillyCPU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401597 ""} { "Info" "ISGN_ENTITY_NAME" "2 BillyCPU_testbench " "Found entity 2: BillyCPU_testbench" {  } { { "BillyCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/BillyCPU.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_real.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_real.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_real " "Found entity 1: dff_real" {  } { { "dff_real.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/dff_real.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401599 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_real_testbench " "Found entity 2: dff_real_testbench" {  } { { "dff_real.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/dff_real.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cameroncpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cameroncpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CameronCPU " "Found entity 1: CameronCPU" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401603 ""} { "Info" "ISGN_ENTITY_NAME" "2 CameronCPU_testbench " "Found entity 2: CameronCPU_testbench" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_registers " "Found entity 1: pipeline_registers" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pipeline_registers.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/regfile.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401606 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/regfile.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/forwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401611 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1_testbench " "Found entity 2: mux4x1_testbench" {  } { { "mux4x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/IF_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_stage " "Found entity 1: RF_stage" {  } { { "RF_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/RF_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "EX_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/EX_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/MEM_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/WB_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606875401619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875401619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CameronCPU " "Elaborating entity \"CameronCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606875401693 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Dw 0 CameronCPU.sv(239) " "Net \"Dw\" at CameronCPU.sv(239) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401721 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Da 0 CameronCPU.sv(240) " "Net \"Da\" at CameronCPU.sv(240) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401722 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALUin 0 CameronCPU.sv(240) " "Net \"ALUin\" at CameronCPU.sv(240) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401722 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Db 0 CameronCPU.sv(240) " "Net \"Db\" at CameronCPU.sv(240) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401722 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MOVout 0 CameronCPU.sv(241) " "Net \"MOVout\" at CameronCPU.sv(241) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401722 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wrBout 0 CameronCPU.sv(241) " "Net \"wrBout\" at CameronCPU.sv(241) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401722 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALUout 0 CameronCPU.sv(242) " "Net \"ALUout\" at CameronCPU.sv(242) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 242 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401722 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "negative 0 CameronCPU.sv(244) " "Net \"negative\" at CameronCPU.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401722 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zero 0 CameronCPU.sv(244) " "Net \"zero\" at CameronCPU.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401723 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "overflow 0 CameronCPU.sv(244) " "Net \"overflow\" at CameronCPU.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401723 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carry_out 0 CameronCPU.sv(244) " "Net \"carry_out\" at CameronCPU.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401723 "|CameronCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cbzFlag 0 CameronCPU.sv(244) " "Net \"cbzFlag\" at CameronCPU.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875401723 "|CameronCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage IF_stage:ifStage " "Elaborating entity \"IF_stage\" for hierarchy \"IF_stage:ifStage\"" {  } { { "CameronCPU.sv" "ifStage" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCIncrementor IF_stage:ifStage\|PCIncrementor:pc " "Elaborating entity \"PCIncrementor\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\"" {  } { { "IF_stage.sv" "pc" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/IF_stage.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se IF_stage:ifStage\|PCIncrementor:pc\|se:SE1 " "Elaborating entity \"se\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|se:SE1\"" {  } { { "PCIncrementor.sv" "SE1" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se IF_stage:ifStage\|PCIncrementor:pc\|se:SE2 " "Elaborating entity \"se\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|se:SE2\"" {  } { { "PCIncrementor.sv" "SE2" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShift IF_stage:ifStage\|PCIncrementor:pc\|leftShift:multiplyBy4 " "Elaborating entity \"leftShift\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|leftShift:multiplyBy4\"" {  } { { "PCIncrementor.sv" "multiplyBy4" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder64bit IF_stage:ifStage\|PCIncrementor:pc\|fullAdder64bit:UncondAdder " "Elaborating entity \"fullAdder64bit\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|fullAdder64bit:UncondAdder\"" {  } { { "PCIncrementor.sv" "UncondAdder" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder IF_stage:ifStage\|PCIncrementor:pc\|fullAdder64bit:UncondAdder\|fullAdder:firstBit " "Elaborating entity \"fullAdder\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|fullAdder64bit:UncondAdder\|fullAdder:firstBit\"" {  } { { "../Lab2/fullAdder64bit.sv" "firstBit" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norGate64x1 IF_stage:ifStage\|PCIncrementor:pc\|fullAdder64bit:UncondAdder\|norGate64x1:norgate " "Elaborating entity \"norGate64x1\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|fullAdder64bit:UncondAdder\|norGate64x1:norgate\"" {  } { { "../Lab2/fullAdder64bit.sv" "norgate" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875401991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc IF_stage:ifStage\|PCIncrementor:pc\|pc:programCounter " "Elaborating entity \"pc\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|pc:programCounter\"" {  } { { "PCIncrementor.sv" "programCounter" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875402048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF IF_stage:ifStage\|PCIncrementor:pc\|pc:programCounter\|D_FF:build64bitPC\[0\].smallPC " "Elaborating entity \"D_FF\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|pc:programCounter\|D_FF:build64bitPC\[0\].smallPC\"" {  } { { "pc.sv" "build64bitPC\[0\].smallPC" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875402051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem IF_stage:ifStage\|PCIncrementor:pc\|instructmem:instructionMemory " "Elaborating entity \"instructmem\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|instructmem:instructionMemory\"" {  } { { "PCIncrementor.sv" "instructionMemory" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875402135 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(34) " "Verilog HDL warning at instructmem.sv(34): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1606875402149 "|CameronCPU|IF_stage:ifStage|PCIncrementor:pc|instructmem:instructionMemory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(53) " "Verilog HDL Display System Task info at instructmem.sv(53): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402149 "|CameronCPU|IF_stage:ifStage|PCIncrementor:pc|instructmem:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(48) " "Net \"mem.data_a\" at instructmem.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875402158 "|CameronCPU|IF_stage:ifStage|PCIncrementor:pc|instructmem:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(48) " "Net \"mem.waddr_a\" at instructmem.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875402159 "|CameronCPU|IF_stage:ifStage|PCIncrementor:pc|instructmem:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(48) " "Net \"mem.we_a\" at instructmem.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606875402159 "|CameronCPU|IF_stage:ifStage|PCIncrementor:pc|instructmem:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 IF_stage:ifStage\|PCIncrementor:pc\|mux2x1:build64bitMux\[0\].UncondBrMUX " "Elaborating entity \"mux2x1\" for hierarchy \"IF_stage:ifStage\|PCIncrementor:pc\|mux2x1:build64bitMux\[0\].UncondBrMUX\"" {  } { { "PCIncrementor.sv" "build64bitMux\[0\].UncondBrMUX" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875402187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrDecoder IF_stage:ifStage\|instrDecoder:instrDec " "Elaborating entity \"instrDecoder\" for hierarchy \"IF_stage:ifStage\|instrDecoder:instrDec\"" {  } { { "IF_stage.sv" "instrDec" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/IF_stage.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875402335 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instrDecoder.sv(46) " "Verilog HDL Case Statement warning at instrDecoder.sv(46): incomplete case statement has no default case item" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606875402344 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rn instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"Rn\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402350 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rm instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"Rm\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402350 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"Rd\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402350 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UncondBr instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"UncondBr\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402350 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrTaken instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"BrTaken\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402350 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402350 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg2Loc instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"Reg2Loc\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402351 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402351 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402351 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrByte instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"wrByte\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402351 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immSel instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"immSel\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402352 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402352 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402352 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KZsel instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"KZsel\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402352 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MOVsel instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"MOVsel\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402353 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setFlag instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"setFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402353 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402353 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm12 instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"imm12\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402353 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm16 instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"imm16\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402353 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DAddr9 instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"DAddr9\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402354 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CondAddr19 instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"CondAddr19\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402354 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrAddr26 instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"BrAddr26\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402354 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHAMT instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"SHAMT\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402355 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDURBsel instrDecoder.sv(46) " "Verilog HDL Always Construct warning at instrDecoder.sv(46): inferring latch(es) for variable \"LDURBsel\", which holds its previous value in one or more paths through the always construct" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606875402355 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "instrDecoder.sv(46) " "SystemVerilog RTL Coding error at instrDecoder.sv(46): always_comb construct does not infer purely combinational logic." {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1606875402361 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDURBsel\[0\] instrDecoder.sv(46) " "Inferred latch for \"LDURBsel\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402365 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDURBsel\[1\] instrDecoder.sv(46) " "Inferred latch for \"LDURBsel\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402365 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDURBsel\[2\] instrDecoder.sv(46) " "Inferred latch for \"LDURBsel\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDURBsel\[3\] instrDecoder.sv(46) " "Inferred latch for \"LDURBsel\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHAMT\[0\] instrDecoder.sv(46) " "Inferred latch for \"SHAMT\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHAMT\[1\] instrDecoder.sv(46) " "Inferred latch for \"SHAMT\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[0\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[1\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[2\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[3\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402366 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[4\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402367 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[5\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[5\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402367 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[6\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[6\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402367 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[7\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[7\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[8\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[8\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[9\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[9\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[10\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[10\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[11\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[11\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[12\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[12\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[13\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[13\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[14\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[14\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[15\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[15\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[16\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[16\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402368 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[17\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[17\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[18\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[18\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[19\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[19\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[20\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[20\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[21\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[21\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[22\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[22\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[23\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[23\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[24\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[24\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402369 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrAddr26\[25\] instrDecoder.sv(46) " "Inferred latch for \"BrAddr26\[25\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402370 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[0\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402370 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[1\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402370 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[2\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402370 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[3\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402370 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[4\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402371 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[5\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[5\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402371 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[6\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[6\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402371 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[7\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[7\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402372 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[8\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[8\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402372 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[9\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[9\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402372 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[10\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[10\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402372 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[11\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[11\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402372 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[12\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[12\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402372 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[13\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[13\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[14\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[14\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[15\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[15\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[16\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[16\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[17\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[17\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CondAddr19\[18\] instrDecoder.sv(46) " "Inferred latch for \"CondAddr19\[18\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[0\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[1\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[2\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[3\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[4\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[5\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[5\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[6\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[6\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402373 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[7\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[7\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DAddr9\[8\] instrDecoder.sv(46) " "Inferred latch for \"DAddr9\[8\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[0\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[1\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[2\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[3\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[4\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[5\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[5\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[6\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[6\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[7\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[7\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[8\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[8\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[9\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[9\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402374 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[10\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[10\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[11\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[11\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[12\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[12\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[13\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[13\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[14\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[14\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm16\[15\] instrDecoder.sv(46) " "Inferred latch for \"imm16\[15\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[0\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[1\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[2\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[3\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[4\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[5\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[5\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[6\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[6\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[7\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[7\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402375 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[8\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[8\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[9\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[9\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[10\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[10\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm12\[11\] instrDecoder.sv(46) " "Inferred latch for \"imm12\[11\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load instrDecoder.sv(46) " "Inferred latch for \"load\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setFlag instrDecoder.sv(46) " "Inferred latch for \"setFlag\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOVsel instrDecoder.sv(46) " "Inferred latch for \"MOVsel\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KZsel instrDecoder.sv(46) " "Inferred latch for \"KZsel\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] instrDecoder.sv(46) " "Inferred latch for \"ALUop\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] instrDecoder.sv(46) " "Inferred latch for \"ALUop\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] instrDecoder.sv(46) " "Inferred latch for \"ALUop\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc instrDecoder.sv(46) " "Inferred latch for \"ALUsrc\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immSel instrDecoder.sv(46) " "Inferred latch for \"immSel\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrByte instrDecoder.sv(46) " "Inferred latch for \"wrByte\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg instrDecoder.sv(46) " "Inferred latch for \"MemToReg\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite instrDecoder.sv(46) " "Inferred latch for \"MemWrite\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg2Loc instrDecoder.sv(46) " "Inferred latch for \"Reg2Loc\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite instrDecoder.sv(46) " "Inferred latch for \"RegWrite\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrTaken instrDecoder.sv(46) " "Inferred latch for \"BrTaken\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UncondBr instrDecoder.sv(46) " "Inferred latch for \"UncondBr\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[0\] instrDecoder.sv(46) " "Inferred latch for \"Rd\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402376 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[1\] instrDecoder.sv(46) " "Inferred latch for \"Rd\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402377 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[2\] instrDecoder.sv(46) " "Inferred latch for \"Rd\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402377 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[3\] instrDecoder.sv(46) " "Inferred latch for \"Rd\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402377 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[4\] instrDecoder.sv(46) " "Inferred latch for \"Rd\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402377 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[0\] instrDecoder.sv(46) " "Inferred latch for \"Rm\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402377 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[1\] instrDecoder.sv(46) " "Inferred latch for \"Rm\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402377 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[2\] instrDecoder.sv(46) " "Inferred latch for \"Rm\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[3\] instrDecoder.sv(46) " "Inferred latch for \"Rm\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[4\] instrDecoder.sv(46) " "Inferred latch for \"Rm\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[0\] instrDecoder.sv(46) " "Inferred latch for \"Rn\[0\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[1\] instrDecoder.sv(46) " "Inferred latch for \"Rn\[1\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[2\] instrDecoder.sv(46) " "Inferred latch for \"Rn\[2\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[3\] instrDecoder.sv(46) " "Inferred latch for \"Rn\[3\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[4\] instrDecoder.sv(46) " "Inferred latch for \"Rn\[4\]\" at instrDecoder.sv(46)" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402378 "|CameronCPU|IF_stage:ifStage|instrDecoder:instrDec"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "IF_stage:ifStage\|instrDecoder:instrDec " "Can't elaborate user hierarchy \"IF_stage:ifStage\|instrDecoder:instrDec\"" {  } { { "IF_stage.sv" "instrDec" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/IF_stage.sv" 33 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606875402385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/wutzk/Desktop/EE469_Labs/Lab4/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402509 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606875402681 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 01 18:16:42 2020 " "Processing ended: Tue Dec 01 18:16:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606875402681 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606875402681 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606875402681 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606875402681 ""}
