// Seed: 4273006358
module module_0 (
    output tri  id_0,
    output wire id_1
);
  id_3(
      id_1, id_1 != 1
  );
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input wire id_8,
    output tri0 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wor id_13,
    input supply1 id_14,
    output wand id_15,
    output wor id_16,
    input wor id_17,
    inout tri0 id_18,
    output wor id_19,
    input supply1 id_20,
    output wire id_21,
    input wor id_22,
    output supply0 id_23,
    input supply0 id_24,
    input supply1 id_25,
    output supply1 id_26
    , id_30,
    input wire id_27,
    output uwire id_28
);
  always @(negedge id_6);
  module_0 modCall_1 (
      id_19,
      id_15
  );
endmodule
