--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
iBAUD_SW<0>     |    2.923(R)|      SLOW  |   -1.260(R)|      FAST  |iCLK_BUFGP        |   0.000|
iBAUD_SW<1>     |    0.694(R)|      SLOW  |    0.736(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iBAUD_SW<2>     |    3.207(R)|      SLOW  |   -1.527(R)|      FAST  |iCLK_BUFGP        |   0.000|
iCTS            |    5.078(R)|      SLOW  |   -2.521(R)|      FAST  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<0> |    1.785(R)|      SLOW  |   -0.158(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<1> |    2.100(R)|      SLOW  |   -0.101(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iHANDSHAKE_EN_SW|    4.566(R)|      SLOW  |   -2.152(R)|      FAST  |iCLK_BUFGP        |   0.000|
iPARITY_EN_SW   |    4.140(R)|      SLOW  |   -0.455(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iPARITY_SW      |    5.866(R)|      SLOW  |   -2.028(R)|      FAST  |iCLK_BUFGP        |   0.000|
iRX             |    5.241(R)|      SLOW  |   -2.592(R)|      FAST  |iCLK_BUFGP        |   0.000|
inRST           |   10.621(R)|      SLOW  |    0.294(R)|      SLOW  |iCLK_BUFGP        |   0.000|
ioLCD_D<3>      |    6.574(R)|      SLOW  |   -2.154(R)|      FAST  |iCLK_BUFGP        |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock iCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ioLCD_D<0>  |        19.334(R)|      SLOW  |         6.062(R)|      FAST  |iCLK_BUFGP        |   0.000|
ioLCD_D<1>  |        18.290(R)|      SLOW  |         6.146(R)|      FAST  |iCLK_BUFGP        |   0.000|
ioLCD_D<2>  |        19.509(R)|      SLOW  |         6.083(R)|      FAST  |iCLK_BUFGP        |   0.000|
ioLCD_D<3>  |        17.772(R)|      SLOW  |         5.414(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLCD_E      |        14.755(R)|      SLOW  |         6.191(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLCD_RS     |        14.507(R)|      SLOW  |         6.013(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLCD_RW     |        14.729(R)|      SLOW  |         6.390(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<0>     |        11.787(R)|      SLOW  |         5.239(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<1>     |        10.677(R)|      SLOW  |         4.632(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<2>     |        12.969(R)|      SLOW  |         5.884(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<3>     |        11.860(R)|      SLOW  |         5.250(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<4>     |        11.035(R)|      SLOW  |         4.740(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<5>     |        12.211(R)|      SLOW  |         5.405(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<6>     |        12.452(R)|      SLOW  |         5.531(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED<7>     |        12.612(R)|      SLOW  |         5.588(R)|      FAST  |iCLK_BUFGP        |   0.000|
oTX         |        16.654(R)|      SLOW  |         6.431(R)|      FAST  |iCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.464|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
iPARITY_SW     |oTX            |   15.843|
---------------+---------------+---------+


Analysis completed Thu Jun 14 08:39:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



