

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_203_1'
================================================================
* Date:           Mon May  2 01:13:04 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_203_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    118|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     40|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    158|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |sizeNeeded_2_fu_140_p2  |         +|   0|  0|  39|          32|           1|
    |sub_ln203_1_fu_112_p2   |         -|   0|  0|  17|           1|          10|
    |sub_ln203_fu_93_p2      |         -|   0|  0|  39|           1|          32|
    |icmp_ln203_fu_134_p2    |      icmp|   0|  0|  11|          10|           9|
    |select_ln203_fu_126_p3  |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 118|          46|          64|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_sizeNeeded_1  |  13|          3|   32|         96|
    |sizeNeeded_fu_40               |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  40|          9|   66|        164|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |sizeNeeded_1_reg_157     |  32|   0|   32|          0|
    |sizeNeeded_fu_40         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_203_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_203_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_203_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_203_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_203_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_203_1|  return value|
|sizeNeeded_3_reload    |   in|   32|     ap_none|              sizeNeeded_3_reload|        scalar|
|sizeNeeded_out         |  out|   32|      ap_vld|                   sizeNeeded_out|       pointer|
|sizeNeeded_out_ap_vld  |  out|    1|      ap_vld|                   sizeNeeded_out|       pointer|
|p_cond_out             |  out|    1|      ap_vld|                       p_cond_out|       pointer|
|p_cond_out_ap_vld      |  out|    1|      ap_vld|                       p_cond_out|       pointer|
|sub_ln203_out          |  out|   32|      ap_vld|                    sub_ln203_out|       pointer|
|sub_ln203_out_ap_vld   |  out|    1|      ap_vld|                    sub_ln203_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

