{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732610238133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732610238133 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "verin EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"verin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732610238272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732610238397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732610238397 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732610238975 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732610239007 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732610240599 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732610240599 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732610240599 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732610240599 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 14050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732610240642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 14052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732610240642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 14054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732610240642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 14056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732610240642 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 14058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732610240642 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732610240642 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732610240667 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1732610241402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1732610244542 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732610244558 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1732610244558 ""}
{ "Info" "ISTA_SDC_FOUND" "SOPC_verin/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SOPC_verin/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1732610244755 ""}
{ "Info" "ISTA_SDC_FOUND" "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1732610244802 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|butee_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Angle_barre\[11\] is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|clk_1M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Node: SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_data_shift\[10\] SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " "Register SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_data_shift\[10\] is being clocked by SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|adc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|Out_pwm:synchro_pwm0|pwm_compas"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Node: SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas is being clocked by SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|DivFreq_de_cap:DivFreq_cap0|clk_10k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Node: SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[1\] SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\] " "Latch SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[1\] is being clocked by SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Node: SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[0\] SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " "Register SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|codeFonction\[0\] is being clocked by SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732610244920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732610244920 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0|clk_100"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610245113 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610245113 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732610245113 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1732610245113 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1732610245113 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732610245113 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732610245113 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732610245113 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1732610245113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246539 ""}  } { { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { -152 192 368 -136 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 14036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246539 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 11433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M  " "Automatically promoted node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M~0 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|clk_1M~0" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100  " "Automatically promoted node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100~0 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_100~0" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk  " "Automatically promoted node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk~0 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|adc_clk~0" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 4683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_adc~output " "Destination node clk_adc~output" {  } { { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { 168 152 328 184 "clk_adc" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 14028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[12\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[12\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 12890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[12\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[12\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 12919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k  " "Automatically promoted node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "DivFreq_de_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/DivFreq_de_cap.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas  " "Automatically promoted node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[0\]~9 " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[0\]~9" {  } { { "Calcul_La_Duree.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Calcul_La_Duree.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|MAE_cap:MAE_cap0\|etat\[0\]~2 " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|MAE_cap:MAE_cap0\|etat\[0\]~2" {  } { { "MAE_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/MAE_cap.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|MAE_cap:MAE_cap0\|Mux1~0 " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|MAE_cap:MAE_cap0\|Mux1~0" {  } { { "MAE_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/MAE_cap.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "Out_pwm.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Out_pwm.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|src_data\[39\]  " "Automatically promoted node SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|src_data\[39\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|config\[0\]~1 " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|config\[0\]~1" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|src_data\[38\]  " "Automatically promoted node SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002\|src_data\[38\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|rst_n~2 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|rst_n~2" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[0\]~0 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[0\]~0" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "SOPC_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 7667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 1774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|sens~0 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|sens~0" {  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "SOPC_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 13363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 13388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 12225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 12864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|config\[0\]  " "Automatically promoted node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|config\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[0\]~0 " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[0\]~0" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|fin_mesure " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|fin_mesure" {  } { { "memo_donnee.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/memo_donnee.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_1 " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_1" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/DivFreq_de_cap.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/DivFreq_de_cap.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|fin_mesure~0 " "Destination node SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|fin_mesure~0" {  } { { "memo_donnee.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/memo_donnee.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|raz_n  " "Automatically promoted node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\|raz_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|start_conv~0 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|start_conv~0" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|count_100ms\[18\]~96 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|count_100ms\[18\]~96" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|period\[5\]~1 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|period\[5\]~1" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246547 ""}  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|rst_n  " "Automatically promoted node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|ledBabord " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|ledBabord" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|ledTribord " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|ledTribord" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|ledSTBY~0 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|ledSTBY~0" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|double_bip~7 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|double_bip~7" {  } { { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|rst_n~3 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|rst_n~3" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_1Hz~0 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|clk_1Hz~0" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|bip_double~3 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|bip_double~3" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|val_tempo~0 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|val_tempo~0" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|val_tempo~2 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|val_tempo~2" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[0\]~0 " "Destination node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|readdata\[0\]~0" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 8257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1732610246556 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246556 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|double_bip~7  " "Automatically promoted node SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\|double_bip~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246556 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246556 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|raz_compteur  " "Automatically promoted node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|raz_compteur " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin~0 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|Fin~0" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|raz_compteur~0 " "Destination node SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\|raz_compteur~0" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 6489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732610246556 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732610246556 ""}  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 2492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732610246556 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732610248756 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732610248780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732610248780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732610248813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732610248854 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732610248895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732610249396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1732610249413 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1732610249413 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732610249413 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fin_transmit " "Node \"fin_transmit\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fin_transmit" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732610250419 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "raz_n " "Node \"raz_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "raz_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732610250419 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start_stop " "Node \"start_stop\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_stop" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732610250419 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_serial " "Node \"tx_serial\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_serial" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1732610250419 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1732610250419 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732610250419 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1732610250460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732610253530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732610255593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732610255751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732610259771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732610259773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732610262769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732610268563 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732610268563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732610269570 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1732610269570 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732610269570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732610269578 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.12 " "Total time spent on timing analysis during the Fitter is 2.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732610270186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732610270303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732610271751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732610271751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732610273602 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732610276596 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1732610278069 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { -152 192 368 -136 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732610278127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_in_adc 3.3-V LVTTL T15 " "Pin data_in_adc uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { data_in_adc } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in_adc" } } } } { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { 248 136 312 264 "data_in_adc" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732610278127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bp_babord 3.3-V LVTTL T10 " "Pin bp_babord uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { bp_babord } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bp_babord" } } } } { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { -112 200 376 -96 "bp_babord" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732610278127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bp_tribord 3.3-V LVTTL R11 " "Pin bp_tribord uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { bp_tribord } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bp_tribord" } } } } { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { -32 216 392 -16 "bp_tribord" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732610278127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bp_stby 3.3-V LVTTL P9 " "Pin bp_stby uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { bp_stby } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bp_stby" } } } } { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { -72 216 392 -56 "bp_stby" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732610278127 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_pwm_compas 2.5 V T14 " "Pin in_pwm_compas uses I/O standard 2.5 V at T14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { in_pwm_compas } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_pwm_compas" } } } } { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { -192 192 368 -176 "in_pwm_compas" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maged/Downloads/Verin_bp/Verin/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732610278127 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1732610278127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maged/Downloads/Verin_bp/Verin/output_files/verin.fit.smsg " "Generated suppressed messages file C:/Users/maged/Downloads/Verin_bp/Verin/output_files/verin.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732610279303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5906 " "Peak virtual memory: 5906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732610284652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 09:38:04 2024 " "Processing ended: Tue Nov 26 09:38:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732610284652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732610284652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732610284652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732610284652 ""}
