5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd race1.2.vcd -o race1.2.cdd -v race1.2.v
3 0 main main race1.2.v 1 25
2 1 11 e000e 1 1 4 0 0 b
2 2 11 90009 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 3 11 7000a 0 23 400 0 2 c
2 4 11 7000e 1 35 f006 1 3
2 5 12 f000f 1 1 4 0 0 b
2 6 12 e000e 1 1b 20008 5 0 1 0 2
2 7 12 90009 0 0 20400 0 0 32 64 1 0 0 0 0 0 0 0
2 8 12 7000a 0 23 400 0 7 c
2 9 12 7000f 1 35 f00a 6 8
1 a 0 3 3000b 1 0 2
1 c 0 4 3000b 2 0 a
1 d 0 5 3000b 3 0 2a
1 b 0 6 3000b 1 0 2
4 4 4 4
4 9 9 9
7 4 9 9
7 4 15 15
