#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dffa259f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001dffa4bd0a0_0 .net "PC", 31 0, L_000001dffa548790;  1 drivers
v000001dffa4bd140_0 .net "cycles_consumed", 31 0, v000001dffa4bddc0_0;  1 drivers
v000001dffa4bf120_0 .var "input_clk", 0 0;
v000001dffa4bdf00_0 .var "rst", 0 0;
S_000001dffa2696a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001dffa259f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001dffa401610 .functor NOR 1, v000001dffa4bf120_0, v000001dffa4b04f0_0, C4<0>, C4<0>;
L_000001dffa401530 .functor AND 1, v000001dffa494590_0, v000001dffa494270_0, C4<1>, C4<1>;
L_000001dffa4015a0 .functor AND 1, L_000001dffa401530, L_000001dffa4bd1e0, C4<1>, C4<1>;
L_000001dffa401060 .functor AND 1, v000001dffa482490_0, v000001dffa482c10_0, C4<1>, C4<1>;
L_000001dffa401ca0 .functor AND 1, L_000001dffa401060, L_000001dffa4bd320, C4<1>, C4<1>;
L_000001dffa401140 .functor AND 1, v000001dffa4aff50_0, v000001dffa4afd70_0, C4<1>, C4<1>;
L_000001dffa401d80 .functor AND 1, L_000001dffa401140, L_000001dffa4bd500, C4<1>, C4<1>;
L_000001dffa401b50 .functor AND 1, v000001dffa494590_0, v000001dffa494270_0, C4<1>, C4<1>;
L_000001dffa401e60 .functor AND 1, L_000001dffa401b50, L_000001dffa4bd5a0, C4<1>, C4<1>;
L_000001dffa401a00 .functor AND 1, v000001dffa482490_0, v000001dffa482c10_0, C4<1>, C4<1>;
L_000001dffa4011b0 .functor AND 1, L_000001dffa401a00, L_000001dffa4bd6e0, C4<1>, C4<1>;
L_000001dffa4009d0 .functor AND 1, v000001dffa4aff50_0, v000001dffa4afd70_0, C4<1>, C4<1>;
L_000001dffa401f40 .functor AND 1, L_000001dffa4009d0, L_000001dffa4bd8c0, C4<1>, C4<1>;
L_000001dffa4c5f70 .functor NOT 1, L_000001dffa401610, C4<0>, C4<0>, C4<0>;
L_000001dffa4c68a0 .functor NOT 1, L_000001dffa401610, C4<0>, C4<0>, C4<0>;
L_000001dffa4dc4d0 .functor NOT 1, L_000001dffa401610, C4<0>, C4<0>, C4<0>;
L_000001dffa4dd2d0 .functor NOT 1, L_000001dffa401610, C4<0>, C4<0>, C4<0>;
L_000001dffa4dd3b0 .functor NOT 1, L_000001dffa401610, C4<0>, C4<0>, C4<0>;
L_000001dffa548790 .functor BUFZ 32, v000001dffa4af7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dffa4b26b0_0 .net "EX1_ALU_OPER1", 31 0, L_000001dffa4c70f0;  1 drivers
v000001dffa4b2610_0 .net "EX1_ALU_OPER2", 31 0, L_000001dffa4dc150;  1 drivers
v000001dffa4b2390_0 .net "EX1_PC", 31 0, v000001dffa492e70_0;  1 drivers
v000001dffa4b24d0_0 .net "EX1_PFC", 31 0, v000001dffa493f50_0;  1 drivers
v000001dffa4b2570_0 .net "EX1_PFC_to_IF", 31 0, L_000001dffa4c4440;  1 drivers
v000001dffa4b2750_0 .net "EX1_forward_to_B", 31 0, v000001dffa492ab0_0;  1 drivers
v000001dffa4b2930_0 .net "EX1_is_beq", 0 0, v000001dffa491890_0;  1 drivers
v000001dffa4b27f0_0 .net "EX1_is_bne", 0 0, v000001dffa492650_0;  1 drivers
v000001dffa4abb30_0 .net "EX1_is_jal", 0 0, v000001dffa493af0_0;  1 drivers
v000001dffa4aae10_0 .net "EX1_is_jr", 0 0, v000001dffa492330_0;  1 drivers
v000001dffa4aaff0_0 .net "EX1_is_oper2_immed", 0 0, v000001dffa492bf0_0;  1 drivers
v000001dffa4ac5d0_0 .net "EX1_memread", 0 0, v000001dffa493e10_0;  1 drivers
v000001dffa4ab8b0_0 .net "EX1_memwrite", 0 0, v000001dffa493eb0_0;  1 drivers
v000001dffa4ac3f0_0 .net "EX1_opcode", 11 0, v000001dffa492970_0;  1 drivers
v000001dffa4ab590_0 .net "EX1_predicted", 0 0, v000001dffa4932d0_0;  1 drivers
v000001dffa4abbd0_0 .net "EX1_rd_ind", 4 0, v000001dffa493730_0;  1 drivers
v000001dffa4ab9f0_0 .net "EX1_rd_indzero", 0 0, v000001dffa492a10_0;  1 drivers
v000001dffa4aaaf0_0 .net "EX1_regwrite", 0 0, v000001dffa491b10_0;  1 drivers
v000001dffa4ab630_0 .net "EX1_rs1", 31 0, v000001dffa492150_0;  1 drivers
v000001dffa4ab6d0_0 .net "EX1_rs1_ind", 4 0, v000001dffa4923d0_0;  1 drivers
v000001dffa4ab090_0 .net "EX1_rs2", 31 0, v000001dffa4937d0_0;  1 drivers
v000001dffa4ac8f0_0 .net "EX1_rs2_ind", 4 0, v000001dffa492790_0;  1 drivers
v000001dffa4aaeb0_0 .net "EX1_rs2_out", 31 0, L_000001dffa4dc3f0;  1 drivers
v000001dffa4ac710_0 .net "EX2_ALU_OPER1", 31 0, v000001dffa494810_0;  1 drivers
v000001dffa4abc70_0 .net "EX2_ALU_OPER2", 31 0, v000001dffa495210_0;  1 drivers
v000001dffa4aacd0_0 .net "EX2_ALU_OUT", 31 0, L_000001dffa4c43a0;  1 drivers
v000001dffa4ab130_0 .net "EX2_PC", 31 0, v000001dffa494a90_0;  1 drivers
v000001dffa4abdb0_0 .net "EX2_PFC_to_IF", 31 0, v000001dffa494ef0_0;  1 drivers
v000001dffa4ab1d0_0 .net "EX2_forward_to_B", 31 0, v000001dffa4952b0_0;  1 drivers
v000001dffa4abf90_0 .net "EX2_is_beq", 0 0, v000001dffa4953f0_0;  1 drivers
v000001dffa4ab270_0 .net "EX2_is_bne", 0 0, v000001dffa495530_0;  1 drivers
v000001dffa4ac170_0 .net "EX2_is_jal", 0 0, v000001dffa4944f0_0;  1 drivers
v000001dffa4ac2b0_0 .net "EX2_is_jr", 0 0, v000001dffa494950_0;  1 drivers
v000001dffa4ace90_0 .net "EX2_is_oper2_immed", 0 0, v000001dffa4948b0_0;  1 drivers
v000001dffa4ac990_0 .net "EX2_memread", 0 0, v000001dffa4949f0_0;  1 drivers
v000001dffa4ab310_0 .net "EX2_memwrite", 0 0, v000001dffa495490_0;  1 drivers
v000001dffa4abef0_0 .net "EX2_opcode", 11 0, v000001dffa4943b0_0;  1 drivers
v000001dffa4ab950_0 .net "EX2_predicted", 0 0, v000001dffa494130_0;  1 drivers
v000001dffa4aaf50_0 .net "EX2_rd_ind", 4 0, v000001dffa4941d0_0;  1 drivers
v000001dffa4ac530_0 .net "EX2_rd_indzero", 0 0, v000001dffa494270_0;  1 drivers
v000001dffa4acf30_0 .net "EX2_regwrite", 0 0, v000001dffa494590_0;  1 drivers
v000001dffa4ab810_0 .net "EX2_rs1", 31 0, v000001dffa494bd0_0;  1 drivers
v000001dffa4aba90_0 .net "EX2_rs1_ind", 4 0, v000001dffa494630_0;  1 drivers
v000001dffa4acfd0_0 .net "EX2_rs2_ind", 4 0, v000001dffa494d10_0;  1 drivers
v000001dffa4abe50_0 .net "EX2_rs2_out", 31 0, v000001dffa494e50_0;  1 drivers
v000001dffa4aaa50_0 .net "ID_INST", 31 0, v000001dffa49dec0_0;  1 drivers
v000001dffa4abd10_0 .net "ID_PC", 31 0, v000001dffa49df60_0;  1 drivers
v000001dffa4ab3b0_0 .net "ID_PFC_to_EX", 31 0, L_000001dffa4bff80;  1 drivers
v000001dffa4ac850_0 .net "ID_PFC_to_IF", 31 0, L_000001dffa4c1600;  1 drivers
v000001dffa4aca30_0 .net "ID_forward_to_B", 31 0, L_000001dffa4c1380;  1 drivers
v000001dffa4ab770_0 .net "ID_is_beq", 0 0, L_000001dffa4c11a0;  1 drivers
v000001dffa4acad0_0 .net "ID_is_bne", 0 0, L_000001dffa4c0200;  1 drivers
v000001dffa4ac670_0 .net "ID_is_j", 0 0, L_000001dffa4c3180;  1 drivers
v000001dffa4aab90_0 .net "ID_is_jal", 0 0, L_000001dffa4c39a0;  1 drivers
v000001dffa4ab450_0 .net "ID_is_jr", 0 0, L_000001dffa4c02a0;  1 drivers
v000001dffa4ad070_0 .net "ID_is_oper2_immed", 0 0, L_000001dffa4c5e90;  1 drivers
v000001dffa4ac0d0_0 .net "ID_memread", 0 0, L_000001dffa4c2dc0;  1 drivers
v000001dffa4ab4f0_0 .net "ID_memwrite", 0 0, L_000001dffa4c3ea0;  1 drivers
v000001dffa4ac350_0 .net "ID_opcode", 11 0, v000001dffa4adbb0_0;  1 drivers
v000001dffa4ac030_0 .net "ID_predicted", 0 0, v000001dffa496da0_0;  1 drivers
v000001dffa4aac30_0 .net "ID_rd_ind", 4 0, v000001dffa4ae6f0_0;  1 drivers
v000001dffa4acb70_0 .net "ID_regwrite", 0 0, L_000001dffa4c3900;  1 drivers
v000001dffa4ac490_0 .net "ID_rs1", 31 0, v000001dffa49cb60_0;  1 drivers
v000001dffa4ac210_0 .net "ID_rs1_ind", 4 0, v000001dffa4add90_0;  1 drivers
v000001dffa4ac7b0_0 .net "ID_rs2", 31 0, v000001dffa49bf80_0;  1 drivers
v000001dffa4acc10_0 .net "ID_rs2_ind", 4 0, v000001dffa4af370_0;  1 drivers
v000001dffa4acdf0_0 .net "IF_INST", 31 0, L_000001dffa4c6c90;  1 drivers
v000001dffa4accb0_0 .net "IF_pc", 31 0, v000001dffa4af7d0_0;  1 drivers
v000001dffa4acd50_0 .net "MEM_ALU_OUT", 31 0, v000001dffa482a30_0;  1 drivers
v000001dffa4ad110_0 .net "MEM_Data_mem_out", 31 0, v000001dffa4b1170_0;  1 drivers
v000001dffa4ad1b0_0 .net "MEM_memread", 0 0, v000001dffa483ed0_0;  1 drivers
v000001dffa4aad70_0 .net "MEM_memwrite", 0 0, v000001dffa484330_0;  1 drivers
v000001dffa4be040_0 .net "MEM_opcode", 11 0, v000001dffa482cb0_0;  1 drivers
v000001dffa4be0e0_0 .net "MEM_rd_ind", 4 0, v000001dffa483b10_0;  1 drivers
v000001dffa4be180_0 .net "MEM_rd_indzero", 0 0, v000001dffa482c10_0;  1 drivers
v000001dffa4bf1c0_0 .net "MEM_regwrite", 0 0, v000001dffa482490_0;  1 drivers
v000001dffa4be860_0 .net "MEM_rs2", 31 0, v000001dffa4832f0_0;  1 drivers
v000001dffa4bee00_0 .net "PC", 31 0, L_000001dffa548790;  alias, 1 drivers
v000001dffa4bf4e0_0 .net "STALL_ID1_FLUSH", 0 0, v000001dffa498240_0;  1 drivers
v000001dffa4bda00_0 .net "STALL_ID2_FLUSH", 0 0, v000001dffa4972a0_0;  1 drivers
v000001dffa4bdaa0_0 .net "STALL_IF_FLUSH", 0 0, v000001dffa49ab80_0;  1 drivers
v000001dffa4be540_0 .net "WB_ALU_OUT", 31 0, v000001dffa4b1850_0;  1 drivers
v000001dffa4bef40_0 .net "WB_Data_mem_out", 31 0, v000001dffa4afcd0_0;  1 drivers
v000001dffa4be9a0_0 .net "WB_memread", 0 0, v000001dffa4b1a30_0;  1 drivers
v000001dffa4bd3c0_0 .net "WB_rd_ind", 4 0, v000001dffa4b0950_0;  1 drivers
v000001dffa4bdd20_0 .net "WB_rd_indzero", 0 0, v000001dffa4afd70_0;  1 drivers
v000001dffa4beb80_0 .net "WB_regwrite", 0 0, v000001dffa4aff50_0;  1 drivers
v000001dffa4bd960_0 .net "Wrong_prediction", 0 0, L_000001dffa4dd500;  1 drivers
v000001dffa4bd280_0 .net *"_ivl_1", 0 0, L_000001dffa401530;  1 drivers
v000001dffa4bf080_0 .net *"_ivl_13", 0 0, L_000001dffa401140;  1 drivers
v000001dffa4bf260_0 .net *"_ivl_14", 0 0, L_000001dffa4bd500;  1 drivers
v000001dffa4bdb40_0 .net *"_ivl_19", 0 0, L_000001dffa401b50;  1 drivers
v000001dffa4be360_0 .net *"_ivl_2", 0 0, L_000001dffa4bd1e0;  1 drivers
v000001dffa4bf580_0 .net *"_ivl_20", 0 0, L_000001dffa4bd5a0;  1 drivers
v000001dffa4bf440_0 .net *"_ivl_25", 0 0, L_000001dffa401a00;  1 drivers
v000001dffa4be220_0 .net *"_ivl_26", 0 0, L_000001dffa4bd6e0;  1 drivers
v000001dffa4bf620_0 .net *"_ivl_31", 0 0, L_000001dffa4009d0;  1 drivers
v000001dffa4be400_0 .net *"_ivl_32", 0 0, L_000001dffa4bd8c0;  1 drivers
v000001dffa4bf3a0_0 .net *"_ivl_40", 31 0, L_000001dffa4c41c0;  1 drivers
L_000001dffa4e0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4becc0_0 .net *"_ivl_43", 26 0, L_000001dffa4e0c58;  1 drivers
L_000001dffa4e0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4bec20_0 .net/2u *"_ivl_44", 31 0, L_000001dffa4e0ca0;  1 drivers
v000001dffa4bd780_0 .net *"_ivl_52", 31 0, L_000001dffa536070;  1 drivers
L_000001dffa4e0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4bed60_0 .net *"_ivl_55", 26 0, L_000001dffa4e0d30;  1 drivers
L_000001dffa4e0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4be4a0_0 .net/2u *"_ivl_56", 31 0, L_000001dffa4e0d78;  1 drivers
v000001dffa4bdc80_0 .net *"_ivl_7", 0 0, L_000001dffa401060;  1 drivers
v000001dffa4bf6c0_0 .net *"_ivl_8", 0 0, L_000001dffa4bd320;  1 drivers
v000001dffa4bf300_0 .net "alu_selA", 1 0, L_000001dffa4bd820;  1 drivers
v000001dffa4bdbe0_0 .net "alu_selB", 1 0, L_000001dffa4c0660;  1 drivers
v000001dffa4bd460_0 .net "clk", 0 0, L_000001dffa401610;  1 drivers
v000001dffa4bddc0_0 .var "cycles_consumed", 31 0;
v000001dffa4bf760_0 .net "exhaz", 0 0, L_000001dffa401ca0;  1 drivers
v000001dffa4be720_0 .net "exhaz2", 0 0, L_000001dffa4011b0;  1 drivers
v000001dffa4be5e0_0 .net "hlt", 0 0, v000001dffa4b04f0_0;  1 drivers
v000001dffa4bdfa0_0 .net "idhaz", 0 0, L_000001dffa4015a0;  1 drivers
v000001dffa4be7c0_0 .net "idhaz2", 0 0, L_000001dffa401e60;  1 drivers
v000001dffa4be900_0 .net "if_id_write", 0 0, v000001dffa499820_0;  1 drivers
v000001dffa4be2c0_0 .net "input_clk", 0 0, v000001dffa4bf120_0;  1 drivers
v000001dffa4bd000_0 .net "is_branch_and_taken", 0 0, L_000001dffa4c5d40;  1 drivers
v000001dffa4bde60_0 .net "memhaz", 0 0, L_000001dffa401d80;  1 drivers
v000001dffa4befe0_0 .net "memhaz2", 0 0, L_000001dffa401f40;  1 drivers
v000001dffa4bea40_0 .net "pc_src", 2 0, L_000001dffa4c1f60;  1 drivers
v000001dffa4bd640_0 .net "pc_write", 0 0, v000001dffa4996e0_0;  1 drivers
v000001dffa4be680_0 .net "rst", 0 0, v000001dffa4bdf00_0;  1 drivers
v000001dffa4beae0_0 .net "store_rs2_forward", 1 0, L_000001dffa4c1060;  1 drivers
v000001dffa4beea0_0 .net "wdata_to_reg_file", 31 0, L_000001dffa5499f0;  1 drivers
E_000001dffa40bac0/0 .event negedge, v000001dffa497520_0;
E_000001dffa40bac0/1 .event posedge, v000001dffa482850_0;
E_000001dffa40bac0 .event/or E_000001dffa40bac0/0, E_000001dffa40bac0/1;
L_000001dffa4bd1e0 .cmp/eq 5, v000001dffa4941d0_0, v000001dffa4923d0_0;
L_000001dffa4bd320 .cmp/eq 5, v000001dffa483b10_0, v000001dffa4923d0_0;
L_000001dffa4bd500 .cmp/eq 5, v000001dffa4b0950_0, v000001dffa4923d0_0;
L_000001dffa4bd5a0 .cmp/eq 5, v000001dffa4941d0_0, v000001dffa492790_0;
L_000001dffa4bd6e0 .cmp/eq 5, v000001dffa483b10_0, v000001dffa492790_0;
L_000001dffa4bd8c0 .cmp/eq 5, v000001dffa4b0950_0, v000001dffa492790_0;
L_000001dffa4c41c0 .concat [ 5 27 0 0], v000001dffa4ae6f0_0, L_000001dffa4e0c58;
L_000001dffa4c3f40 .cmp/ne 32, L_000001dffa4c41c0, L_000001dffa4e0ca0;
L_000001dffa536070 .concat [ 5 27 0 0], v000001dffa4941d0_0, L_000001dffa4e0d30;
L_000001dffa537650 .cmp/ne 32, L_000001dffa536070, L_000001dffa4e0d78;
S_000001dffa16d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001dffa401760 .functor NOT 1, L_000001dffa401ca0, C4<0>, C4<0>, C4<0>;
L_000001dffa401840 .functor AND 1, L_000001dffa401d80, L_000001dffa401760, C4<1>, C4<1>;
L_000001dffa402100 .functor OR 1, L_000001dffa4015a0, L_000001dffa401840, C4<0>, C4<0>;
L_000001dffa401920 .functor OR 1, L_000001dffa4015a0, L_000001dffa401ca0, C4<0>, C4<0>;
v000001dffa426860_0 .net *"_ivl_12", 0 0, L_000001dffa401920;  1 drivers
v000001dffa4274e0_0 .net *"_ivl_2", 0 0, L_000001dffa401760;  1 drivers
v000001dffa426900_0 .net *"_ivl_5", 0 0, L_000001dffa401840;  1 drivers
v000001dffa428340_0 .net *"_ivl_7", 0 0, L_000001dffa402100;  1 drivers
v000001dffa427d00_0 .net "alu_selA", 1 0, L_000001dffa4bd820;  alias, 1 drivers
v000001dffa427620_0 .net "exhaz", 0 0, L_000001dffa401ca0;  alias, 1 drivers
v000001dffa427a80_0 .net "idhaz", 0 0, L_000001dffa4015a0;  alias, 1 drivers
v000001dffa426a40_0 .net "memhaz", 0 0, L_000001dffa401d80;  alias, 1 drivers
L_000001dffa4bd820 .concat8 [ 1 1 0 0], L_000001dffa402100, L_000001dffa401920;
S_000001dffa16d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001dffa401220 .functor NOT 1, L_000001dffa4011b0, C4<0>, C4<0>, C4<0>;
L_000001dffa401a70 .functor AND 1, L_000001dffa401f40, L_000001dffa401220, C4<1>, C4<1>;
L_000001dffa400880 .functor OR 1, L_000001dffa401e60, L_000001dffa401a70, C4<0>, C4<0>;
L_000001dffa400a40 .functor NOT 1, v000001dffa492bf0_0, C4<0>, C4<0>, C4<0>;
L_000001dffa401fb0 .functor AND 1, L_000001dffa400880, L_000001dffa400a40, C4<1>, C4<1>;
L_000001dffa402020 .functor OR 1, L_000001dffa401e60, L_000001dffa4011b0, C4<0>, C4<0>;
L_000001dffa400ab0 .functor NOT 1, v000001dffa492bf0_0, C4<0>, C4<0>, C4<0>;
L_000001dffa402410 .functor AND 1, L_000001dffa402020, L_000001dffa400ab0, C4<1>, C4<1>;
v000001dffa427b20_0 .net "EX1_is_oper2_immed", 0 0, v000001dffa492bf0_0;  alias, 1 drivers
v000001dffa428480_0 .net *"_ivl_11", 0 0, L_000001dffa401fb0;  1 drivers
v000001dffa426ae0_0 .net *"_ivl_16", 0 0, L_000001dffa402020;  1 drivers
v000001dffa427da0_0 .net *"_ivl_17", 0 0, L_000001dffa400ab0;  1 drivers
v000001dffa426c20_0 .net *"_ivl_2", 0 0, L_000001dffa401220;  1 drivers
v000001dffa426cc0_0 .net *"_ivl_20", 0 0, L_000001dffa402410;  1 drivers
v000001dffa426ea0_0 .net *"_ivl_5", 0 0, L_000001dffa401a70;  1 drivers
v000001dffa427080_0 .net *"_ivl_7", 0 0, L_000001dffa400880;  1 drivers
v000001dffa4280c0_0 .net *"_ivl_8", 0 0, L_000001dffa400a40;  1 drivers
v000001dffa427120_0 .net "alu_selB", 1 0, L_000001dffa4c0660;  alias, 1 drivers
v000001dffa4271c0_0 .net "exhaz", 0 0, L_000001dffa4011b0;  alias, 1 drivers
v000001dffa427300_0 .net "idhaz", 0 0, L_000001dffa401e60;  alias, 1 drivers
v000001dffa427bc0_0 .net "memhaz", 0 0, L_000001dffa401f40;  alias, 1 drivers
L_000001dffa4c0660 .concat8 [ 1 1 0 0], L_000001dffa401fb0, L_000001dffa402410;
S_000001dffa1669c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001dffa402480 .functor NOT 1, L_000001dffa4011b0, C4<0>, C4<0>, C4<0>;
L_000001dffa4025d0 .functor AND 1, L_000001dffa401f40, L_000001dffa402480, C4<1>, C4<1>;
L_000001dffa402640 .functor OR 1, L_000001dffa401e60, L_000001dffa4025d0, C4<0>, C4<0>;
L_000001dffa402560 .functor OR 1, L_000001dffa401e60, L_000001dffa4011b0, C4<0>, C4<0>;
v000001dffa4273a0_0 .net *"_ivl_12", 0 0, L_000001dffa402560;  1 drivers
v000001dffa427440_0 .net *"_ivl_2", 0 0, L_000001dffa402480;  1 drivers
v000001dffa427940_0 .net *"_ivl_5", 0 0, L_000001dffa4025d0;  1 drivers
v000001dffa4279e0_0 .net *"_ivl_7", 0 0, L_000001dffa402640;  1 drivers
v000001dffa427c60_0 .net "exhaz", 0 0, L_000001dffa4011b0;  alias, 1 drivers
v000001dffa428160_0 .net "idhaz", 0 0, L_000001dffa401e60;  alias, 1 drivers
v000001dffa3a6a40_0 .net "memhaz", 0 0, L_000001dffa401f40;  alias, 1 drivers
v000001dffa3a5f00_0 .net "store_rs2_forward", 1 0, L_000001dffa4c1060;  alias, 1 drivers
L_000001dffa4c1060 .concat8 [ 1 1 0 0], L_000001dffa402640, L_000001dffa402560;
S_000001dffa166b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001dffa3a6040_0 .net "EX_ALU_OUT", 31 0, L_000001dffa4c43a0;  alias, 1 drivers
v000001dffa3a62c0_0 .net "EX_memread", 0 0, v000001dffa4949f0_0;  alias, 1 drivers
v000001dffa38ef50_0 .net "EX_memwrite", 0 0, v000001dffa495490_0;  alias, 1 drivers
v000001dffa38f090_0 .net "EX_opcode", 11 0, v000001dffa4943b0_0;  alias, 1 drivers
v000001dffa482530_0 .net "EX_rd_ind", 4 0, v000001dffa4941d0_0;  alias, 1 drivers
v000001dffa4831b0_0 .net "EX_rd_indzero", 0 0, L_000001dffa537650;  1 drivers
v000001dffa4822b0_0 .net "EX_regwrite", 0 0, v000001dffa494590_0;  alias, 1 drivers
v000001dffa4828f0_0 .net "EX_rs2_out", 31 0, v000001dffa494e50_0;  alias, 1 drivers
v000001dffa482a30_0 .var "MEM_ALU_OUT", 31 0;
v000001dffa483ed0_0 .var "MEM_memread", 0 0;
v000001dffa484330_0 .var "MEM_memwrite", 0 0;
v000001dffa482cb0_0 .var "MEM_opcode", 11 0;
v000001dffa483b10_0 .var "MEM_rd_ind", 4 0;
v000001dffa482c10_0 .var "MEM_rd_indzero", 0 0;
v000001dffa482490_0 .var "MEM_regwrite", 0 0;
v000001dffa4832f0_0 .var "MEM_rs2", 31 0;
v000001dffa483f70_0 .net "clk", 0 0, L_000001dffa4dd2d0;  1 drivers
v000001dffa482850_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
E_000001dffa40bcc0 .event posedge, v000001dffa482850_0, v000001dffa483f70_0;
S_000001dffa249ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001dffa231470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa2314a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa2314e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa231518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa231550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa231588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa2315c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa2315f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa231630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa231668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa2316a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa2316d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa231710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa231748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa231780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa2317b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa2317f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa231828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa231860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa231898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa2318d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa231908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa231940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa231978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa2319b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dffa4dd0a0 .functor XOR 1, L_000001dffa4dbe40, v000001dffa494130_0, C4<0>, C4<0>;
L_000001dffa4dd5e0 .functor NOT 1, L_000001dffa4dd0a0, C4<0>, C4<0>, C4<0>;
L_000001dffa4dd340 .functor OR 1, v000001dffa4bdf00_0, L_000001dffa4dd5e0, C4<0>, C4<0>;
L_000001dffa4dd500 .functor NOT 1, L_000001dffa4dd340, C4<0>, C4<0>, C4<0>;
v000001dffa486ea0_0 .net "ALU_OP", 3 0, v000001dffa486360_0;  1 drivers
v000001dffa486040_0 .net "BranchDecision", 0 0, L_000001dffa4dbe40;  1 drivers
v000001dffa486220_0 .net "CF", 0 0, v000001dffa4865e0_0;  1 drivers
v000001dffa486400_0 .net "EX_opcode", 11 0, v000001dffa4943b0_0;  alias, 1 drivers
v000001dffa487da0_0 .net "Wrong_prediction", 0 0, L_000001dffa4dd500;  alias, 1 drivers
v000001dffa486540_0 .net "ZF", 0 0, L_000001dffa4dd260;  1 drivers
L_000001dffa4e0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dffa4887a0_0 .net/2u *"_ivl_0", 31 0, L_000001dffa4e0ce8;  1 drivers
v000001dffa4874e0_0 .net *"_ivl_11", 0 0, L_000001dffa4dd340;  1 drivers
v000001dffa4880c0_0 .net *"_ivl_2", 31 0, L_000001dffa4c2aa0;  1 drivers
v000001dffa487080_0 .net *"_ivl_6", 0 0, L_000001dffa4dd0a0;  1 drivers
v000001dffa486680_0 .net *"_ivl_8", 0 0, L_000001dffa4dd5e0;  1 drivers
v000001dffa486720_0 .net "alu_out", 31 0, L_000001dffa4c43a0;  alias, 1 drivers
v000001dffa4867c0_0 .net "alu_outw", 31 0, v000001dffa488700_0;  1 drivers
v000001dffa486900_0 .net "is_beq", 0 0, v000001dffa4953f0_0;  alias, 1 drivers
v000001dffa486f40_0 .net "is_bne", 0 0, v000001dffa495530_0;  alias, 1 drivers
v000001dffa486a40_0 .net "is_jal", 0 0, v000001dffa4944f0_0;  alias, 1 drivers
v000001dffa487e40_0 .net "oper1", 31 0, v000001dffa494810_0;  alias, 1 drivers
v000001dffa487580_0 .net "oper2", 31 0, v000001dffa495210_0;  alias, 1 drivers
v000001dffa486ae0_0 .net "pc", 31 0, v000001dffa494a90_0;  alias, 1 drivers
v000001dffa486d60_0 .net "predicted", 0 0, v000001dffa494130_0;  alias, 1 drivers
v000001dffa487620_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
L_000001dffa4c2aa0 .arith/sum 32, v000001dffa494a90_0, L_000001dffa4e0ce8;
L_000001dffa4c43a0 .functor MUXZ 32, v000001dffa488700_0, L_000001dffa4c2aa0, v000001dffa4944f0_0, C4<>;
S_000001dffa249c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001dffa249ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001dffa4dce70 .functor AND 1, v000001dffa4953f0_0, L_000001dffa4dbd60, C4<1>, C4<1>;
L_000001dffa4dcee0 .functor NOT 1, L_000001dffa4dbd60, C4<0>, C4<0>, C4<0>;
L_000001dffa4dd030 .functor AND 1, v000001dffa495530_0, L_000001dffa4dcee0, C4<1>, C4<1>;
L_000001dffa4dbe40 .functor OR 1, L_000001dffa4dce70, L_000001dffa4dd030, C4<0>, C4<0>;
v000001dffa486e00_0 .net "BranchDecision", 0 0, L_000001dffa4dbe40;  alias, 1 drivers
v000001dffa487d00_0 .net *"_ivl_2", 0 0, L_000001dffa4dcee0;  1 drivers
v000001dffa4862c0_0 .net "is_beq", 0 0, v000001dffa4953f0_0;  alias, 1 drivers
v000001dffa4864a0_0 .net "is_beq_taken", 0 0, L_000001dffa4dce70;  1 drivers
v000001dffa487440_0 .net "is_bne", 0 0, v000001dffa495530_0;  alias, 1 drivers
v000001dffa486180_0 .net "is_bne_taken", 0 0, L_000001dffa4dd030;  1 drivers
v000001dffa486860_0 .net "is_eq", 0 0, L_000001dffa4dbd60;  1 drivers
v000001dffa4869a0_0 .net "oper1", 31 0, v000001dffa494810_0;  alias, 1 drivers
v000001dffa4885c0_0 .net "oper2", 31 0, v000001dffa495210_0;  alias, 1 drivers
S_000001dffa293170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001dffa249c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001dffa4dcbd0 .functor XOR 1, L_000001dffa4c4bc0, L_000001dffa4c4ee0, C4<0>, C4<0>;
L_000001dffa4dd110 .functor XOR 1, L_000001dffa4c49e0, L_000001dffa4c4a80, C4<0>, C4<0>;
L_000001dffa4db7b0 .functor XOR 1, L_000001dffa4c4800, L_000001dffa4c4d00, C4<0>, C4<0>;
L_000001dffa4db820 .functor XOR 1, L_000001dffa4c4da0, L_000001dffa4c4e40, C4<0>, C4<0>;
L_000001dffa4dc620 .functor XOR 1, L_000001dffa4c4c60, L_000001dffa4c4b20, C4<0>, C4<0>;
L_000001dffa4dcb60 .functor XOR 1, L_000001dffa4c48a0, L_000001dffa4c4940, C4<0>, C4<0>;
L_000001dffa4dc9a0 .functor XOR 1, L_000001dffa5339b0, L_000001dffa5328d0, C4<0>, C4<0>;
L_000001dffa4dc460 .functor XOR 1, L_000001dffa534b30, L_000001dffa533050, C4<0>, C4<0>;
L_000001dffa4dbdd0 .functor XOR 1, L_000001dffa533910, L_000001dffa534e50, C4<0>, C4<0>;
L_000001dffa4dcf50 .functor XOR 1, L_000001dffa533a50, L_000001dffa534450, C4<0>, C4<0>;
L_000001dffa4dc770 .functor XOR 1, L_000001dffa534090, L_000001dffa532790, C4<0>, C4<0>;
L_000001dffa4dbf20 .functor XOR 1, L_000001dffa532fb0, L_000001dffa534c70, C4<0>, C4<0>;
L_000001dffa4dcaf0 .functor XOR 1, L_000001dffa532c90, L_000001dffa532d30, C4<0>, C4<0>;
L_000001dffa4dbf90 .functor XOR 1, L_000001dffa5332d0, L_000001dffa534310, C4<0>, C4<0>;
L_000001dffa4db890 .functor XOR 1, L_000001dffa534d10, L_000001dffa533190, C4<0>, C4<0>;
L_000001dffa4db900 .functor XOR 1, L_000001dffa533730, L_000001dffa533690, C4<0>, C4<0>;
L_000001dffa4db9e0 .functor XOR 1, L_000001dffa532a10, L_000001dffa534db0, C4<0>, C4<0>;
L_000001dffa4dbac0 .functor XOR 1, L_000001dffa532830, L_000001dffa533e10, C4<0>, C4<0>;
L_000001dffa4dc540 .functor XOR 1, L_000001dffa532970, L_000001dffa533eb0, C4<0>, C4<0>;
L_000001dffa4dc8c0 .functor XOR 1, L_000001dffa5330f0, L_000001dffa534130, C4<0>, C4<0>;
L_000001dffa4dbb30 .functor XOR 1, L_000001dffa532ab0, L_000001dffa534ef0, C4<0>, C4<0>;
L_000001dffa4dc070 .functor XOR 1, L_000001dffa532dd0, L_000001dffa533cd0, C4<0>, C4<0>;
L_000001dffa4dccb0 .functor XOR 1, L_000001dffa533af0, L_000001dffa534bd0, C4<0>, C4<0>;
L_000001dffa4dc930 .functor XOR 1, L_000001dffa533230, L_000001dffa532f10, C4<0>, C4<0>;
L_000001dffa4dbc10 .functor XOR 1, L_000001dffa533b90, L_000001dffa5341d0, C4<0>, C4<0>;
L_000001dffa4dca80 .functor XOR 1, L_000001dffa533c30, L_000001dffa533370, C4<0>, C4<0>;
L_000001dffa4dcc40 .functor XOR 1, L_000001dffa533d70, L_000001dffa533870, C4<0>, C4<0>;
L_000001dffa4dcd20 .functor XOR 1, L_000001dffa532b50, L_000001dffa532bf0, C4<0>, C4<0>;
L_000001dffa4dbc80 .functor XOR 1, L_000001dffa533f50, L_000001dffa534270, C4<0>, C4<0>;
L_000001dffa4dcd90 .functor XOR 1, L_000001dffa532e70, L_000001dffa533410, C4<0>, C4<0>;
L_000001dffa4dbcf0 .functor XOR 1, L_000001dffa5334b0, L_000001dffa533550, C4<0>, C4<0>;
L_000001dffa4dce00 .functor XOR 1, L_000001dffa5337d0, L_000001dffa533ff0, C4<0>, C4<0>;
L_000001dffa4dbd60/0/0 .functor OR 1, L_000001dffa5343b0, L_000001dffa5344f0, L_000001dffa534590, L_000001dffa534630;
L_000001dffa4dbd60/0/4 .functor OR 1, L_000001dffa5346d0, L_000001dffa534770, L_000001dffa534810, L_000001dffa5348b0;
L_000001dffa4dbd60/0/8 .functor OR 1, L_000001dffa534950, L_000001dffa5349f0, L_000001dffa534a90, L_000001dffa536a70;
L_000001dffa4dbd60/0/12 .functor OR 1, L_000001dffa535df0, L_000001dffa535e90, L_000001dffa535c10, L_000001dffa534f90;
L_000001dffa4dbd60/0/16 .functor OR 1, L_000001dffa536570, L_000001dffa535670, L_000001dffa535030, L_000001dffa537470;
L_000001dffa4dbd60/0/20 .functor OR 1, L_000001dffa535cb0, L_000001dffa535350, L_000001dffa536ed0, L_000001dffa5366b0;
L_000001dffa4dbd60/0/24 .functor OR 1, L_000001dffa536750, L_000001dffa537510, L_000001dffa535f30, L_000001dffa535fd0;
L_000001dffa4dbd60/0/28 .functor OR 1, L_000001dffa535a30, L_000001dffa5375b0, L_000001dffa535ad0, L_000001dffa535530;
L_000001dffa4dbd60/1/0 .functor OR 1, L_000001dffa4dbd60/0/0, L_000001dffa4dbd60/0/4, L_000001dffa4dbd60/0/8, L_000001dffa4dbd60/0/12;
L_000001dffa4dbd60/1/4 .functor OR 1, L_000001dffa4dbd60/0/16, L_000001dffa4dbd60/0/20, L_000001dffa4dbd60/0/24, L_000001dffa4dbd60/0/28;
L_000001dffa4dbd60 .functor NOR 1, L_000001dffa4dbd60/1/0, L_000001dffa4dbd60/1/4, C4<0>, C4<0>;
v000001dffa482d50_0 .net *"_ivl_0", 0 0, L_000001dffa4dcbd0;  1 drivers
v000001dffa483bb0_0 .net *"_ivl_101", 0 0, L_000001dffa534db0;  1 drivers
v000001dffa482e90_0 .net *"_ivl_102", 0 0, L_000001dffa4dbac0;  1 drivers
v000001dffa482030_0 .net *"_ivl_105", 0 0, L_000001dffa532830;  1 drivers
v000001dffa4820d0_0 .net *"_ivl_107", 0 0, L_000001dffa533e10;  1 drivers
v000001dffa483390_0 .net *"_ivl_108", 0 0, L_000001dffa4dc540;  1 drivers
v000001dffa482df0_0 .net *"_ivl_11", 0 0, L_000001dffa4c4a80;  1 drivers
v000001dffa482f30_0 .net *"_ivl_111", 0 0, L_000001dffa532970;  1 drivers
v000001dffa482210_0 .net *"_ivl_113", 0 0, L_000001dffa533eb0;  1 drivers
v000001dffa483250_0 .net *"_ivl_114", 0 0, L_000001dffa4dc8c0;  1 drivers
v000001dffa482fd0_0 .net *"_ivl_117", 0 0, L_000001dffa5330f0;  1 drivers
v000001dffa482170_0 .net *"_ivl_119", 0 0, L_000001dffa534130;  1 drivers
v000001dffa484510_0 .net *"_ivl_12", 0 0, L_000001dffa4db7b0;  1 drivers
v000001dffa482350_0 .net *"_ivl_120", 0 0, L_000001dffa4dbb30;  1 drivers
v000001dffa4823f0_0 .net *"_ivl_123", 0 0, L_000001dffa532ab0;  1 drivers
v000001dffa483070_0 .net *"_ivl_125", 0 0, L_000001dffa534ef0;  1 drivers
v000001dffa483cf0_0 .net *"_ivl_126", 0 0, L_000001dffa4dc070;  1 drivers
v000001dffa4825d0_0 .net *"_ivl_129", 0 0, L_000001dffa532dd0;  1 drivers
v000001dffa482670_0 .net *"_ivl_131", 0 0, L_000001dffa533cd0;  1 drivers
v000001dffa483430_0 .net *"_ivl_132", 0 0, L_000001dffa4dccb0;  1 drivers
v000001dffa4827b0_0 .net *"_ivl_135", 0 0, L_000001dffa533af0;  1 drivers
v000001dffa482990_0 .net *"_ivl_137", 0 0, L_000001dffa534bd0;  1 drivers
v000001dffa4845b0_0 .net *"_ivl_138", 0 0, L_000001dffa4dc930;  1 drivers
v000001dffa484010_0 .net *"_ivl_141", 0 0, L_000001dffa533230;  1 drivers
v000001dffa482710_0 .net *"_ivl_143", 0 0, L_000001dffa532f10;  1 drivers
v000001dffa483750_0 .net *"_ivl_144", 0 0, L_000001dffa4dbc10;  1 drivers
v000001dffa4834d0_0 .net *"_ivl_147", 0 0, L_000001dffa533b90;  1 drivers
v000001dffa484650_0 .net *"_ivl_149", 0 0, L_000001dffa5341d0;  1 drivers
v000001dffa4840b0_0 .net *"_ivl_15", 0 0, L_000001dffa4c4800;  1 drivers
v000001dffa483c50_0 .net *"_ivl_150", 0 0, L_000001dffa4dca80;  1 drivers
v000001dffa483110_0 .net *"_ivl_153", 0 0, L_000001dffa533c30;  1 drivers
v000001dffa483570_0 .net *"_ivl_155", 0 0, L_000001dffa533370;  1 drivers
v000001dffa482ad0_0 .net *"_ivl_156", 0 0, L_000001dffa4dcc40;  1 drivers
v000001dffa482b70_0 .net *"_ivl_159", 0 0, L_000001dffa533d70;  1 drivers
v000001dffa483e30_0 .net *"_ivl_161", 0 0, L_000001dffa533870;  1 drivers
v000001dffa483610_0 .net *"_ivl_162", 0 0, L_000001dffa4dcd20;  1 drivers
v000001dffa484150_0 .net *"_ivl_165", 0 0, L_000001dffa532b50;  1 drivers
v000001dffa4836b0_0 .net *"_ivl_167", 0 0, L_000001dffa532bf0;  1 drivers
v000001dffa4837f0_0 .net *"_ivl_168", 0 0, L_000001dffa4dbc80;  1 drivers
v000001dffa4846f0_0 .net *"_ivl_17", 0 0, L_000001dffa4c4d00;  1 drivers
v000001dffa484790_0 .net *"_ivl_171", 0 0, L_000001dffa533f50;  1 drivers
v000001dffa484470_0 .net *"_ivl_173", 0 0, L_000001dffa534270;  1 drivers
v000001dffa483930_0 .net *"_ivl_174", 0 0, L_000001dffa4dcd90;  1 drivers
v000001dffa4839d0_0 .net *"_ivl_177", 0 0, L_000001dffa532e70;  1 drivers
v000001dffa483a70_0 .net *"_ivl_179", 0 0, L_000001dffa533410;  1 drivers
v000001dffa483d90_0 .net *"_ivl_18", 0 0, L_000001dffa4db820;  1 drivers
v000001dffa4841f0_0 .net *"_ivl_180", 0 0, L_000001dffa4dbcf0;  1 drivers
v000001dffa484290_0 .net *"_ivl_183", 0 0, L_000001dffa5334b0;  1 drivers
v000001dffa4843d0_0 .net *"_ivl_185", 0 0, L_000001dffa533550;  1 drivers
v000001dffa4850f0_0 .net *"_ivl_186", 0 0, L_000001dffa4dce00;  1 drivers
v000001dffa485910_0 .net *"_ivl_190", 0 0, L_000001dffa5337d0;  1 drivers
v000001dffa485cd0_0 .net *"_ivl_192", 0 0, L_000001dffa533ff0;  1 drivers
v000001dffa485230_0 .net *"_ivl_194", 0 0, L_000001dffa5343b0;  1 drivers
v000001dffa4854b0_0 .net *"_ivl_196", 0 0, L_000001dffa5344f0;  1 drivers
v000001dffa485550_0 .net *"_ivl_198", 0 0, L_000001dffa534590;  1 drivers
v000001dffa485b90_0 .net *"_ivl_200", 0 0, L_000001dffa534630;  1 drivers
v000001dffa485190_0 .net *"_ivl_202", 0 0, L_000001dffa5346d0;  1 drivers
v000001dffa485050_0 .net *"_ivl_204", 0 0, L_000001dffa534770;  1 drivers
v000001dffa484b50_0 .net *"_ivl_206", 0 0, L_000001dffa534810;  1 drivers
v000001dffa4848d0_0 .net *"_ivl_208", 0 0, L_000001dffa5348b0;  1 drivers
v000001dffa484fb0_0 .net *"_ivl_21", 0 0, L_000001dffa4c4da0;  1 drivers
v000001dffa484dd0_0 .net *"_ivl_210", 0 0, L_000001dffa534950;  1 drivers
v000001dffa485870_0 .net *"_ivl_212", 0 0, L_000001dffa5349f0;  1 drivers
v000001dffa485d70_0 .net *"_ivl_214", 0 0, L_000001dffa534a90;  1 drivers
v000001dffa4852d0_0 .net *"_ivl_216", 0 0, L_000001dffa536a70;  1 drivers
v000001dffa485690_0 .net *"_ivl_218", 0 0, L_000001dffa535df0;  1 drivers
v000001dffa484f10_0 .net *"_ivl_220", 0 0, L_000001dffa535e90;  1 drivers
v000001dffa485370_0 .net *"_ivl_222", 0 0, L_000001dffa535c10;  1 drivers
v000001dffa484d30_0 .net *"_ivl_224", 0 0, L_000001dffa534f90;  1 drivers
v000001dffa484e70_0 .net *"_ivl_226", 0 0, L_000001dffa536570;  1 drivers
v000001dffa485c30_0 .net *"_ivl_228", 0 0, L_000001dffa535670;  1 drivers
v000001dffa485e10_0 .net *"_ivl_23", 0 0, L_000001dffa4c4e40;  1 drivers
v000001dffa485410_0 .net *"_ivl_230", 0 0, L_000001dffa535030;  1 drivers
v000001dffa485eb0_0 .net *"_ivl_232", 0 0, L_000001dffa537470;  1 drivers
v000001dffa4855f0_0 .net *"_ivl_234", 0 0, L_000001dffa535cb0;  1 drivers
v000001dffa485730_0 .net *"_ivl_236", 0 0, L_000001dffa535350;  1 drivers
v000001dffa4857d0_0 .net *"_ivl_238", 0 0, L_000001dffa536ed0;  1 drivers
v000001dffa4859b0_0 .net *"_ivl_24", 0 0, L_000001dffa4dc620;  1 drivers
v000001dffa485a50_0 .net *"_ivl_240", 0 0, L_000001dffa5366b0;  1 drivers
v000001dffa485af0_0 .net *"_ivl_242", 0 0, L_000001dffa536750;  1 drivers
v000001dffa484830_0 .net *"_ivl_244", 0 0, L_000001dffa537510;  1 drivers
v000001dffa484970_0 .net *"_ivl_246", 0 0, L_000001dffa535f30;  1 drivers
v000001dffa484a10_0 .net *"_ivl_248", 0 0, L_000001dffa535fd0;  1 drivers
v000001dffa484ab0_0 .net *"_ivl_250", 0 0, L_000001dffa535a30;  1 drivers
v000001dffa484bf0_0 .net *"_ivl_252", 0 0, L_000001dffa5375b0;  1 drivers
v000001dffa484c90_0 .net *"_ivl_254", 0 0, L_000001dffa535ad0;  1 drivers
v000001dffa3a5fa0_0 .net *"_ivl_256", 0 0, L_000001dffa535530;  1 drivers
v000001dffa488de0_0 .net *"_ivl_27", 0 0, L_000001dffa4c4c60;  1 drivers
v000001dffa489240_0 .net *"_ivl_29", 0 0, L_000001dffa4c4b20;  1 drivers
v000001dffa489ec0_0 .net *"_ivl_3", 0 0, L_000001dffa4c4bc0;  1 drivers
v000001dffa489060_0 .net *"_ivl_30", 0 0, L_000001dffa4dcb60;  1 drivers
v000001dffa488b60_0 .net *"_ivl_33", 0 0, L_000001dffa4c48a0;  1 drivers
v000001dffa4888e0_0 .net *"_ivl_35", 0 0, L_000001dffa4c4940;  1 drivers
v000001dffa488fc0_0 .net *"_ivl_36", 0 0, L_000001dffa4dc9a0;  1 drivers
v000001dffa488e80_0 .net *"_ivl_39", 0 0, L_000001dffa5339b0;  1 drivers
v000001dffa489880_0 .net *"_ivl_41", 0 0, L_000001dffa5328d0;  1 drivers
v000001dffa489ce0_0 .net *"_ivl_42", 0 0, L_000001dffa4dc460;  1 drivers
v000001dffa4891a0_0 .net *"_ivl_45", 0 0, L_000001dffa534b30;  1 drivers
v000001dffa4896a0_0 .net *"_ivl_47", 0 0, L_000001dffa533050;  1 drivers
v000001dffa488f20_0 .net *"_ivl_48", 0 0, L_000001dffa4dbdd0;  1 drivers
v000001dffa489100_0 .net *"_ivl_5", 0 0, L_000001dffa4c4ee0;  1 drivers
v000001dffa488d40_0 .net *"_ivl_51", 0 0, L_000001dffa533910;  1 drivers
v000001dffa4892e0_0 .net *"_ivl_53", 0 0, L_000001dffa534e50;  1 drivers
v000001dffa489c40_0 .net *"_ivl_54", 0 0, L_000001dffa4dcf50;  1 drivers
v000001dffa489d80_0 .net *"_ivl_57", 0 0, L_000001dffa533a50;  1 drivers
v000001dffa489380_0 .net *"_ivl_59", 0 0, L_000001dffa534450;  1 drivers
v000001dffa489e20_0 .net *"_ivl_6", 0 0, L_000001dffa4dd110;  1 drivers
v000001dffa489420_0 .net *"_ivl_60", 0 0, L_000001dffa4dc770;  1 drivers
v000001dffa4894c0_0 .net *"_ivl_63", 0 0, L_000001dffa534090;  1 drivers
v000001dffa489a60_0 .net *"_ivl_65", 0 0, L_000001dffa532790;  1 drivers
v000001dffa488ca0_0 .net *"_ivl_66", 0 0, L_000001dffa4dbf20;  1 drivers
v000001dffa489560_0 .net *"_ivl_69", 0 0, L_000001dffa532fb0;  1 drivers
v000001dffa489740_0 .net *"_ivl_71", 0 0, L_000001dffa534c70;  1 drivers
v000001dffa488840_0 .net *"_ivl_72", 0 0, L_000001dffa4dcaf0;  1 drivers
v000001dffa488c00_0 .net *"_ivl_75", 0 0, L_000001dffa532c90;  1 drivers
v000001dffa4897e0_0 .net *"_ivl_77", 0 0, L_000001dffa532d30;  1 drivers
v000001dffa489600_0 .net *"_ivl_78", 0 0, L_000001dffa4dbf90;  1 drivers
v000001dffa489920_0 .net *"_ivl_81", 0 0, L_000001dffa5332d0;  1 drivers
v000001dffa4899c0_0 .net *"_ivl_83", 0 0, L_000001dffa534310;  1 drivers
v000001dffa489b00_0 .net *"_ivl_84", 0 0, L_000001dffa4db890;  1 drivers
v000001dffa488980_0 .net *"_ivl_87", 0 0, L_000001dffa534d10;  1 drivers
v000001dffa489ba0_0 .net *"_ivl_89", 0 0, L_000001dffa533190;  1 drivers
v000001dffa488a20_0 .net *"_ivl_9", 0 0, L_000001dffa4c49e0;  1 drivers
v000001dffa488ac0_0 .net *"_ivl_90", 0 0, L_000001dffa4db900;  1 drivers
v000001dffa487bc0_0 .net *"_ivl_93", 0 0, L_000001dffa533730;  1 drivers
v000001dffa488660_0 .net *"_ivl_95", 0 0, L_000001dffa533690;  1 drivers
v000001dffa4873a0_0 .net *"_ivl_96", 0 0, L_000001dffa4db9e0;  1 drivers
v000001dffa4871c0_0 .net *"_ivl_99", 0 0, L_000001dffa532a10;  1 drivers
v000001dffa486fe0_0 .net "a", 31 0, v000001dffa494810_0;  alias, 1 drivers
v000001dffa4860e0_0 .net "b", 31 0, v000001dffa495210_0;  alias, 1 drivers
v000001dffa488520_0 .net "out", 0 0, L_000001dffa4dbd60;  alias, 1 drivers
v000001dffa486b80_0 .net "temp", 31 0, L_000001dffa5335f0;  1 drivers
L_000001dffa4c4bc0 .part v000001dffa494810_0, 0, 1;
L_000001dffa4c4ee0 .part v000001dffa495210_0, 0, 1;
L_000001dffa4c49e0 .part v000001dffa494810_0, 1, 1;
L_000001dffa4c4a80 .part v000001dffa495210_0, 1, 1;
L_000001dffa4c4800 .part v000001dffa494810_0, 2, 1;
L_000001dffa4c4d00 .part v000001dffa495210_0, 2, 1;
L_000001dffa4c4da0 .part v000001dffa494810_0, 3, 1;
L_000001dffa4c4e40 .part v000001dffa495210_0, 3, 1;
L_000001dffa4c4c60 .part v000001dffa494810_0, 4, 1;
L_000001dffa4c4b20 .part v000001dffa495210_0, 4, 1;
L_000001dffa4c48a0 .part v000001dffa494810_0, 5, 1;
L_000001dffa4c4940 .part v000001dffa495210_0, 5, 1;
L_000001dffa5339b0 .part v000001dffa494810_0, 6, 1;
L_000001dffa5328d0 .part v000001dffa495210_0, 6, 1;
L_000001dffa534b30 .part v000001dffa494810_0, 7, 1;
L_000001dffa533050 .part v000001dffa495210_0, 7, 1;
L_000001dffa533910 .part v000001dffa494810_0, 8, 1;
L_000001dffa534e50 .part v000001dffa495210_0, 8, 1;
L_000001dffa533a50 .part v000001dffa494810_0, 9, 1;
L_000001dffa534450 .part v000001dffa495210_0, 9, 1;
L_000001dffa534090 .part v000001dffa494810_0, 10, 1;
L_000001dffa532790 .part v000001dffa495210_0, 10, 1;
L_000001dffa532fb0 .part v000001dffa494810_0, 11, 1;
L_000001dffa534c70 .part v000001dffa495210_0, 11, 1;
L_000001dffa532c90 .part v000001dffa494810_0, 12, 1;
L_000001dffa532d30 .part v000001dffa495210_0, 12, 1;
L_000001dffa5332d0 .part v000001dffa494810_0, 13, 1;
L_000001dffa534310 .part v000001dffa495210_0, 13, 1;
L_000001dffa534d10 .part v000001dffa494810_0, 14, 1;
L_000001dffa533190 .part v000001dffa495210_0, 14, 1;
L_000001dffa533730 .part v000001dffa494810_0, 15, 1;
L_000001dffa533690 .part v000001dffa495210_0, 15, 1;
L_000001dffa532a10 .part v000001dffa494810_0, 16, 1;
L_000001dffa534db0 .part v000001dffa495210_0, 16, 1;
L_000001dffa532830 .part v000001dffa494810_0, 17, 1;
L_000001dffa533e10 .part v000001dffa495210_0, 17, 1;
L_000001dffa532970 .part v000001dffa494810_0, 18, 1;
L_000001dffa533eb0 .part v000001dffa495210_0, 18, 1;
L_000001dffa5330f0 .part v000001dffa494810_0, 19, 1;
L_000001dffa534130 .part v000001dffa495210_0, 19, 1;
L_000001dffa532ab0 .part v000001dffa494810_0, 20, 1;
L_000001dffa534ef0 .part v000001dffa495210_0, 20, 1;
L_000001dffa532dd0 .part v000001dffa494810_0, 21, 1;
L_000001dffa533cd0 .part v000001dffa495210_0, 21, 1;
L_000001dffa533af0 .part v000001dffa494810_0, 22, 1;
L_000001dffa534bd0 .part v000001dffa495210_0, 22, 1;
L_000001dffa533230 .part v000001dffa494810_0, 23, 1;
L_000001dffa532f10 .part v000001dffa495210_0, 23, 1;
L_000001dffa533b90 .part v000001dffa494810_0, 24, 1;
L_000001dffa5341d0 .part v000001dffa495210_0, 24, 1;
L_000001dffa533c30 .part v000001dffa494810_0, 25, 1;
L_000001dffa533370 .part v000001dffa495210_0, 25, 1;
L_000001dffa533d70 .part v000001dffa494810_0, 26, 1;
L_000001dffa533870 .part v000001dffa495210_0, 26, 1;
L_000001dffa532b50 .part v000001dffa494810_0, 27, 1;
L_000001dffa532bf0 .part v000001dffa495210_0, 27, 1;
L_000001dffa533f50 .part v000001dffa494810_0, 28, 1;
L_000001dffa534270 .part v000001dffa495210_0, 28, 1;
L_000001dffa532e70 .part v000001dffa494810_0, 29, 1;
L_000001dffa533410 .part v000001dffa495210_0, 29, 1;
L_000001dffa5334b0 .part v000001dffa494810_0, 30, 1;
L_000001dffa533550 .part v000001dffa495210_0, 30, 1;
LS_000001dffa5335f0_0_0 .concat8 [ 1 1 1 1], L_000001dffa4dcbd0, L_000001dffa4dd110, L_000001dffa4db7b0, L_000001dffa4db820;
LS_000001dffa5335f0_0_4 .concat8 [ 1 1 1 1], L_000001dffa4dc620, L_000001dffa4dcb60, L_000001dffa4dc9a0, L_000001dffa4dc460;
LS_000001dffa5335f0_0_8 .concat8 [ 1 1 1 1], L_000001dffa4dbdd0, L_000001dffa4dcf50, L_000001dffa4dc770, L_000001dffa4dbf20;
LS_000001dffa5335f0_0_12 .concat8 [ 1 1 1 1], L_000001dffa4dcaf0, L_000001dffa4dbf90, L_000001dffa4db890, L_000001dffa4db900;
LS_000001dffa5335f0_0_16 .concat8 [ 1 1 1 1], L_000001dffa4db9e0, L_000001dffa4dbac0, L_000001dffa4dc540, L_000001dffa4dc8c0;
LS_000001dffa5335f0_0_20 .concat8 [ 1 1 1 1], L_000001dffa4dbb30, L_000001dffa4dc070, L_000001dffa4dccb0, L_000001dffa4dc930;
LS_000001dffa5335f0_0_24 .concat8 [ 1 1 1 1], L_000001dffa4dbc10, L_000001dffa4dca80, L_000001dffa4dcc40, L_000001dffa4dcd20;
LS_000001dffa5335f0_0_28 .concat8 [ 1 1 1 1], L_000001dffa4dbc80, L_000001dffa4dcd90, L_000001dffa4dbcf0, L_000001dffa4dce00;
LS_000001dffa5335f0_1_0 .concat8 [ 4 4 4 4], LS_000001dffa5335f0_0_0, LS_000001dffa5335f0_0_4, LS_000001dffa5335f0_0_8, LS_000001dffa5335f0_0_12;
LS_000001dffa5335f0_1_4 .concat8 [ 4 4 4 4], LS_000001dffa5335f0_0_16, LS_000001dffa5335f0_0_20, LS_000001dffa5335f0_0_24, LS_000001dffa5335f0_0_28;
L_000001dffa5335f0 .concat8 [ 16 16 0 0], LS_000001dffa5335f0_1_0, LS_000001dffa5335f0_1_4;
L_000001dffa5337d0 .part v000001dffa494810_0, 31, 1;
L_000001dffa533ff0 .part v000001dffa495210_0, 31, 1;
L_000001dffa5343b0 .part L_000001dffa5335f0, 0, 1;
L_000001dffa5344f0 .part L_000001dffa5335f0, 1, 1;
L_000001dffa534590 .part L_000001dffa5335f0, 2, 1;
L_000001dffa534630 .part L_000001dffa5335f0, 3, 1;
L_000001dffa5346d0 .part L_000001dffa5335f0, 4, 1;
L_000001dffa534770 .part L_000001dffa5335f0, 5, 1;
L_000001dffa534810 .part L_000001dffa5335f0, 6, 1;
L_000001dffa5348b0 .part L_000001dffa5335f0, 7, 1;
L_000001dffa534950 .part L_000001dffa5335f0, 8, 1;
L_000001dffa5349f0 .part L_000001dffa5335f0, 9, 1;
L_000001dffa534a90 .part L_000001dffa5335f0, 10, 1;
L_000001dffa536a70 .part L_000001dffa5335f0, 11, 1;
L_000001dffa535df0 .part L_000001dffa5335f0, 12, 1;
L_000001dffa535e90 .part L_000001dffa5335f0, 13, 1;
L_000001dffa535c10 .part L_000001dffa5335f0, 14, 1;
L_000001dffa534f90 .part L_000001dffa5335f0, 15, 1;
L_000001dffa536570 .part L_000001dffa5335f0, 16, 1;
L_000001dffa535670 .part L_000001dffa5335f0, 17, 1;
L_000001dffa535030 .part L_000001dffa5335f0, 18, 1;
L_000001dffa537470 .part L_000001dffa5335f0, 19, 1;
L_000001dffa535cb0 .part L_000001dffa5335f0, 20, 1;
L_000001dffa535350 .part L_000001dffa5335f0, 21, 1;
L_000001dffa536ed0 .part L_000001dffa5335f0, 22, 1;
L_000001dffa5366b0 .part L_000001dffa5335f0, 23, 1;
L_000001dffa536750 .part L_000001dffa5335f0, 24, 1;
L_000001dffa537510 .part L_000001dffa5335f0, 25, 1;
L_000001dffa535f30 .part L_000001dffa5335f0, 26, 1;
L_000001dffa535fd0 .part L_000001dffa5335f0, 27, 1;
L_000001dffa535a30 .part L_000001dffa5335f0, 28, 1;
L_000001dffa5375b0 .part L_000001dffa5335f0, 29, 1;
L_000001dffa535ad0 .part L_000001dffa5335f0, 30, 1;
L_000001dffa535530 .part L_000001dffa5335f0, 31, 1;
S_000001dffa293300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001dffa249ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001dffa40c300 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001dffa4dd260 .functor NOT 1, L_000001dffa4c2a00, C4<0>, C4<0>, C4<0>;
v000001dffa487b20_0 .net "A", 31 0, v000001dffa494810_0;  alias, 1 drivers
v000001dffa487260_0 .net "ALUOP", 3 0, v000001dffa486360_0;  alias, 1 drivers
v000001dffa486c20_0 .net "B", 31 0, v000001dffa495210_0;  alias, 1 drivers
v000001dffa4865e0_0 .var "CF", 0 0;
v000001dffa486cc0_0 .net "ZF", 0 0, L_000001dffa4dd260;  alias, 1 drivers
v000001dffa487f80_0 .net *"_ivl_1", 0 0, L_000001dffa4c2a00;  1 drivers
v000001dffa488700_0 .var "res", 31 0;
E_000001dffa40c540 .event anyedge, v000001dffa487260_0, v000001dffa486fe0_0, v000001dffa4860e0_0, v000001dffa4865e0_0;
L_000001dffa4c2a00 .reduce/or v000001dffa488700_0;
S_000001dffa28c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001dffa249ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001dffa43ce30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa43ce68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa43cea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa43ced8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa43cf10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa43cf48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa43cf80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa43cfb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa43cff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa43d028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa43d060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa43d098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa43d0d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa43d108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa43d140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa43d178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa43d1b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa43d1e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa43d220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa43d258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa43d290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa43d2c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa43d300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa43d338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa43d370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dffa486360_0 .var "ALU_OP", 3 0;
v000001dffa487300_0 .net "opcode", 11 0, v000001dffa4943b0_0;  alias, 1 drivers
E_000001dffa40be40 .event anyedge, v000001dffa38f090_0;
S_000001dffa28ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001dffa492830_0 .net "EX1_forward_to_B", 31 0, v000001dffa492ab0_0;  alias, 1 drivers
v000001dffa493ff0_0 .net "EX_PFC", 31 0, v000001dffa493f50_0;  alias, 1 drivers
v000001dffa4939b0_0 .net "EX_PFC_to_IF", 31 0, L_000001dffa4c4440;  alias, 1 drivers
v000001dffa493690_0 .net "alu_selA", 1 0, L_000001dffa4bd820;  alias, 1 drivers
v000001dffa492dd0_0 .net "alu_selB", 1 0, L_000001dffa4c0660;  alias, 1 drivers
v000001dffa493410_0 .net "ex_haz", 31 0, v000001dffa482a30_0;  alias, 1 drivers
v000001dffa491e30_0 .net "id_haz", 31 0, L_000001dffa4c43a0;  alias, 1 drivers
v000001dffa492f10_0 .net "is_jr", 0 0, v000001dffa492330_0;  alias, 1 drivers
v000001dffa493190_0 .net "mem_haz", 31 0, L_000001dffa5499f0;  alias, 1 drivers
v000001dffa492290_0 .net "oper1", 31 0, L_000001dffa4c70f0;  alias, 1 drivers
v000001dffa492510_0 .net "oper2", 31 0, L_000001dffa4dc150;  alias, 1 drivers
v000001dffa493230_0 .net "pc", 31 0, v000001dffa492e70_0;  alias, 1 drivers
v000001dffa4928d0_0 .net "rs1", 31 0, v000001dffa492150_0;  alias, 1 drivers
v000001dffa493050_0 .net "rs2_in", 31 0, v000001dffa4937d0_0;  alias, 1 drivers
v000001dffa4935f0_0 .net "rs2_out", 31 0, L_000001dffa4dc3f0;  alias, 1 drivers
v000001dffa493a50_0 .net "store_rs2_forward", 1 0, L_000001dffa4c1060;  alias, 1 drivers
L_000001dffa4c4440 .functor MUXZ 32, v000001dffa493f50_0, L_000001dffa4c70f0, v000001dffa492330_0, C4<>;
S_000001dffa248230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001dffa28ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dffa40c340 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dffa4c6910 .functor NOT 1, L_000001dffa4c4580, C4<0>, C4<0>, C4<0>;
L_000001dffa4c5a30 .functor NOT 1, L_000001dffa4c30e0, C4<0>, C4<0>, C4<0>;
L_000001dffa4c6ad0 .functor NOT 1, L_000001dffa4c3680, C4<0>, C4<0>, C4<0>;
L_000001dffa4c6d00 .functor NOT 1, L_000001dffa4c3220, C4<0>, C4<0>, C4<0>;
L_000001dffa4c6bb0 .functor AND 32, L_000001dffa4c5bf0, v000001dffa492150_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c6c20 .functor AND 32, L_000001dffa4c6980, L_000001dffa5499f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c6fa0 .functor OR 32, L_000001dffa4c6bb0, L_000001dffa4c6c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4c5b80 .functor AND 32, L_000001dffa4c6b40, v000001dffa482a30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c7160 .functor OR 32, L_000001dffa4c6fa0, L_000001dffa4c5b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4c72b0 .functor AND 32, L_000001dffa4c5aa0, L_000001dffa4c43a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c70f0 .functor OR 32, L_000001dffa4c7160, L_000001dffa4c72b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dffa488200_0 .net *"_ivl_1", 0 0, L_000001dffa4c4580;  1 drivers
v000001dffa4882a0_0 .net *"_ivl_13", 0 0, L_000001dffa4c3680;  1 drivers
v000001dffa488340_0 .net *"_ivl_14", 0 0, L_000001dffa4c6ad0;  1 drivers
v000001dffa4883e0_0 .net *"_ivl_19", 0 0, L_000001dffa4c3540;  1 drivers
v000001dffa488480_0 .net *"_ivl_2", 0 0, L_000001dffa4c6910;  1 drivers
v000001dffa48bff0_0 .net *"_ivl_23", 0 0, L_000001dffa4c4260;  1 drivers
v000001dffa48cdb0_0 .net *"_ivl_27", 0 0, L_000001dffa4c3220;  1 drivers
v000001dffa48d210_0 .net *"_ivl_28", 0 0, L_000001dffa4c6d00;  1 drivers
v000001dffa48dcb0_0 .net *"_ivl_33", 0 0, L_000001dffa4c34a0;  1 drivers
v000001dffa48bf50_0 .net *"_ivl_37", 0 0, L_000001dffa4c35e0;  1 drivers
v000001dffa48db70_0 .net *"_ivl_40", 31 0, L_000001dffa4c6bb0;  1 drivers
v000001dffa48c770_0 .net *"_ivl_42", 31 0, L_000001dffa4c6c20;  1 drivers
v000001dffa48c090_0 .net *"_ivl_44", 31 0, L_000001dffa4c6fa0;  1 drivers
v000001dffa48d350_0 .net *"_ivl_46", 31 0, L_000001dffa4c5b80;  1 drivers
v000001dffa48d030_0 .net *"_ivl_48", 31 0, L_000001dffa4c7160;  1 drivers
v000001dffa48ca90_0 .net *"_ivl_50", 31 0, L_000001dffa4c72b0;  1 drivers
v000001dffa48cd10_0 .net *"_ivl_7", 0 0, L_000001dffa4c30e0;  1 drivers
v000001dffa48c130_0 .net *"_ivl_8", 0 0, L_000001dffa4c5a30;  1 drivers
v000001dffa48be10_0 .net "ina", 31 0, v000001dffa492150_0;  alias, 1 drivers
v000001dffa48d670_0 .net "inb", 31 0, L_000001dffa5499f0;  alias, 1 drivers
v000001dffa48ce50_0 .net "inc", 31 0, v000001dffa482a30_0;  alias, 1 drivers
v000001dffa48d710_0 .net "ind", 31 0, L_000001dffa4c43a0;  alias, 1 drivers
v000001dffa48b870_0 .net "out", 31 0, L_000001dffa4c70f0;  alias, 1 drivers
v000001dffa48cef0_0 .net "s0", 31 0, L_000001dffa4c5bf0;  1 drivers
v000001dffa48dd50_0 .net "s1", 31 0, L_000001dffa4c6980;  1 drivers
v000001dffa48ddf0_0 .net "s2", 31 0, L_000001dffa4c6b40;  1 drivers
v000001dffa48de90_0 .net "s3", 31 0, L_000001dffa4c5aa0;  1 drivers
v000001dffa48c3b0_0 .net "sel", 1 0, L_000001dffa4bd820;  alias, 1 drivers
L_000001dffa4c4580 .part L_000001dffa4bd820, 1, 1;
LS_000001dffa4c2000_0_0 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_0_4 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_0_8 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_0_12 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_0_16 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_0_20 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_0_24 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_0_28 .concat [ 1 1 1 1], L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910, L_000001dffa4c6910;
LS_000001dffa4c2000_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2000_0_0, LS_000001dffa4c2000_0_4, LS_000001dffa4c2000_0_8, LS_000001dffa4c2000_0_12;
LS_000001dffa4c2000_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2000_0_16, LS_000001dffa4c2000_0_20, LS_000001dffa4c2000_0_24, LS_000001dffa4c2000_0_28;
L_000001dffa4c2000 .concat [ 16 16 0 0], LS_000001dffa4c2000_1_0, LS_000001dffa4c2000_1_4;
L_000001dffa4c30e0 .part L_000001dffa4bd820, 0, 1;
LS_000001dffa4c3fe0_0_0 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_0_4 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_0_8 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_0_12 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_0_16 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_0_20 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_0_24 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_0_28 .concat [ 1 1 1 1], L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30, L_000001dffa4c5a30;
LS_000001dffa4c3fe0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3fe0_0_0, LS_000001dffa4c3fe0_0_4, LS_000001dffa4c3fe0_0_8, LS_000001dffa4c3fe0_0_12;
LS_000001dffa4c3fe0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3fe0_0_16, LS_000001dffa4c3fe0_0_20, LS_000001dffa4c3fe0_0_24, LS_000001dffa4c3fe0_0_28;
L_000001dffa4c3fe0 .concat [ 16 16 0 0], LS_000001dffa4c3fe0_1_0, LS_000001dffa4c3fe0_1_4;
L_000001dffa4c3680 .part L_000001dffa4bd820, 1, 1;
LS_000001dffa4c2140_0_0 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_0_4 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_0_8 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_0_12 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_0_16 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_0_20 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_0_24 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_0_28 .concat [ 1 1 1 1], L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0, L_000001dffa4c6ad0;
LS_000001dffa4c2140_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2140_0_0, LS_000001dffa4c2140_0_4, LS_000001dffa4c2140_0_8, LS_000001dffa4c2140_0_12;
LS_000001dffa4c2140_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2140_0_16, LS_000001dffa4c2140_0_20, LS_000001dffa4c2140_0_24, LS_000001dffa4c2140_0_28;
L_000001dffa4c2140 .concat [ 16 16 0 0], LS_000001dffa4c2140_1_0, LS_000001dffa4c2140_1_4;
L_000001dffa4c3540 .part L_000001dffa4bd820, 0, 1;
LS_000001dffa4c46c0_0_0 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_0_4 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_0_8 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_0_12 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_0_16 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_0_20 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_0_24 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_0_28 .concat [ 1 1 1 1], L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540, L_000001dffa4c3540;
LS_000001dffa4c46c0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c46c0_0_0, LS_000001dffa4c46c0_0_4, LS_000001dffa4c46c0_0_8, LS_000001dffa4c46c0_0_12;
LS_000001dffa4c46c0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c46c0_0_16, LS_000001dffa4c46c0_0_20, LS_000001dffa4c46c0_0_24, LS_000001dffa4c46c0_0_28;
L_000001dffa4c46c0 .concat [ 16 16 0 0], LS_000001dffa4c46c0_1_0, LS_000001dffa4c46c0_1_4;
L_000001dffa4c4260 .part L_000001dffa4bd820, 1, 1;
LS_000001dffa4c3ae0_0_0 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_0_4 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_0_8 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_0_12 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_0_16 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_0_20 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_0_24 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_0_28 .concat [ 1 1 1 1], L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260, L_000001dffa4c4260;
LS_000001dffa4c3ae0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3ae0_0_0, LS_000001dffa4c3ae0_0_4, LS_000001dffa4c3ae0_0_8, LS_000001dffa4c3ae0_0_12;
LS_000001dffa4c3ae0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3ae0_0_16, LS_000001dffa4c3ae0_0_20, LS_000001dffa4c3ae0_0_24, LS_000001dffa4c3ae0_0_28;
L_000001dffa4c3ae0 .concat [ 16 16 0 0], LS_000001dffa4c3ae0_1_0, LS_000001dffa4c3ae0_1_4;
L_000001dffa4c3220 .part L_000001dffa4bd820, 0, 1;
LS_000001dffa4c2fa0_0_0 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_0_4 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_0_8 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_0_12 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_0_16 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_0_20 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_0_24 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_0_28 .concat [ 1 1 1 1], L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00, L_000001dffa4c6d00;
LS_000001dffa4c2fa0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2fa0_0_0, LS_000001dffa4c2fa0_0_4, LS_000001dffa4c2fa0_0_8, LS_000001dffa4c2fa0_0_12;
LS_000001dffa4c2fa0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2fa0_0_16, LS_000001dffa4c2fa0_0_20, LS_000001dffa4c2fa0_0_24, LS_000001dffa4c2fa0_0_28;
L_000001dffa4c2fa0 .concat [ 16 16 0 0], LS_000001dffa4c2fa0_1_0, LS_000001dffa4c2fa0_1_4;
L_000001dffa4c34a0 .part L_000001dffa4bd820, 1, 1;
LS_000001dffa4c2c80_0_0 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_0_4 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_0_8 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_0_12 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_0_16 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_0_20 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_0_24 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_0_28 .concat [ 1 1 1 1], L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0, L_000001dffa4c34a0;
LS_000001dffa4c2c80_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2c80_0_0, LS_000001dffa4c2c80_0_4, LS_000001dffa4c2c80_0_8, LS_000001dffa4c2c80_0_12;
LS_000001dffa4c2c80_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2c80_0_16, LS_000001dffa4c2c80_0_20, LS_000001dffa4c2c80_0_24, LS_000001dffa4c2c80_0_28;
L_000001dffa4c2c80 .concat [ 16 16 0 0], LS_000001dffa4c2c80_1_0, LS_000001dffa4c2c80_1_4;
L_000001dffa4c35e0 .part L_000001dffa4bd820, 0, 1;
LS_000001dffa4c3360_0_0 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_0_4 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_0_8 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_0_12 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_0_16 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_0_20 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_0_24 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_0_28 .concat [ 1 1 1 1], L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0, L_000001dffa4c35e0;
LS_000001dffa4c3360_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3360_0_0, LS_000001dffa4c3360_0_4, LS_000001dffa4c3360_0_8, LS_000001dffa4c3360_0_12;
LS_000001dffa4c3360_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3360_0_16, LS_000001dffa4c3360_0_20, LS_000001dffa4c3360_0_24, LS_000001dffa4c3360_0_28;
L_000001dffa4c3360 .concat [ 16 16 0 0], LS_000001dffa4c3360_1_0, LS_000001dffa4c3360_1_4;
S_000001dffa2483c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dffa248230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4c5bf0 .functor AND 32, L_000001dffa4c2000, L_000001dffa4c3fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa487800_0 .net "in1", 31 0, L_000001dffa4c2000;  1 drivers
v000001dffa487120_0 .net "in2", 31 0, L_000001dffa4c3fe0;  1 drivers
v000001dffa4876c0_0 .net "out", 31 0, L_000001dffa4c5bf0;  alias, 1 drivers
S_000001dffa281570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dffa248230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4c6980 .functor AND 32, L_000001dffa4c2140, L_000001dffa4c46c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa487760_0 .net "in1", 31 0, L_000001dffa4c2140;  1 drivers
v000001dffa487c60_0 .net "in2", 31 0, L_000001dffa4c46c0;  1 drivers
v000001dffa4878a0_0 .net "out", 31 0, L_000001dffa4c6980;  alias, 1 drivers
S_000001dffa281700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dffa248230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4c6b40 .functor AND 32, L_000001dffa4c3ae0, L_000001dffa4c2fa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa487940_0 .net "in1", 31 0, L_000001dffa4c3ae0;  1 drivers
v000001dffa4879e0_0 .net "in2", 31 0, L_000001dffa4c2fa0;  1 drivers
v000001dffa487ee0_0 .net "out", 31 0, L_000001dffa4c6b40;  alias, 1 drivers
S_000001dffa48ad00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dffa248230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4c5aa0 .functor AND 32, L_000001dffa4c2c80, L_000001dffa4c3360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa487a80_0 .net "in1", 31 0, L_000001dffa4c2c80;  1 drivers
v000001dffa488020_0 .net "in2", 31 0, L_000001dffa4c3360;  1 drivers
v000001dffa488160_0 .net "out", 31 0, L_000001dffa4c5aa0;  alias, 1 drivers
S_000001dffa48b4d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001dffa28ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dffa40c3c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dffa4c7320 .functor NOT 1, L_000001dffa4c2320, C4<0>, C4<0>, C4<0>;
L_000001dffa4c71d0 .functor NOT 1, L_000001dffa4c4760, C4<0>, C4<0>, C4<0>;
L_000001dffa4c7080 .functor NOT 1, L_000001dffa4c2820, C4<0>, C4<0>, C4<0>;
L_000001dffa4dc690 .functor NOT 1, L_000001dffa4c4300, C4<0>, C4<0>, C4<0>;
L_000001dffa4dc0e0 .functor AND 32, L_000001dffa4c7240, v000001dffa492ab0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4db6d0 .functor AND 32, L_000001dffa4c7010, L_000001dffa5499f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dbba0 .functor OR 32, L_000001dffa4dc0e0, L_000001dffa4db6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4dc000 .functor AND 32, L_000001dffa401290, v000001dffa482a30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dd180 .functor OR 32, L_000001dffa4dbba0, L_000001dffa4dc000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4dc310 .functor AND 32, L_000001dffa4dc1c0, L_000001dffa4c43a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dc150 .functor OR 32, L_000001dffa4dd180, L_000001dffa4dc310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dffa48d7b0_0 .net *"_ivl_1", 0 0, L_000001dffa4c2320;  1 drivers
v000001dffa48bb90_0 .net *"_ivl_13", 0 0, L_000001dffa4c2820;  1 drivers
v000001dffa48c630_0 .net *"_ivl_14", 0 0, L_000001dffa4c7080;  1 drivers
v000001dffa48b910_0 .net *"_ivl_19", 0 0, L_000001dffa4c20a0;  1 drivers
v000001dffa48bc30_0 .net *"_ivl_2", 0 0, L_000001dffa4c7320;  1 drivers
v000001dffa48baf0_0 .net *"_ivl_23", 0 0, L_000001dffa4c2280;  1 drivers
v000001dffa48c450_0 .net *"_ivl_27", 0 0, L_000001dffa4c4300;  1 drivers
v000001dffa48dfd0_0 .net *"_ivl_28", 0 0, L_000001dffa4dc690;  1 drivers
v000001dffa48c810_0 .net *"_ivl_33", 0 0, L_000001dffa4c2d20;  1 drivers
v000001dffa48c4f0_0 .net *"_ivl_37", 0 0, L_000001dffa4c23c0;  1 drivers
v000001dffa48c8b0_0 .net *"_ivl_40", 31 0, L_000001dffa4dc0e0;  1 drivers
v000001dffa48c1d0_0 .net *"_ivl_42", 31 0, L_000001dffa4db6d0;  1 drivers
v000001dffa48cbd0_0 .net *"_ivl_44", 31 0, L_000001dffa4dbba0;  1 drivers
v000001dffa48cb30_0 .net *"_ivl_46", 31 0, L_000001dffa4dc000;  1 drivers
v000001dffa48cf90_0 .net *"_ivl_48", 31 0, L_000001dffa4dd180;  1 drivers
v000001dffa48ba50_0 .net *"_ivl_50", 31 0, L_000001dffa4dc310;  1 drivers
v000001dffa48d990_0 .net *"_ivl_7", 0 0, L_000001dffa4c4760;  1 drivers
v000001dffa48d170_0 .net *"_ivl_8", 0 0, L_000001dffa4c71d0;  1 drivers
v000001dffa48b9b0_0 .net "ina", 31 0, v000001dffa492ab0_0;  alias, 1 drivers
v000001dffa48bcd0_0 .net "inb", 31 0, L_000001dffa5499f0;  alias, 1 drivers
v000001dffa48beb0_0 .net "inc", 31 0, v000001dffa482a30_0;  alias, 1 drivers
v000001dffa48c270_0 .net "ind", 31 0, L_000001dffa4c43a0;  alias, 1 drivers
v000001dffa48d3f0_0 .net "out", 31 0, L_000001dffa4dc150;  alias, 1 drivers
v000001dffa48d490_0 .net "s0", 31 0, L_000001dffa4c7240;  1 drivers
v000001dffa48d530_0 .net "s1", 31 0, L_000001dffa4c7010;  1 drivers
v000001dffa48c310_0 .net "s2", 31 0, L_000001dffa401290;  1 drivers
v000001dffa48d850_0 .net "s3", 31 0, L_000001dffa4dc1c0;  1 drivers
v000001dffa48da30_0 .net "sel", 1 0, L_000001dffa4c0660;  alias, 1 drivers
L_000001dffa4c2320 .part L_000001dffa4c0660, 1, 1;
LS_000001dffa4c4620_0_0 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_0_4 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_0_8 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_0_12 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_0_16 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_0_20 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_0_24 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_0_28 .concat [ 1 1 1 1], L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320, L_000001dffa4c7320;
LS_000001dffa4c4620_1_0 .concat [ 4 4 4 4], LS_000001dffa4c4620_0_0, LS_000001dffa4c4620_0_4, LS_000001dffa4c4620_0_8, LS_000001dffa4c4620_0_12;
LS_000001dffa4c4620_1_4 .concat [ 4 4 4 4], LS_000001dffa4c4620_0_16, LS_000001dffa4c4620_0_20, LS_000001dffa4c4620_0_24, LS_000001dffa4c4620_0_28;
L_000001dffa4c4620 .concat [ 16 16 0 0], LS_000001dffa4c4620_1_0, LS_000001dffa4c4620_1_4;
L_000001dffa4c4760 .part L_000001dffa4c0660, 0, 1;
LS_000001dffa4c3b80_0_0 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_0_4 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_0_8 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_0_12 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_0_16 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_0_20 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_0_24 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_0_28 .concat [ 1 1 1 1], L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0, L_000001dffa4c71d0;
LS_000001dffa4c3b80_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3b80_0_0, LS_000001dffa4c3b80_0_4, LS_000001dffa4c3b80_0_8, LS_000001dffa4c3b80_0_12;
LS_000001dffa4c3b80_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3b80_0_16, LS_000001dffa4c3b80_0_20, LS_000001dffa4c3b80_0_24, LS_000001dffa4c3b80_0_28;
L_000001dffa4c3b80 .concat [ 16 16 0 0], LS_000001dffa4c3b80_1_0, LS_000001dffa4c3b80_1_4;
L_000001dffa4c2820 .part L_000001dffa4c0660, 1, 1;
LS_000001dffa4c3c20_0_0 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_0_4 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_0_8 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_0_12 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_0_16 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_0_20 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_0_24 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_0_28 .concat [ 1 1 1 1], L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080, L_000001dffa4c7080;
LS_000001dffa4c3c20_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3c20_0_0, LS_000001dffa4c3c20_0_4, LS_000001dffa4c3c20_0_8, LS_000001dffa4c3c20_0_12;
LS_000001dffa4c3c20_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3c20_0_16, LS_000001dffa4c3c20_0_20, LS_000001dffa4c3c20_0_24, LS_000001dffa4c3c20_0_28;
L_000001dffa4c3c20 .concat [ 16 16 0 0], LS_000001dffa4c3c20_1_0, LS_000001dffa4c3c20_1_4;
L_000001dffa4c20a0 .part L_000001dffa4c0660, 0, 1;
LS_000001dffa4c2b40_0_0 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_0_4 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_0_8 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_0_12 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_0_16 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_0_20 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_0_24 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_0_28 .concat [ 1 1 1 1], L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0, L_000001dffa4c20a0;
LS_000001dffa4c2b40_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2b40_0_0, LS_000001dffa4c2b40_0_4, LS_000001dffa4c2b40_0_8, LS_000001dffa4c2b40_0_12;
LS_000001dffa4c2b40_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2b40_0_16, LS_000001dffa4c2b40_0_20, LS_000001dffa4c2b40_0_24, LS_000001dffa4c2b40_0_28;
L_000001dffa4c2b40 .concat [ 16 16 0 0], LS_000001dffa4c2b40_1_0, LS_000001dffa4c2b40_1_4;
L_000001dffa4c2280 .part L_000001dffa4c0660, 1, 1;
LS_000001dffa4c3720_0_0 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_0_4 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_0_8 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_0_12 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_0_16 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_0_20 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_0_24 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_0_28 .concat [ 1 1 1 1], L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280, L_000001dffa4c2280;
LS_000001dffa4c3720_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3720_0_0, LS_000001dffa4c3720_0_4, LS_000001dffa4c3720_0_8, LS_000001dffa4c3720_0_12;
LS_000001dffa4c3720_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3720_0_16, LS_000001dffa4c3720_0_20, LS_000001dffa4c3720_0_24, LS_000001dffa4c3720_0_28;
L_000001dffa4c3720 .concat [ 16 16 0 0], LS_000001dffa4c3720_1_0, LS_000001dffa4c3720_1_4;
L_000001dffa4c4300 .part L_000001dffa4c0660, 0, 1;
LS_000001dffa4c37c0_0_0 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_0_4 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_0_8 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_0_12 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_0_16 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_0_20 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_0_24 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_0_28 .concat [ 1 1 1 1], L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690, L_000001dffa4dc690;
LS_000001dffa4c37c0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c37c0_0_0, LS_000001dffa4c37c0_0_4, LS_000001dffa4c37c0_0_8, LS_000001dffa4c37c0_0_12;
LS_000001dffa4c37c0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c37c0_0_16, LS_000001dffa4c37c0_0_20, LS_000001dffa4c37c0_0_24, LS_000001dffa4c37c0_0_28;
L_000001dffa4c37c0 .concat [ 16 16 0 0], LS_000001dffa4c37c0_1_0, LS_000001dffa4c37c0_1_4;
L_000001dffa4c2d20 .part L_000001dffa4c0660, 1, 1;
LS_000001dffa4c21e0_0_0 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_0_4 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_0_8 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_0_12 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_0_16 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_0_20 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_0_24 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_0_28 .concat [ 1 1 1 1], L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20, L_000001dffa4c2d20;
LS_000001dffa4c21e0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c21e0_0_0, LS_000001dffa4c21e0_0_4, LS_000001dffa4c21e0_0_8, LS_000001dffa4c21e0_0_12;
LS_000001dffa4c21e0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c21e0_0_16, LS_000001dffa4c21e0_0_20, LS_000001dffa4c21e0_0_24, LS_000001dffa4c21e0_0_28;
L_000001dffa4c21e0 .concat [ 16 16 0 0], LS_000001dffa4c21e0_1_0, LS_000001dffa4c21e0_1_4;
L_000001dffa4c23c0 .part L_000001dffa4c0660, 0, 1;
LS_000001dffa4c2be0_0_0 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_0_4 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_0_8 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_0_12 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_0_16 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_0_20 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_0_24 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_0_28 .concat [ 1 1 1 1], L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0, L_000001dffa4c23c0;
LS_000001dffa4c2be0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2be0_0_0, LS_000001dffa4c2be0_0_4, LS_000001dffa4c2be0_0_8, LS_000001dffa4c2be0_0_12;
LS_000001dffa4c2be0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2be0_0_16, LS_000001dffa4c2be0_0_20, LS_000001dffa4c2be0_0_24, LS_000001dffa4c2be0_0_28;
L_000001dffa4c2be0 .concat [ 16 16 0 0], LS_000001dffa4c2be0_1_0, LS_000001dffa4c2be0_1_4;
S_000001dffa48ab70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dffa48b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4c7240 .functor AND 32, L_000001dffa4c4620, L_000001dffa4c3b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48d5d0_0 .net "in1", 31 0, L_000001dffa4c4620;  1 drivers
v000001dffa48df30_0 .net "in2", 31 0, L_000001dffa4c3b80;  1 drivers
v000001dffa48d2b0_0 .net "out", 31 0, L_000001dffa4c7240;  alias, 1 drivers
S_000001dffa48b340 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dffa48b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4c7010 .functor AND 32, L_000001dffa4c3c20, L_000001dffa4c2b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48c6d0_0 .net "in1", 31 0, L_000001dffa4c3c20;  1 drivers
v000001dffa48dc10_0 .net "in2", 31 0, L_000001dffa4c2b40;  1 drivers
v000001dffa48d8f0_0 .net "out", 31 0, L_000001dffa4c7010;  alias, 1 drivers
S_000001dffa48b660 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dffa48b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa401290 .functor AND 32, L_000001dffa4c3720, L_000001dffa4c37c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48c950_0 .net "in1", 31 0, L_000001dffa4c3720;  1 drivers
v000001dffa48bd70_0 .net "in2", 31 0, L_000001dffa4c37c0;  1 drivers
v000001dffa48c9f0_0 .net "out", 31 0, L_000001dffa401290;  alias, 1 drivers
S_000001dffa48a850 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dffa48b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4dc1c0 .functor AND 32, L_000001dffa4c21e0, L_000001dffa4c2be0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48cc70_0 .net "in1", 31 0, L_000001dffa4c21e0;  1 drivers
v000001dffa48c590_0 .net "in2", 31 0, L_000001dffa4c2be0;  1 drivers
v000001dffa48d0d0_0 .net "out", 31 0, L_000001dffa4dc1c0;  alias, 1 drivers
S_000001dffa48b020 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001dffa28ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dffa40d180 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dffa4dc230 .functor NOT 1, L_000001dffa4c2e60, C4<0>, C4<0>, C4<0>;
L_000001dffa4dc700 .functor NOT 1, L_000001dffa4c2f00, C4<0>, C4<0>, C4<0>;
L_000001dffa4dc2a0 .functor NOT 1, L_000001dffa4c3860, C4<0>, C4<0>, C4<0>;
L_000001dffa4dd1f0 .functor NOT 1, L_000001dffa4c3d60, C4<0>, C4<0>, C4<0>;
L_000001dffa4dc380 .functor AND 32, L_000001dffa4dbeb0, v000001dffa4937d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dca10 .functor AND 32, L_000001dffa4dba50, L_000001dffa5499f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dc7e0 .functor OR 32, L_000001dffa4dc380, L_000001dffa4dca10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4dc5b0 .functor AND 32, L_000001dffa4db740, v000001dffa482a30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dc850 .functor OR 32, L_000001dffa4dc7e0, L_000001dffa4dc5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4dcfc0 .functor AND 32, L_000001dffa4db970, L_000001dffa4c43a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dc3f0 .functor OR 32, L_000001dffa4dc850, L_000001dffa4dcfc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dffa48e430_0 .net *"_ivl_1", 0 0, L_000001dffa4c2e60;  1 drivers
v000001dffa48f5b0_0 .net *"_ivl_13", 0 0, L_000001dffa4c3860;  1 drivers
v000001dffa48f1f0_0 .net *"_ivl_14", 0 0, L_000001dffa4dc2a0;  1 drivers
v000001dffa48f650_0 .net *"_ivl_19", 0 0, L_000001dffa4c25a0;  1 drivers
v000001dffa48ecf0_0 .net *"_ivl_2", 0 0, L_000001dffa4dc230;  1 drivers
v000001dffa48e070_0 .net *"_ivl_23", 0 0, L_000001dffa4c2640;  1 drivers
v000001dffa48f330_0 .net *"_ivl_27", 0 0, L_000001dffa4c3d60;  1 drivers
v000001dffa48e4d0_0 .net *"_ivl_28", 0 0, L_000001dffa4dd1f0;  1 drivers
v000001dffa48f0b0_0 .net *"_ivl_33", 0 0, L_000001dffa4c4120;  1 drivers
v000001dffa48f510_0 .net *"_ivl_37", 0 0, L_000001dffa4c28c0;  1 drivers
v000001dffa48f150_0 .net *"_ivl_40", 31 0, L_000001dffa4dc380;  1 drivers
v000001dffa48ea70_0 .net *"_ivl_42", 31 0, L_000001dffa4dca10;  1 drivers
v000001dffa48e930_0 .net *"_ivl_44", 31 0, L_000001dffa4dc7e0;  1 drivers
v000001dffa48eb10_0 .net *"_ivl_46", 31 0, L_000001dffa4dc5b0;  1 drivers
v000001dffa48e570_0 .net *"_ivl_48", 31 0, L_000001dffa4dc850;  1 drivers
v000001dffa48ec50_0 .net *"_ivl_50", 31 0, L_000001dffa4dcfc0;  1 drivers
v000001dffa48ed90_0 .net *"_ivl_7", 0 0, L_000001dffa4c2f00;  1 drivers
v000001dffa48f290_0 .net *"_ivl_8", 0 0, L_000001dffa4dc700;  1 drivers
v000001dffa48e610_0 .net "ina", 31 0, v000001dffa4937d0_0;  alias, 1 drivers
v000001dffa48f3d0_0 .net "inb", 31 0, L_000001dffa5499f0;  alias, 1 drivers
v000001dffa48f470_0 .net "inc", 31 0, v000001dffa482a30_0;  alias, 1 drivers
v000001dffa48f6f0_0 .net "ind", 31 0, L_000001dffa4c43a0;  alias, 1 drivers
v000001dffa48e250_0 .net "out", 31 0, L_000001dffa4dc3f0;  alias, 1 drivers
v000001dffa48e2f0_0 .net "s0", 31 0, L_000001dffa4dbeb0;  1 drivers
v000001dffa48e6b0_0 .net "s1", 31 0, L_000001dffa4dba50;  1 drivers
v000001dffa48e750_0 .net "s2", 31 0, L_000001dffa4db740;  1 drivers
v000001dffa491d90_0 .net "s3", 31 0, L_000001dffa4db970;  1 drivers
v000001dffa493370_0 .net "sel", 1 0, L_000001dffa4c1060;  alias, 1 drivers
L_000001dffa4c2e60 .part L_000001dffa4c1060, 1, 1;
LS_000001dffa4c2460_0_0 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_0_4 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_0_8 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_0_12 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_0_16 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_0_20 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_0_24 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_0_28 .concat [ 1 1 1 1], L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230, L_000001dffa4dc230;
LS_000001dffa4c2460_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2460_0_0, LS_000001dffa4c2460_0_4, LS_000001dffa4c2460_0_8, LS_000001dffa4c2460_0_12;
LS_000001dffa4c2460_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2460_0_16, LS_000001dffa4c2460_0_20, LS_000001dffa4c2460_0_24, LS_000001dffa4c2460_0_28;
L_000001dffa4c2460 .concat [ 16 16 0 0], LS_000001dffa4c2460_1_0, LS_000001dffa4c2460_1_4;
L_000001dffa4c2f00 .part L_000001dffa4c1060, 0, 1;
LS_000001dffa4c4080_0_0 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_0_4 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_0_8 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_0_12 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_0_16 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_0_20 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_0_24 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_0_28 .concat [ 1 1 1 1], L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700, L_000001dffa4dc700;
LS_000001dffa4c4080_1_0 .concat [ 4 4 4 4], LS_000001dffa4c4080_0_0, LS_000001dffa4c4080_0_4, LS_000001dffa4c4080_0_8, LS_000001dffa4c4080_0_12;
LS_000001dffa4c4080_1_4 .concat [ 4 4 4 4], LS_000001dffa4c4080_0_16, LS_000001dffa4c4080_0_20, LS_000001dffa4c4080_0_24, LS_000001dffa4c4080_0_28;
L_000001dffa4c4080 .concat [ 16 16 0 0], LS_000001dffa4c4080_1_0, LS_000001dffa4c4080_1_4;
L_000001dffa4c3860 .part L_000001dffa4c1060, 1, 1;
LS_000001dffa4c3cc0_0_0 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_0_4 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_0_8 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_0_12 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_0_16 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_0_20 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_0_24 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_0_28 .concat [ 1 1 1 1], L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0, L_000001dffa4dc2a0;
LS_000001dffa4c3cc0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3cc0_0_0, LS_000001dffa4c3cc0_0_4, LS_000001dffa4c3cc0_0_8, LS_000001dffa4c3cc0_0_12;
LS_000001dffa4c3cc0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3cc0_0_16, LS_000001dffa4c3cc0_0_20, LS_000001dffa4c3cc0_0_24, LS_000001dffa4c3cc0_0_28;
L_000001dffa4c3cc0 .concat [ 16 16 0 0], LS_000001dffa4c3cc0_1_0, LS_000001dffa4c3cc0_1_4;
L_000001dffa4c25a0 .part L_000001dffa4c1060, 0, 1;
LS_000001dffa4c2500_0_0 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_0_4 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_0_8 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_0_12 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_0_16 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_0_20 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_0_24 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_0_28 .concat [ 1 1 1 1], L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0, L_000001dffa4c25a0;
LS_000001dffa4c2500_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2500_0_0, LS_000001dffa4c2500_0_4, LS_000001dffa4c2500_0_8, LS_000001dffa4c2500_0_12;
LS_000001dffa4c2500_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2500_0_16, LS_000001dffa4c2500_0_20, LS_000001dffa4c2500_0_24, LS_000001dffa4c2500_0_28;
L_000001dffa4c2500 .concat [ 16 16 0 0], LS_000001dffa4c2500_1_0, LS_000001dffa4c2500_1_4;
L_000001dffa4c2640 .part L_000001dffa4c1060, 1, 1;
LS_000001dffa4c3a40_0_0 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_0_4 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_0_8 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_0_12 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_0_16 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_0_20 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_0_24 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_0_28 .concat [ 1 1 1 1], L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640, L_000001dffa4c2640;
LS_000001dffa4c3a40_1_0 .concat [ 4 4 4 4], LS_000001dffa4c3a40_0_0, LS_000001dffa4c3a40_0_4, LS_000001dffa4c3a40_0_8, LS_000001dffa4c3a40_0_12;
LS_000001dffa4c3a40_1_4 .concat [ 4 4 4 4], LS_000001dffa4c3a40_0_16, LS_000001dffa4c3a40_0_20, LS_000001dffa4c3a40_0_24, LS_000001dffa4c3a40_0_28;
L_000001dffa4c3a40 .concat [ 16 16 0 0], LS_000001dffa4c3a40_1_0, LS_000001dffa4c3a40_1_4;
L_000001dffa4c3d60 .part L_000001dffa4c1060, 0, 1;
LS_000001dffa4c26e0_0_0 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_0_4 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_0_8 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_0_12 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_0_16 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_0_20 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_0_24 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_0_28 .concat [ 1 1 1 1], L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0, L_000001dffa4dd1f0;
LS_000001dffa4c26e0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c26e0_0_0, LS_000001dffa4c26e0_0_4, LS_000001dffa4c26e0_0_8, LS_000001dffa4c26e0_0_12;
LS_000001dffa4c26e0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c26e0_0_16, LS_000001dffa4c26e0_0_20, LS_000001dffa4c26e0_0_24, LS_000001dffa4c26e0_0_28;
L_000001dffa4c26e0 .concat [ 16 16 0 0], LS_000001dffa4c26e0_1_0, LS_000001dffa4c26e0_1_4;
L_000001dffa4c4120 .part L_000001dffa4c1060, 1, 1;
LS_000001dffa4c2780_0_0 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_0_4 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_0_8 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_0_12 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_0_16 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_0_20 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_0_24 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_0_28 .concat [ 1 1 1 1], L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120, L_000001dffa4c4120;
LS_000001dffa4c2780_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2780_0_0, LS_000001dffa4c2780_0_4, LS_000001dffa4c2780_0_8, LS_000001dffa4c2780_0_12;
LS_000001dffa4c2780_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2780_0_16, LS_000001dffa4c2780_0_20, LS_000001dffa4c2780_0_24, LS_000001dffa4c2780_0_28;
L_000001dffa4c2780 .concat [ 16 16 0 0], LS_000001dffa4c2780_1_0, LS_000001dffa4c2780_1_4;
L_000001dffa4c28c0 .part L_000001dffa4c1060, 0, 1;
LS_000001dffa4c2960_0_0 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_0_4 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_0_8 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_0_12 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_0_16 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_0_20 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_0_24 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_0_28 .concat [ 1 1 1 1], L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0, L_000001dffa4c28c0;
LS_000001dffa4c2960_1_0 .concat [ 4 4 4 4], LS_000001dffa4c2960_0_0, LS_000001dffa4c2960_0_4, LS_000001dffa4c2960_0_8, LS_000001dffa4c2960_0_12;
LS_000001dffa4c2960_1_4 .concat [ 4 4 4 4], LS_000001dffa4c2960_0_16, LS_000001dffa4c2960_0_20, LS_000001dffa4c2960_0_24, LS_000001dffa4c2960_0_28;
L_000001dffa4c2960 .concat [ 16 16 0 0], LS_000001dffa4c2960_1_0, LS_000001dffa4c2960_1_4;
S_000001dffa48b1b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dffa48b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4dbeb0 .functor AND 32, L_000001dffa4c2460, L_000001dffa4c4080, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48dad0_0 .net "in1", 31 0, L_000001dffa4c2460;  1 drivers
v000001dffa48e390_0 .net "in2", 31 0, L_000001dffa4c4080;  1 drivers
v000001dffa48e890_0 .net "out", 31 0, L_000001dffa4dbeb0;  alias, 1 drivers
S_000001dffa48a9e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dffa48b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4dba50 .functor AND 32, L_000001dffa4c3cc0, L_000001dffa4c2500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48e9d0_0 .net "in1", 31 0, L_000001dffa4c3cc0;  1 drivers
v000001dffa48eed0_0 .net "in2", 31 0, L_000001dffa4c2500;  1 drivers
v000001dffa48e110_0 .net "out", 31 0, L_000001dffa4dba50;  alias, 1 drivers
S_000001dffa48ae90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dffa48b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4db740 .functor AND 32, L_000001dffa4c3a40, L_000001dffa4c26e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48ebb0_0 .net "in1", 31 0, L_000001dffa4c3a40;  1 drivers
v000001dffa48e7f0_0 .net "in2", 31 0, L_000001dffa4c26e0;  1 drivers
v000001dffa48ee30_0 .net "out", 31 0, L_000001dffa4db740;  alias, 1 drivers
S_000001dffa48feb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dffa48b020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dffa4db970 .functor AND 32, L_000001dffa4c2780, L_000001dffa4c2960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dffa48e1b0_0 .net "in1", 31 0, L_000001dffa4c2780;  1 drivers
v000001dffa48ef70_0 .net "in2", 31 0, L_000001dffa4c2960;  1 drivers
v000001dffa48f010_0 .net "out", 31 0, L_000001dffa4db970;  alias, 1 drivers
S_000001dffa490fe0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001dffa495840 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa495878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa4958b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa4958e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa495920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa495958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa495990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa4959c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa495a00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa495a38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa495a70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa495aa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa495ae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa495b18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa495b50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa495b88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa495bc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa495bf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa495c30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa495c68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa495ca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa495cd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa495d10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa495d48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa495d80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dffa492e70_0 .var "EX1_PC", 31 0;
v000001dffa493f50_0 .var "EX1_PFC", 31 0;
v000001dffa492ab0_0 .var "EX1_forward_to_B", 31 0;
v000001dffa491890_0 .var "EX1_is_beq", 0 0;
v000001dffa492650_0 .var "EX1_is_bne", 0 0;
v000001dffa493af0_0 .var "EX1_is_jal", 0 0;
v000001dffa492330_0 .var "EX1_is_jr", 0 0;
v000001dffa492bf0_0 .var "EX1_is_oper2_immed", 0 0;
v000001dffa493e10_0 .var "EX1_memread", 0 0;
v000001dffa493eb0_0 .var "EX1_memwrite", 0 0;
v000001dffa492970_0 .var "EX1_opcode", 11 0;
v000001dffa4932d0_0 .var "EX1_predicted", 0 0;
v000001dffa493730_0 .var "EX1_rd_ind", 4 0;
v000001dffa492a10_0 .var "EX1_rd_indzero", 0 0;
v000001dffa491b10_0 .var "EX1_regwrite", 0 0;
v000001dffa492150_0 .var "EX1_rs1", 31 0;
v000001dffa4923d0_0 .var "EX1_rs1_ind", 4 0;
v000001dffa4937d0_0 .var "EX1_rs2", 31 0;
v000001dffa492790_0 .var "EX1_rs2_ind", 4 0;
v000001dffa493d70_0 .net "FLUSH", 0 0, v000001dffa498240_0;  alias, 1 drivers
v000001dffa493b90_0 .net "ID_PC", 31 0, v000001dffa49df60_0;  alias, 1 drivers
v000001dffa492d30_0 .net "ID_PFC_to_EX", 31 0, L_000001dffa4bff80;  alias, 1 drivers
v000001dffa492b50_0 .net "ID_forward_to_B", 31 0, L_000001dffa4c1380;  alias, 1 drivers
v000001dffa492fb0_0 .net "ID_is_beq", 0 0, L_000001dffa4c11a0;  alias, 1 drivers
v000001dffa4930f0_0 .net "ID_is_bne", 0 0, L_000001dffa4c0200;  alias, 1 drivers
v000001dffa493c30_0 .net "ID_is_jal", 0 0, L_000001dffa4c39a0;  alias, 1 drivers
v000001dffa492c90_0 .net "ID_is_jr", 0 0, L_000001dffa4c02a0;  alias, 1 drivers
v000001dffa4925b0_0 .net "ID_is_oper2_immed", 0 0, L_000001dffa4c5e90;  alias, 1 drivers
v000001dffa4934b0_0 .net "ID_memread", 0 0, L_000001dffa4c2dc0;  alias, 1 drivers
v000001dffa491930_0 .net "ID_memwrite", 0 0, L_000001dffa4c3ea0;  alias, 1 drivers
v000001dffa492470_0 .net "ID_opcode", 11 0, v000001dffa4adbb0_0;  alias, 1 drivers
v000001dffa4919d0_0 .net "ID_predicted", 0 0, v000001dffa496da0_0;  alias, 1 drivers
v000001dffa491bb0_0 .net "ID_rd_ind", 4 0, v000001dffa4ae6f0_0;  alias, 1 drivers
v000001dffa4926f0_0 .net "ID_rd_indzero", 0 0, L_000001dffa4c3f40;  1 drivers
v000001dffa493550_0 .net "ID_regwrite", 0 0, L_000001dffa4c3900;  alias, 1 drivers
v000001dffa493870_0 .net "ID_rs1", 31 0, v000001dffa49cb60_0;  alias, 1 drivers
v000001dffa493910_0 .net "ID_rs1_ind", 4 0, v000001dffa4add90_0;  alias, 1 drivers
v000001dffa493cd0_0 .net "ID_rs2", 31 0, v000001dffa49bf80_0;  alias, 1 drivers
v000001dffa491a70_0 .net "ID_rs2_ind", 4 0, v000001dffa4af370_0;  alias, 1 drivers
v000001dffa491f70_0 .net "clk", 0 0, L_000001dffa4c68a0;  1 drivers
v000001dffa491c50_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
E_000001dffa40ccc0 .event posedge, v000001dffa482850_0, v000001dffa491f70_0;
S_000001dffa4901d0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001dffa495dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa495df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa495e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa495e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa495ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa495ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa495f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa495f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa495f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa495fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa495ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa496028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa496060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa496098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa4960d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa496108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa496140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa496178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa4961b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa4961e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa496220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa496258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa496290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa4962c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa496300 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dffa491cf0_0 .net "EX1_ALU_OPER1", 31 0, L_000001dffa4c70f0;  alias, 1 drivers
v000001dffa491ed0_0 .net "EX1_ALU_OPER2", 31 0, L_000001dffa4dc150;  alias, 1 drivers
v000001dffa492010_0 .net "EX1_PC", 31 0, v000001dffa492e70_0;  alias, 1 drivers
v000001dffa4920b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001dffa4c4440;  alias, 1 drivers
v000001dffa4921f0_0 .net "EX1_forward_to_B", 31 0, v000001dffa492ab0_0;  alias, 1 drivers
v000001dffa495030_0 .net "EX1_is_beq", 0 0, v000001dffa491890_0;  alias, 1 drivers
v000001dffa494db0_0 .net "EX1_is_bne", 0 0, v000001dffa492650_0;  alias, 1 drivers
v000001dffa4950d0_0 .net "EX1_is_jal", 0 0, v000001dffa493af0_0;  alias, 1 drivers
v000001dffa494b30_0 .net "EX1_is_jr", 0 0, v000001dffa492330_0;  alias, 1 drivers
v000001dffa494c70_0 .net "EX1_is_oper2_immed", 0 0, v000001dffa492bf0_0;  alias, 1 drivers
v000001dffa495710_0 .net "EX1_memread", 0 0, v000001dffa493e10_0;  alias, 1 drivers
v000001dffa494450_0 .net "EX1_memwrite", 0 0, v000001dffa493eb0_0;  alias, 1 drivers
v000001dffa495350_0 .net "EX1_opcode", 11 0, v000001dffa492970_0;  alias, 1 drivers
v000001dffa4946d0_0 .net "EX1_predicted", 0 0, v000001dffa4932d0_0;  alias, 1 drivers
v000001dffa494310_0 .net "EX1_rd_ind", 4 0, v000001dffa493730_0;  alias, 1 drivers
v000001dffa4955d0_0 .net "EX1_rd_indzero", 0 0, v000001dffa492a10_0;  alias, 1 drivers
v000001dffa495170_0 .net "EX1_regwrite", 0 0, v000001dffa491b10_0;  alias, 1 drivers
v000001dffa494090_0 .net "EX1_rs1", 31 0, v000001dffa492150_0;  alias, 1 drivers
v000001dffa495670_0 .net "EX1_rs1_ind", 4 0, v000001dffa4923d0_0;  alias, 1 drivers
v000001dffa494f90_0 .net "EX1_rs2_ind", 4 0, v000001dffa492790_0;  alias, 1 drivers
v000001dffa494770_0 .net "EX1_rs2_out", 31 0, L_000001dffa4dc3f0;  alias, 1 drivers
v000001dffa494810_0 .var "EX2_ALU_OPER1", 31 0;
v000001dffa495210_0 .var "EX2_ALU_OPER2", 31 0;
v000001dffa494a90_0 .var "EX2_PC", 31 0;
v000001dffa494ef0_0 .var "EX2_PFC_to_IF", 31 0;
v000001dffa4952b0_0 .var "EX2_forward_to_B", 31 0;
v000001dffa4953f0_0 .var "EX2_is_beq", 0 0;
v000001dffa495530_0 .var "EX2_is_bne", 0 0;
v000001dffa4944f0_0 .var "EX2_is_jal", 0 0;
v000001dffa494950_0 .var "EX2_is_jr", 0 0;
v000001dffa4948b0_0 .var "EX2_is_oper2_immed", 0 0;
v000001dffa4949f0_0 .var "EX2_memread", 0 0;
v000001dffa495490_0 .var "EX2_memwrite", 0 0;
v000001dffa4943b0_0 .var "EX2_opcode", 11 0;
v000001dffa494130_0 .var "EX2_predicted", 0 0;
v000001dffa4941d0_0 .var "EX2_rd_ind", 4 0;
v000001dffa494270_0 .var "EX2_rd_indzero", 0 0;
v000001dffa494590_0 .var "EX2_regwrite", 0 0;
v000001dffa494bd0_0 .var "EX2_rs1", 31 0;
v000001dffa494630_0 .var "EX2_rs1_ind", 4 0;
v000001dffa494d10_0 .var "EX2_rs2_ind", 4 0;
v000001dffa494e50_0 .var "EX2_rs2_out", 31 0;
v000001dffa497f20_0 .net "FLUSH", 0 0, v000001dffa4972a0_0;  alias, 1 drivers
v000001dffa496620_0 .net "clk", 0 0, L_000001dffa4dc4d0;  1 drivers
v000001dffa498420_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
E_000001dffa40cc00 .event posedge, v000001dffa482850_0, v000001dffa496620_0;
S_000001dffa490680 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001dffa49e350 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa49e388 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa49e3c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa49e3f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa49e430 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa49e468 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa49e4a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa49e4d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa49e510 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa49e548 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa49e580 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa49e5b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa49e5f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa49e628 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa49e660 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa49e698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa49e6d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa49e708 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa49e740 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa49e778 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa49e7b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa49e7e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa49e820 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa49e858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa49e890 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dffa4c6830 .functor OR 1, L_000001dffa4c11a0, L_000001dffa4c0200, C4<0>, C4<0>;
L_000001dffa4c5d40 .functor AND 1, L_000001dffa4c6830, L_000001dffa4c5560, C4<1>, C4<1>;
L_000001dffa4c64b0 .functor OR 1, L_000001dffa4c11a0, L_000001dffa4c0200, C4<0>, C4<0>;
L_000001dffa4c5c60 .functor AND 1, L_000001dffa4c64b0, L_000001dffa4c5560, C4<1>, C4<1>;
L_000001dffa4c5b10 .functor OR 1, L_000001dffa4c11a0, L_000001dffa4c0200, C4<0>, C4<0>;
L_000001dffa4c69f0 .functor AND 1, L_000001dffa4c5b10, v000001dffa496da0_0, C4<1>, C4<1>;
v000001dffa49c160_0 .net "EX1_memread", 0 0, v000001dffa493e10_0;  alias, 1 drivers
v000001dffa49b3a0_0 .net "EX1_opcode", 11 0, v000001dffa492970_0;  alias, 1 drivers
v000001dffa49b440_0 .net "EX1_rd_ind", 4 0, v000001dffa493730_0;  alias, 1 drivers
v000001dffa49d100_0 .net "EX1_rd_indzero", 0 0, v000001dffa492a10_0;  alias, 1 drivers
v000001dffa49c200_0 .net "EX2_memread", 0 0, v000001dffa4949f0_0;  alias, 1 drivers
v000001dffa49b760_0 .net "EX2_opcode", 11 0, v000001dffa4943b0_0;  alias, 1 drivers
v000001dffa49d9c0_0 .net "EX2_rd_ind", 4 0, v000001dffa4941d0_0;  alias, 1 drivers
v000001dffa49b580_0 .net "EX2_rd_indzero", 0 0, v000001dffa494270_0;  alias, 1 drivers
v000001dffa49bee0_0 .net "ID_EX1_flush", 0 0, v000001dffa498240_0;  alias, 1 drivers
v000001dffa49d920_0 .net "ID_EX2_flush", 0 0, v000001dffa4972a0_0;  alias, 1 drivers
v000001dffa49c340_0 .net "ID_is_beq", 0 0, L_000001dffa4c11a0;  alias, 1 drivers
v000001dffa49c2a0_0 .net "ID_is_bne", 0 0, L_000001dffa4c0200;  alias, 1 drivers
v000001dffa49be40_0 .net "ID_is_j", 0 0, L_000001dffa4c3180;  alias, 1 drivers
v000001dffa49d880_0 .net "ID_is_jal", 0 0, L_000001dffa4c39a0;  alias, 1 drivers
v000001dffa49c3e0_0 .net "ID_is_jr", 0 0, L_000001dffa4c02a0;  alias, 1 drivers
v000001dffa49c480_0 .net "ID_opcode", 11 0, v000001dffa4adbb0_0;  alias, 1 drivers
v000001dffa49b6c0_0 .net "ID_rs1_ind", 4 0, v000001dffa4add90_0;  alias, 1 drivers
v000001dffa49c520_0 .net "ID_rs2_ind", 4 0, v000001dffa4af370_0;  alias, 1 drivers
v000001dffa49c5c0_0 .net "IF_ID_flush", 0 0, v000001dffa49ab80_0;  alias, 1 drivers
v000001dffa49b620_0 .net "IF_ID_write", 0 0, v000001dffa499820_0;  alias, 1 drivers
v000001dffa49c7a0_0 .net "PC_src", 2 0, L_000001dffa4c1f60;  alias, 1 drivers
v000001dffa49b940_0 .net "PFC_to_EX", 31 0, L_000001dffa4bff80;  alias, 1 drivers
v000001dffa49c700_0 .net "PFC_to_IF", 31 0, L_000001dffa4c1600;  alias, 1 drivers
v000001dffa49d1a0_0 .net "WB_rd_ind", 4 0, v000001dffa4b0950_0;  alias, 1 drivers
v000001dffa49bbc0_0 .net "Wrong_prediction", 0 0, L_000001dffa4dd500;  alias, 1 drivers
v000001dffa49cde0_0 .net *"_ivl_11", 0 0, L_000001dffa4c5c60;  1 drivers
v000001dffa49da60_0 .net *"_ivl_13", 9 0, L_000001dffa4c0b60;  1 drivers
v000001dffa49d240_0 .net *"_ivl_15", 9 0, L_000001dffa4c0c00;  1 drivers
v000001dffa49b800_0 .net *"_ivl_16", 9 0, L_000001dffa4c0ca0;  1 drivers
v000001dffa49c660_0 .net *"_ivl_19", 9 0, L_000001dffa4c1920;  1 drivers
v000001dffa49ce80_0 .net *"_ivl_20", 9 0, L_000001dffa4bfa80;  1 drivers
v000001dffa49d7e0_0 .net *"_ivl_25", 0 0, L_000001dffa4c5b10;  1 drivers
v000001dffa49cf20_0 .net *"_ivl_27", 0 0, L_000001dffa4c69f0;  1 drivers
v000001dffa49ca20_0 .net *"_ivl_29", 9 0, L_000001dffa4bfbc0;  1 drivers
v000001dffa49c840_0 .net *"_ivl_3", 0 0, L_000001dffa4c6830;  1 drivers
L_000001dffa4e01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001dffa49cac0_0 .net/2u *"_ivl_30", 9 0, L_000001dffa4e01f0;  1 drivers
v000001dffa49cfc0_0 .net *"_ivl_32", 9 0, L_000001dffa4c14c0;  1 drivers
v000001dffa49bb20_0 .net *"_ivl_35", 9 0, L_000001dffa4c1a60;  1 drivers
v000001dffa49b9e0_0 .net *"_ivl_37", 9 0, L_000001dffa4c1560;  1 drivers
v000001dffa49d2e0_0 .net *"_ivl_38", 9 0, L_000001dffa4c1d80;  1 drivers
v000001dffa49d420_0 .net *"_ivl_40", 9 0, L_000001dffa4c1e20;  1 drivers
L_000001dffa4e0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49d4c0_0 .net/2s *"_ivl_45", 21 0, L_000001dffa4e0238;  1 drivers
L_000001dffa4e0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49b8a0_0 .net/2s *"_ivl_50", 21 0, L_000001dffa4e0280;  1 drivers
v000001dffa49d560_0 .net *"_ivl_9", 0 0, L_000001dffa4c64b0;  1 drivers
v000001dffa49d600_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa49db00_0 .net "forward_to_B", 31 0, L_000001dffa4c1380;  alias, 1 drivers
v000001dffa49ba80_0 .net "imm", 31 0, v000001dffa4993c0_0;  1 drivers
v000001dffa49bc60_0 .net "inst", 31 0, v000001dffa49dec0_0;  alias, 1 drivers
v000001dffa49d6a0_0 .net "is_branch_and_taken", 0 0, L_000001dffa4c5d40;  alias, 1 drivers
v000001dffa49d740_0 .net "is_oper2_immed", 0 0, L_000001dffa4c5e90;  alias, 1 drivers
v000001dffa49bd00_0 .net "mem_read", 0 0, L_000001dffa4c2dc0;  alias, 1 drivers
v000001dffa49bda0_0 .net "mem_write", 0 0, L_000001dffa4c3ea0;  alias, 1 drivers
v000001dffa49e0a0_0 .net "pc", 31 0, v000001dffa49df60_0;  alias, 1 drivers
v000001dffa49e1e0_0 .net "pc_write", 0 0, v000001dffa4996e0_0;  alias, 1 drivers
v000001dffa49e280_0 .net "predicted", 0 0, L_000001dffa4c5560;  1 drivers
v000001dffa49e140_0 .net "predicted_to_EX", 0 0, v000001dffa496da0_0;  alias, 1 drivers
v000001dffa49dba0_0 .net "reg_write", 0 0, L_000001dffa4c3900;  alias, 1 drivers
v000001dffa49dc40_0 .net "reg_write_from_wb", 0 0, v000001dffa4aff50_0;  alias, 1 drivers
v000001dffa49e000_0 .net "rs1", 31 0, v000001dffa49cb60_0;  alias, 1 drivers
v000001dffa49dce0_0 .net "rs2", 31 0, v000001dffa49bf80_0;  alias, 1 drivers
v000001dffa49dd80_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
v000001dffa49de20_0 .net "wr_reg_data", 31 0, L_000001dffa5499f0;  alias, 1 drivers
L_000001dffa4c1380 .functor MUXZ 32, v000001dffa49bf80_0, v000001dffa4993c0_0, L_000001dffa4c5e90, C4<>;
L_000001dffa4c0b60 .part v000001dffa49df60_0, 0, 10;
L_000001dffa4c0c00 .part v000001dffa49dec0_0, 0, 10;
L_000001dffa4c0ca0 .arith/sum 10, L_000001dffa4c0b60, L_000001dffa4c0c00;
L_000001dffa4c1920 .part v000001dffa49dec0_0, 0, 10;
L_000001dffa4bfa80 .functor MUXZ 10, L_000001dffa4c1920, L_000001dffa4c0ca0, L_000001dffa4c5c60, C4<>;
L_000001dffa4bfbc0 .part v000001dffa49df60_0, 0, 10;
L_000001dffa4c14c0 .arith/sum 10, L_000001dffa4bfbc0, L_000001dffa4e01f0;
L_000001dffa4c1a60 .part v000001dffa49df60_0, 0, 10;
L_000001dffa4c1560 .part v000001dffa49dec0_0, 0, 10;
L_000001dffa4c1d80 .arith/sum 10, L_000001dffa4c1a60, L_000001dffa4c1560;
L_000001dffa4c1e20 .functor MUXZ 10, L_000001dffa4c1d80, L_000001dffa4c14c0, L_000001dffa4c69f0, C4<>;
L_000001dffa4c1600 .concat8 [ 10 22 0 0], L_000001dffa4bfa80, L_000001dffa4e0238;
L_000001dffa4bff80 .concat8 [ 10 22 0 0], L_000001dffa4c1e20, L_000001dffa4e0280;
S_000001dffa490360 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001dffa490680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001dffa49e8d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa49e908 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa49e940 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa49e978 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa49e9b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa49e9e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa49ea20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa49ea58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa49ea90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa49eac8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa49eb00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa49eb38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa49eb70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa49eba8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa49ebe0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa49ec18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa49ec50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa49ec88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa49ecc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa49ecf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa49ed30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa49ed68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa49eda0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa49edd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa49ee10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dffa4c6050 .functor OR 1, L_000001dffa4c5560, L_000001dffa4c19c0, C4<0>, C4<0>;
L_000001dffa4c5e20 .functor OR 1, L_000001dffa4c6050, L_000001dffa4c1ce0, C4<0>, C4<0>;
v000001dffa496800_0 .net "EX1_opcode", 11 0, v000001dffa492970_0;  alias, 1 drivers
v000001dffa4986a0_0 .net "EX2_opcode", 11 0, v000001dffa4943b0_0;  alias, 1 drivers
v000001dffa497e80_0 .net "ID_opcode", 11 0, v000001dffa4adbb0_0;  alias, 1 drivers
v000001dffa496f80_0 .net "PC_src", 2 0, L_000001dffa4c1f60;  alias, 1 drivers
v000001dffa497480_0 .net "Wrong_prediction", 0 0, L_000001dffa4dd500;  alias, 1 drivers
L_000001dffa4e03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001dffa4987e0_0 .net/2u *"_ivl_0", 2 0, L_000001dffa4e03e8;  1 drivers
v000001dffa498880_0 .net *"_ivl_10", 0 0, L_000001dffa4bfc60;  1 drivers
L_000001dffa4e0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001dffa497660_0 .net/2u *"_ivl_12", 2 0, L_000001dffa4e0508;  1 drivers
L_000001dffa4e0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4968a0_0 .net/2u *"_ivl_14", 11 0, L_000001dffa4e0550;  1 drivers
v000001dffa496b20_0 .net *"_ivl_16", 0 0, L_000001dffa4c19c0;  1 drivers
v000001dffa496440_0 .net *"_ivl_19", 0 0, L_000001dffa4c6050;  1 drivers
L_000001dffa4e0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001dffa498920_0 .net/2u *"_ivl_2", 11 0, L_000001dffa4e0430;  1 drivers
L_000001dffa4e0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dffa498b00_0 .net/2u *"_ivl_20", 11 0, L_000001dffa4e0598;  1 drivers
v000001dffa4970c0_0 .net *"_ivl_22", 0 0, L_000001dffa4c1ce0;  1 drivers
v000001dffa498060_0 .net *"_ivl_25", 0 0, L_000001dffa4c5e20;  1 drivers
L_000001dffa4e05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001dffa497b60_0 .net/2u *"_ivl_26", 2 0, L_000001dffa4e05e0;  1 drivers
L_000001dffa4e0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dffa496940_0 .net/2u *"_ivl_28", 2 0, L_000001dffa4e0628;  1 drivers
v000001dffa498100_0 .net *"_ivl_30", 2 0, L_000001dffa4c1c40;  1 drivers
v000001dffa497ac0_0 .net *"_ivl_32", 2 0, L_000001dffa4bfd00;  1 drivers
v000001dffa497700_0 .net *"_ivl_34", 2 0, L_000001dffa4c0f20;  1 drivers
v000001dffa4981a0_0 .net *"_ivl_4", 0 0, L_000001dffa4bf940;  1 drivers
L_000001dffa4e0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001dffa4964e0_0 .net/2u *"_ivl_6", 2 0, L_000001dffa4e0478;  1 drivers
L_000001dffa4e04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dffa497020_0 .net/2u *"_ivl_8", 11 0, L_000001dffa4e04c0;  1 drivers
v000001dffa4963a0_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa4969e0_0 .net "predicted", 0 0, L_000001dffa4c5560;  alias, 1 drivers
v000001dffa496a80_0 .net "predicted_to_EX", 0 0, v000001dffa496da0_0;  alias, 1 drivers
v000001dffa4977a0_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
v000001dffa497c00_0 .net "state", 1 0, v000001dffa4975c0_0;  1 drivers
L_000001dffa4bf940 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0430;
L_000001dffa4bfc60 .cmp/eq 12, v000001dffa492970_0, L_000001dffa4e04c0;
L_000001dffa4c19c0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0550;
L_000001dffa4c1ce0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0598;
L_000001dffa4c1c40 .functor MUXZ 3, L_000001dffa4e0628, L_000001dffa4e05e0, L_000001dffa4c5e20, C4<>;
L_000001dffa4bfd00 .functor MUXZ 3, L_000001dffa4c1c40, L_000001dffa4e0508, L_000001dffa4bfc60, C4<>;
L_000001dffa4c0f20 .functor MUXZ 3, L_000001dffa4bfd00, L_000001dffa4e0478, L_000001dffa4bf940, C4<>;
L_000001dffa4c1f60 .functor MUXZ 3, L_000001dffa4c0f20, L_000001dffa4e03e8, L_000001dffa4dd500, C4<>;
S_000001dffa490cc0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001dffa490360;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001dffa49ee50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa49ee88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa49eec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa49eef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa49ef30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa49ef68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa49efa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa49efd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa49f010 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa49f048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa49f080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa49f0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa49f0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa49f128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa49f160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa49f198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa49f1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa49f208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa49f240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa49f278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa49f2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa49f2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa49f320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa49f358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa49f390 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dffa4c5790 .functor OR 1, L_000001dffa4c0de0, L_000001dffa4c1b00, C4<0>, C4<0>;
L_000001dffa4c5410 .functor OR 1, L_000001dffa4c0e80, L_000001dffa4c0520, C4<0>, C4<0>;
L_000001dffa4c6600 .functor AND 1, L_000001dffa4c5790, L_000001dffa4c5410, C4<1>, C4<1>;
L_000001dffa4c62f0 .functor NOT 1, L_000001dffa4c6600, C4<0>, C4<0>, C4<0>;
L_000001dffa4c6a60 .functor OR 1, v000001dffa4bdf00_0, L_000001dffa4c62f0, C4<0>, C4<0>;
L_000001dffa4c5560 .functor NOT 1, L_000001dffa4c6a60, C4<0>, C4<0>, C4<0>;
v000001dffa4978e0_0 .net "EX_opcode", 11 0, v000001dffa4943b0_0;  alias, 1 drivers
v000001dffa496bc0_0 .net "ID_opcode", 11 0, v000001dffa4adbb0_0;  alias, 1 drivers
v000001dffa496760_0 .net "Wrong_prediction", 0 0, L_000001dffa4dd500;  alias, 1 drivers
L_000001dffa4e02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dffa497d40_0 .net/2u *"_ivl_0", 11 0, L_000001dffa4e02c8;  1 drivers
L_000001dffa4e0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dffa4966c0_0 .net/2u *"_ivl_10", 1 0, L_000001dffa4e0358;  1 drivers
v000001dffa498600_0 .net *"_ivl_12", 0 0, L_000001dffa4c0e80;  1 drivers
L_000001dffa4e03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001dffa496e40_0 .net/2u *"_ivl_14", 1 0, L_000001dffa4e03a0;  1 drivers
v000001dffa497fc0_0 .net *"_ivl_16", 0 0, L_000001dffa4c0520;  1 drivers
v000001dffa496ee0_0 .net *"_ivl_19", 0 0, L_000001dffa4c5410;  1 drivers
v000001dffa4973e0_0 .net *"_ivl_2", 0 0, L_000001dffa4c0de0;  1 drivers
v000001dffa4989c0_0 .net *"_ivl_21", 0 0, L_000001dffa4c6600;  1 drivers
v000001dffa497ca0_0 .net *"_ivl_22", 0 0, L_000001dffa4c62f0;  1 drivers
v000001dffa497340_0 .net *"_ivl_25", 0 0, L_000001dffa4c6a60;  1 drivers
L_000001dffa4e0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dffa498740_0 .net/2u *"_ivl_4", 11 0, L_000001dffa4e0310;  1 drivers
v000001dffa496c60_0 .net *"_ivl_6", 0 0, L_000001dffa4c1b00;  1 drivers
v000001dffa498a60_0 .net *"_ivl_9", 0 0, L_000001dffa4c5790;  1 drivers
v000001dffa497520_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa497980_0 .net "predicted", 0 0, L_000001dffa4c5560;  alias, 1 drivers
v000001dffa496da0_0 .var "predicted_to_EX", 0 0;
v000001dffa497a20_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
v000001dffa4975c0_0 .var "state", 1 0;
E_000001dffa40d780 .event posedge, v000001dffa497520_0, v000001dffa482850_0;
L_000001dffa4c0de0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e02c8;
L_000001dffa4c1b00 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0310;
L_000001dffa4c0e80 .cmp/eq 2, v000001dffa4975c0_0, L_000001dffa4e0358;
L_000001dffa4c0520 .cmp/eq 2, v000001dffa4975c0_0, L_000001dffa4e03a0;
S_000001dffa48f870 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001dffa490680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001dffa4a93f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa4a9428 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa4a9460 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa4a9498 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa4a94d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa4a9508 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa4a9540 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa4a9578 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa4a95b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa4a95e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa4a9620 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa4a9658 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa4a9690 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa4a96c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa4a9700 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa4a9738 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa4a9770 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa4a97a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa4a97e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa4a9818 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa4a9850 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa4a9888 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa4a98c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa4a98f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa4a9930 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dffa497840_0 .net "EX1_memread", 0 0, v000001dffa493e10_0;  alias, 1 drivers
v000001dffa496580_0 .net "EX1_rd_ind", 4 0, v000001dffa493730_0;  alias, 1 drivers
v000001dffa4984c0_0 .net "EX1_rd_indzero", 0 0, v000001dffa492a10_0;  alias, 1 drivers
v000001dffa497160_0 .net "EX2_memread", 0 0, v000001dffa4949f0_0;  alias, 1 drivers
v000001dffa496d00_0 .net "EX2_rd_ind", 4 0, v000001dffa4941d0_0;  alias, 1 drivers
v000001dffa497200_0 .net "EX2_rd_indzero", 0 0, v000001dffa494270_0;  alias, 1 drivers
v000001dffa498240_0 .var "ID_EX1_flush", 0 0;
v000001dffa4972a0_0 .var "ID_EX2_flush", 0 0;
v000001dffa4982e0_0 .net "ID_opcode", 11 0, v000001dffa4adbb0_0;  alias, 1 drivers
v000001dffa498380_0 .net "ID_rs1_ind", 4 0, v000001dffa4add90_0;  alias, 1 drivers
v000001dffa498560_0 .net "ID_rs2_ind", 4 0, v000001dffa4af370_0;  alias, 1 drivers
v000001dffa499820_0 .var "IF_ID_Write", 0 0;
v000001dffa49ab80_0 .var "IF_ID_flush", 0 0;
v000001dffa4996e0_0 .var "PC_Write", 0 0;
v000001dffa499be0_0 .net "Wrong_prediction", 0 0, L_000001dffa4dd500;  alias, 1 drivers
E_000001dffa40cfc0/0 .event anyedge, v000001dffa487da0_0, v000001dffa493e10_0, v000001dffa492a10_0, v000001dffa493910_0;
E_000001dffa40cfc0/1 .event anyedge, v000001dffa493730_0, v000001dffa491a70_0, v000001dffa3a62c0_0, v000001dffa494270_0;
E_000001dffa40cfc0/2 .event anyedge, v000001dffa482530_0, v000001dffa492470_0;
E_000001dffa40cfc0 .event/or E_000001dffa40cfc0/0, E_000001dffa40cfc0/1, E_000001dffa40cfc0/2;
S_000001dffa4904f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001dffa490680;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001dffa4a9970 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa4a99a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa4a99e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa4a9a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa4a9a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa4a9a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa4a9ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa4a9af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa4a9b30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa4a9b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa4a9ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa4a9bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa4a9c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa4a9c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa4a9c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa4a9cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa4a9cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa4a9d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa4a9d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa4a9d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa4a9dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa4a9e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa4a9e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa4a9e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa4a9eb0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dffa4c5db0 .functor OR 1, L_000001dffa4bfda0, L_000001dffa4bf9e0, C4<0>, C4<0>;
L_000001dffa4c67c0 .functor OR 1, L_000001dffa4c5db0, L_000001dffa4bfb20, C4<0>, C4<0>;
L_000001dffa4c63d0 .functor OR 1, L_000001dffa4c67c0, L_000001dffa4c0480, C4<0>, C4<0>;
L_000001dffa4c6670 .functor OR 1, L_000001dffa4c63d0, L_000001dffa4bfe40, C4<0>, C4<0>;
L_000001dffa4c60c0 .functor OR 1, L_000001dffa4c6670, L_000001dffa4c0020, C4<0>, C4<0>;
L_000001dffa4c6f30 .functor OR 1, L_000001dffa4c60c0, L_000001dffa4c00c0, C4<0>, C4<0>;
L_000001dffa4c6520 .functor OR 1, L_000001dffa4c6f30, L_000001dffa4c0fc0, C4<0>, C4<0>;
L_000001dffa4c5e90 .functor OR 1, L_000001dffa4c6520, L_000001dffa4c0160, C4<0>, C4<0>;
L_000001dffa4c6130 .functor OR 1, L_000001dffa4c3400, L_000001dffa4c44e0, C4<0>, C4<0>;
L_000001dffa4c6280 .functor OR 1, L_000001dffa4c6130, L_000001dffa4c3040, C4<0>, C4<0>;
L_000001dffa4c66e0 .functor OR 1, L_000001dffa4c6280, L_000001dffa4c32c0, C4<0>, C4<0>;
L_000001dffa4c5950 .functor OR 1, L_000001dffa4c66e0, L_000001dffa4c3e00, C4<0>, C4<0>;
v000001dffa499f00_0 .net "ID_opcode", 11 0, v000001dffa4adbb0_0;  alias, 1 drivers
L_000001dffa4e0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa499b40_0 .net/2u *"_ivl_0", 11 0, L_000001dffa4e0670;  1 drivers
L_000001dffa4e0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a720_0 .net/2u *"_ivl_10", 11 0, L_000001dffa4e0700;  1 drivers
L_000001dffa4e0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4995a0_0 .net/2u *"_ivl_102", 11 0, L_000001dffa4e0bc8;  1 drivers
L_000001dffa4e0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49aea0_0 .net/2u *"_ivl_106", 11 0, L_000001dffa4e0c10;  1 drivers
v000001dffa499aa0_0 .net *"_ivl_12", 0 0, L_000001dffa4bfb20;  1 drivers
v000001dffa4998c0_0 .net *"_ivl_15", 0 0, L_000001dffa4c67c0;  1 drivers
L_000001dffa4e0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a680_0 .net/2u *"_ivl_16", 11 0, L_000001dffa4e0748;  1 drivers
v000001dffa499780_0 .net *"_ivl_18", 0 0, L_000001dffa4c0480;  1 drivers
v000001dffa499960_0 .net *"_ivl_2", 0 0, L_000001dffa4bfda0;  1 drivers
v000001dffa49aa40_0 .net *"_ivl_21", 0 0, L_000001dffa4c63d0;  1 drivers
L_000001dffa4e0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a860_0 .net/2u *"_ivl_22", 11 0, L_000001dffa4e0790;  1 drivers
v000001dffa49a0e0_0 .net *"_ivl_24", 0 0, L_000001dffa4bfe40;  1 drivers
v000001dffa499c80_0 .net *"_ivl_27", 0 0, L_000001dffa4c6670;  1 drivers
L_000001dffa4e07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a360_0 .net/2u *"_ivl_28", 11 0, L_000001dffa4e07d8;  1 drivers
v000001dffa499d20_0 .net *"_ivl_30", 0 0, L_000001dffa4c0020;  1 drivers
v000001dffa498ba0_0 .net *"_ivl_33", 0 0, L_000001dffa4c60c0;  1 drivers
L_000001dffa4e0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa498f60_0 .net/2u *"_ivl_34", 11 0, L_000001dffa4e0820;  1 drivers
v000001dffa49a4a0_0 .net *"_ivl_36", 0 0, L_000001dffa4c00c0;  1 drivers
v000001dffa499e60_0 .net *"_ivl_39", 0 0, L_000001dffa4c6f30;  1 drivers
L_000001dffa4e06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001dffa499a00_0 .net/2u *"_ivl_4", 11 0, L_000001dffa4e06b8;  1 drivers
L_000001dffa4e0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001dffa49b120_0 .net/2u *"_ivl_40", 11 0, L_000001dffa4e0868;  1 drivers
v000001dffa499dc0_0 .net *"_ivl_42", 0 0, L_000001dffa4c0fc0;  1 drivers
v000001dffa499fa0_0 .net *"_ivl_45", 0 0, L_000001dffa4c6520;  1 drivers
L_000001dffa4e08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a040_0 .net/2u *"_ivl_46", 11 0, L_000001dffa4e08b0;  1 drivers
v000001dffa49a180_0 .net *"_ivl_48", 0 0, L_000001dffa4c0160;  1 drivers
L_000001dffa4e08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dffa498c40_0 .net/2u *"_ivl_52", 11 0, L_000001dffa4e08f8;  1 drivers
L_000001dffa4e0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dffa498ce0_0 .net/2u *"_ivl_56", 11 0, L_000001dffa4e0940;  1 drivers
v000001dffa49a900_0 .net *"_ivl_6", 0 0, L_000001dffa4bf9e0;  1 drivers
L_000001dffa4e0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a7c0_0 .net/2u *"_ivl_60", 11 0, L_000001dffa4e0988;  1 drivers
L_000001dffa4e09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49b1c0_0 .net/2u *"_ivl_64", 11 0, L_000001dffa4e09d0;  1 drivers
L_000001dffa4e0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a220_0 .net/2u *"_ivl_68", 11 0, L_000001dffa4e0a18;  1 drivers
L_000001dffa4e0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a2c0_0 .net/2u *"_ivl_72", 11 0, L_000001dffa4e0a60;  1 drivers
v000001dffa49a400_0 .net *"_ivl_74", 0 0, L_000001dffa4c3400;  1 drivers
L_000001dffa4e0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dffa49a540_0 .net/2u *"_ivl_76", 11 0, L_000001dffa4e0aa8;  1 drivers
v000001dffa49a5e0_0 .net *"_ivl_78", 0 0, L_000001dffa4c44e0;  1 drivers
v000001dffa49afe0_0 .net *"_ivl_81", 0 0, L_000001dffa4c6130;  1 drivers
L_000001dffa4e0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dffa498d80_0 .net/2u *"_ivl_82", 11 0, L_000001dffa4e0af0;  1 drivers
v000001dffa498ec0_0 .net *"_ivl_84", 0 0, L_000001dffa4c3040;  1 drivers
v000001dffa49a9a0_0 .net *"_ivl_87", 0 0, L_000001dffa4c6280;  1 drivers
L_000001dffa4e0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dffa499000_0 .net/2u *"_ivl_88", 11 0, L_000001dffa4e0b38;  1 drivers
v000001dffa498e20_0 .net *"_ivl_9", 0 0, L_000001dffa4c5db0;  1 drivers
v000001dffa49aae0_0 .net *"_ivl_90", 0 0, L_000001dffa4c32c0;  1 drivers
v000001dffa4990a0_0 .net *"_ivl_93", 0 0, L_000001dffa4c66e0;  1 drivers
L_000001dffa4e0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dffa499140_0 .net/2u *"_ivl_94", 11 0, L_000001dffa4e0b80;  1 drivers
v000001dffa49ac20_0 .net *"_ivl_96", 0 0, L_000001dffa4c3e00;  1 drivers
v000001dffa49acc0_0 .net *"_ivl_99", 0 0, L_000001dffa4c5950;  1 drivers
v000001dffa49ad60_0 .net "is_beq", 0 0, L_000001dffa4c11a0;  alias, 1 drivers
v000001dffa49ae00_0 .net "is_bne", 0 0, L_000001dffa4c0200;  alias, 1 drivers
v000001dffa49af40_0 .net "is_j", 0 0, L_000001dffa4c3180;  alias, 1 drivers
v000001dffa49b080_0 .net "is_jal", 0 0, L_000001dffa4c39a0;  alias, 1 drivers
v000001dffa49b260_0 .net "is_jr", 0 0, L_000001dffa4c02a0;  alias, 1 drivers
v000001dffa499280_0 .net "is_oper2_immed", 0 0, L_000001dffa4c5e90;  alias, 1 drivers
v000001dffa49b300_0 .net "memread", 0 0, L_000001dffa4c2dc0;  alias, 1 drivers
v000001dffa4991e0_0 .net "memwrite", 0 0, L_000001dffa4c3ea0;  alias, 1 drivers
v000001dffa499320_0 .net "regwrite", 0 0, L_000001dffa4c3900;  alias, 1 drivers
L_000001dffa4bfda0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0670;
L_000001dffa4bf9e0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e06b8;
L_000001dffa4bfb20 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0700;
L_000001dffa4c0480 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0748;
L_000001dffa4bfe40 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0790;
L_000001dffa4c0020 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e07d8;
L_000001dffa4c00c0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0820;
L_000001dffa4c0fc0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0868;
L_000001dffa4c0160 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e08b0;
L_000001dffa4c11a0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e08f8;
L_000001dffa4c0200 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0940;
L_000001dffa4c02a0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0988;
L_000001dffa4c39a0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e09d0;
L_000001dffa4c3180 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0a18;
L_000001dffa4c3400 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0a60;
L_000001dffa4c44e0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0aa8;
L_000001dffa4c3040 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0af0;
L_000001dffa4c32c0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0b38;
L_000001dffa4c3e00 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0b80;
L_000001dffa4c3900 .reduce/nor L_000001dffa4c5950;
L_000001dffa4c2dc0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0bc8;
L_000001dffa4c3ea0 .cmp/eq 12, v000001dffa4adbb0_0, L_000001dffa4e0c10;
S_000001dffa490810 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001dffa490680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001dffa4a9ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa4a9f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa4a9f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa4a9f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa4a9fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa4aa008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa4aa040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa4aa078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa4aa0b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa4aa0e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa4aa120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa4aa158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa4aa190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa4aa1c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa4aa200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa4aa238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa4aa270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa4aa2a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa4aa2e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa4aa318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa4aa350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa4aa388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa4aa3c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa4aa3f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa4aa430 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dffa4993c0_0 .var "Immed", 31 0;
v000001dffa499460_0 .net "Inst", 31 0, v000001dffa49dec0_0;  alias, 1 drivers
v000001dffa499500_0 .net "opcode", 11 0, v000001dffa4adbb0_0;  alias, 1 drivers
E_000001dffa40d840 .event anyedge, v000001dffa492470_0, v000001dffa499460_0;
S_000001dffa4909a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001dffa490680;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001dffa49cb60_0 .var "Read_data1", 31 0;
v000001dffa49bf80_0 .var "Read_data2", 31 0;
v000001dffa49d060_0 .net "Read_reg1", 4 0, v000001dffa4add90_0;  alias, 1 drivers
v000001dffa49c8e0_0 .net "Read_reg2", 4 0, v000001dffa4af370_0;  alias, 1 drivers
v000001dffa49cc00_0 .net "Write_data", 31 0, L_000001dffa5499f0;  alias, 1 drivers
v000001dffa49b4e0_0 .net "Write_en", 0 0, v000001dffa4aff50_0;  alias, 1 drivers
v000001dffa49cca0_0 .net "Write_reg", 4 0, v000001dffa4b0950_0;  alias, 1 drivers
v000001dffa49d380_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa49cd40_0 .var/i "i", 31 0;
v000001dffa49c020 .array "reg_file", 0 31, 31 0;
v000001dffa49c980_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
E_000001dffa40d740 .event posedge, v000001dffa497520_0;
S_000001dffa491490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001dffa4909a0;
 .timescale 0 0;
v000001dffa49c0c0_0 .var/i "i", 31 0;
S_000001dffa48fd20 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001dffa4aa470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa4aa4a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa4aa4e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa4aa518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa4aa550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa4aa588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa4aa5c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa4aa5f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa4aa630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa4aa668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa4aa6a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa4aa6d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa4aa710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa4aa748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa4aa780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa4aa7b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa4aa7f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa4aa828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa4aa860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa4aa898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa4aa8d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa4aa908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa4aa940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa4aa978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa4aa9b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dffa49dec0_0 .var "ID_INST", 31 0;
v000001dffa49df60_0 .var "ID_PC", 31 0;
v000001dffa4adbb0_0 .var "ID_opcode", 11 0;
v000001dffa4ae6f0_0 .var "ID_rd_ind", 4 0;
v000001dffa4add90_0 .var "ID_rs1_ind", 4 0;
v000001dffa4af370_0 .var "ID_rs2_ind", 4 0;
v000001dffa4ad750_0 .net "IF_FLUSH", 0 0, v000001dffa49ab80_0;  alias, 1 drivers
v000001dffa4ae790_0 .net "IF_INST", 31 0, L_000001dffa4c6c90;  alias, 1 drivers
v000001dffa4af050_0 .net "IF_PC", 31 0, v000001dffa4af7d0_0;  alias, 1 drivers
v000001dffa4ad7f0_0 .net "clk", 0 0, L_000001dffa4c5f70;  1 drivers
v000001dffa4ae8d0_0 .net "if_id_Write", 0 0, v000001dffa499820_0;  alias, 1 drivers
v000001dffa4aeb50_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
E_000001dffa40cb00 .event posedge, v000001dffa482850_0, v000001dffa4ad7f0_0;
S_000001dffa490e50 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001dffa4b1fd0_0 .net "EX1_PFC", 31 0, L_000001dffa4c4440;  alias, 1 drivers
v000001dffa4b1030_0 .net "EX2_PFC", 31 0, v000001dffa494ef0_0;  alias, 1 drivers
v000001dffa4b0590_0 .net "ID_PFC", 31 0, L_000001dffa4c1600;  alias, 1 drivers
v000001dffa4afaf0_0 .net "PC_src", 2 0, L_000001dffa4c1f60;  alias, 1 drivers
v000001dffa4afff0_0 .net "PC_write", 0 0, v000001dffa4996e0_0;  alias, 1 drivers
L_000001dffa4e0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dffa4b18f0_0 .net/2u *"_ivl_0", 31 0, L_000001dffa4e0088;  1 drivers
v000001dffa4afeb0_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa4b0a90_0 .net "inst", 31 0, L_000001dffa4c6c90;  alias, 1 drivers
v000001dffa4b0bd0_0 .net "inst_mem_in", 31 0, v000001dffa4af7d0_0;  alias, 1 drivers
v000001dffa4b01d0_0 .net "pc_reg_in", 31 0, L_000001dffa4c6360;  1 drivers
v000001dffa4b10d0_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
L_000001dffa4c1ec0 .arith/sum 32, v000001dffa4af7d0_0, L_000001dffa4e0088;
S_000001dffa490b30 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001dffa490e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001dffa4c6c90 .functor BUFZ 32, L_000001dffa4c0ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dffa4adc50_0 .net "Data_Out", 31 0, L_000001dffa4c6c90;  alias, 1 drivers
v000001dffa4adb10 .array "InstMem", 0 1023, 31 0;
v000001dffa4ae150_0 .net *"_ivl_0", 31 0, L_000001dffa4c0ac0;  1 drivers
v000001dffa4ad6b0_0 .net *"_ivl_3", 9 0, L_000001dffa4c12e0;  1 drivers
v000001dffa4af910_0 .net *"_ivl_4", 11 0, L_000001dffa4c1420;  1 drivers
L_000001dffa4e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dffa4aebf0_0 .net *"_ivl_7", 1 0, L_000001dffa4e01a8;  1 drivers
v000001dffa4adcf0_0 .net "addr", 31 0, v000001dffa4af7d0_0;  alias, 1 drivers
v000001dffa4ae830_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa4af190_0 .var/i "i", 31 0;
L_000001dffa4c0ac0 .array/port v000001dffa4adb10, L_000001dffa4c1420;
L_000001dffa4c12e0 .part v000001dffa4af7d0_0, 0, 10;
L_000001dffa4c1420 .concat [ 10 2 0 0], L_000001dffa4c12e0, L_000001dffa4e01a8;
S_000001dffa491170 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001dffa490e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001dffa40ca00 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001dffa4ade30_0 .net "DataIn", 31 0, L_000001dffa4c6360;  alias, 1 drivers
v000001dffa4af7d0_0 .var "DataOut", 31 0;
v000001dffa4ae290_0 .net "PC_Write", 0 0, v000001dffa4996e0_0;  alias, 1 drivers
v000001dffa4af550_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa4ae5b0_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
S_000001dffa490040 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001dffa490e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dffa40d100 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001dffa402720 .functor NOT 1, L_000001dffa4c0700, C4<0>, C4<0>, C4<0>;
L_000001dffa4026b0 .functor NOT 1, L_000001dffa4c05c0, C4<0>, C4<0>, C4<0>;
L_000001dffa4024f0 .functor AND 1, L_000001dffa402720, L_000001dffa4026b0, C4<1>, C4<1>;
L_000001dffa39c390 .functor NOT 1, L_000001dffa4c07a0, C4<0>, C4<0>, C4<0>;
L_000001dffa39ce80 .functor AND 1, L_000001dffa4024f0, L_000001dffa39c390, C4<1>, C4<1>;
L_000001dffa39c6a0 .functor AND 32, L_000001dffa4bf800, L_000001dffa4c1ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa39c9b0 .functor NOT 1, L_000001dffa4c17e0, C4<0>, C4<0>, C4<0>;
L_000001dffa4c55d0 .functor NOT 1, L_000001dffa4c1ba0, C4<0>, C4<0>, C4<0>;
L_000001dffa4c6440 .functor AND 1, L_000001dffa39c9b0, L_000001dffa4c55d0, C4<1>, C4<1>;
L_000001dffa4c5cd0 .functor AND 1, L_000001dffa4c6440, L_000001dffa4c1740, C4<1>, C4<1>;
L_000001dffa4c6750 .functor AND 32, L_000001dffa4bfee0, L_000001dffa4c1600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c61a0 .functor OR 32, L_000001dffa39c6a0, L_000001dffa4c6750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4c5480 .functor NOT 1, L_000001dffa4c0840, C4<0>, C4<0>, C4<0>;
L_000001dffa4c5800 .functor AND 1, L_000001dffa4c5480, L_000001dffa4c0340, C4<1>, C4<1>;
L_000001dffa4c5fe0 .functor NOT 1, L_000001dffa4c08e0, C4<0>, C4<0>, C4<0>;
L_000001dffa4c5720 .functor AND 1, L_000001dffa4c5800, L_000001dffa4c5fe0, C4<1>, C4<1>;
L_000001dffa4c6d70 .functor AND 32, L_000001dffa4c03e0, v000001dffa4af7d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c54f0 .functor OR 32, L_000001dffa4c61a0, L_000001dffa4c6d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4c6de0 .functor NOT 1, L_000001dffa4c1100, C4<0>, C4<0>, C4<0>;
L_000001dffa4c6e50 .functor AND 1, L_000001dffa4c6de0, L_000001dffa4c0980, C4<1>, C4<1>;
L_000001dffa4c5870 .functor AND 1, L_000001dffa4c6e50, L_000001dffa4c1240, C4<1>, C4<1>;
L_000001dffa4c58e0 .functor AND 32, L_000001dffa4c0d40, L_000001dffa4c4440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c6590 .functor OR 32, L_000001dffa4c54f0, L_000001dffa4c58e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dffa4c5f00 .functor NOT 1, L_000001dffa4c1880, C4<0>, C4<0>, C4<0>;
L_000001dffa4c5640 .functor AND 1, L_000001dffa4bf8a0, L_000001dffa4c5f00, C4<1>, C4<1>;
L_000001dffa4c6ec0 .functor NOT 1, L_000001dffa4c16a0, C4<0>, C4<0>, C4<0>;
L_000001dffa4c6210 .functor AND 1, L_000001dffa4c5640, L_000001dffa4c6ec0, C4<1>, C4<1>;
L_000001dffa4c56b0 .functor AND 32, L_000001dffa4c0a20, v000001dffa494ef0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4c6360 .functor OR 32, L_000001dffa4c6590, L_000001dffa4c56b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dffa4ae650_0 .net *"_ivl_1", 0 0, L_000001dffa4c0700;  1 drivers
v000001dffa4af410_0 .net *"_ivl_11", 0 0, L_000001dffa4c07a0;  1 drivers
v000001dffa4af4b0_0 .net *"_ivl_12", 0 0, L_000001dffa39c390;  1 drivers
v000001dffa4af230_0 .net *"_ivl_14", 0 0, L_000001dffa39ce80;  1 drivers
v000001dffa4aded0_0 .net *"_ivl_16", 31 0, L_000001dffa4bf800;  1 drivers
v000001dffa4ad250_0 .net *"_ivl_18", 31 0, L_000001dffa39c6a0;  1 drivers
v000001dffa4ae970_0 .net *"_ivl_2", 0 0, L_000001dffa402720;  1 drivers
v000001dffa4af730_0 .net *"_ivl_21", 0 0, L_000001dffa4c17e0;  1 drivers
v000001dffa4af870_0 .net *"_ivl_22", 0 0, L_000001dffa39c9b0;  1 drivers
v000001dffa4af2d0_0 .net *"_ivl_25", 0 0, L_000001dffa4c1ba0;  1 drivers
v000001dffa4ae1f0_0 .net *"_ivl_26", 0 0, L_000001dffa4c55d0;  1 drivers
v000001dffa4ad430_0 .net *"_ivl_28", 0 0, L_000001dffa4c6440;  1 drivers
v000001dffa4af5f0_0 .net *"_ivl_31", 0 0, L_000001dffa4c1740;  1 drivers
v000001dffa4af690_0 .net *"_ivl_32", 0 0, L_000001dffa4c5cd0;  1 drivers
v000001dffa4af9b0_0 .net *"_ivl_34", 31 0, L_000001dffa4bfee0;  1 drivers
v000001dffa4ad2f0_0 .net *"_ivl_36", 31 0, L_000001dffa4c6750;  1 drivers
v000001dffa4adf70_0 .net *"_ivl_38", 31 0, L_000001dffa4c61a0;  1 drivers
v000001dffa4ae010_0 .net *"_ivl_41", 0 0, L_000001dffa4c0840;  1 drivers
v000001dffa4ad390_0 .net *"_ivl_42", 0 0, L_000001dffa4c5480;  1 drivers
v000001dffa4ae3d0_0 .net *"_ivl_45", 0 0, L_000001dffa4c0340;  1 drivers
v000001dffa4aea10_0 .net *"_ivl_46", 0 0, L_000001dffa4c5800;  1 drivers
v000001dffa4ae0b0_0 .net *"_ivl_49", 0 0, L_000001dffa4c08e0;  1 drivers
v000001dffa4ae470_0 .net *"_ivl_5", 0 0, L_000001dffa4c05c0;  1 drivers
v000001dffa4ad4d0_0 .net *"_ivl_50", 0 0, L_000001dffa4c5fe0;  1 drivers
v000001dffa4ad610_0 .net *"_ivl_52", 0 0, L_000001dffa4c5720;  1 drivers
v000001dffa4aec90_0 .net *"_ivl_54", 31 0, L_000001dffa4c03e0;  1 drivers
v000001dffa4ad570_0 .net *"_ivl_56", 31 0, L_000001dffa4c6d70;  1 drivers
v000001dffa4ae330_0 .net *"_ivl_58", 31 0, L_000001dffa4c54f0;  1 drivers
v000001dffa4ae510_0 .net *"_ivl_6", 0 0, L_000001dffa4026b0;  1 drivers
v000001dffa4aee70_0 .net *"_ivl_61", 0 0, L_000001dffa4c1100;  1 drivers
v000001dffa4ad890_0 .net *"_ivl_62", 0 0, L_000001dffa4c6de0;  1 drivers
v000001dffa4aeab0_0 .net *"_ivl_65", 0 0, L_000001dffa4c0980;  1 drivers
v000001dffa4aed30_0 .net *"_ivl_66", 0 0, L_000001dffa4c6e50;  1 drivers
v000001dffa4af0f0_0 .net *"_ivl_69", 0 0, L_000001dffa4c1240;  1 drivers
v000001dffa4ad930_0 .net *"_ivl_70", 0 0, L_000001dffa4c5870;  1 drivers
v000001dffa4aedd0_0 .net *"_ivl_72", 31 0, L_000001dffa4c0d40;  1 drivers
v000001dffa4aef10_0 .net *"_ivl_74", 31 0, L_000001dffa4c58e0;  1 drivers
v000001dffa4ad9d0_0 .net *"_ivl_76", 31 0, L_000001dffa4c6590;  1 drivers
v000001dffa4ada70_0 .net *"_ivl_79", 0 0, L_000001dffa4bf8a0;  1 drivers
v000001dffa4b0770_0 .net *"_ivl_8", 0 0, L_000001dffa4024f0;  1 drivers
v000001dffa4b1d50_0 .net *"_ivl_81", 0 0, L_000001dffa4c1880;  1 drivers
v000001dffa4b0ef0_0 .net *"_ivl_82", 0 0, L_000001dffa4c5f00;  1 drivers
v000001dffa4b0d10_0 .net *"_ivl_84", 0 0, L_000001dffa4c5640;  1 drivers
v000001dffa4b1710_0 .net *"_ivl_87", 0 0, L_000001dffa4c16a0;  1 drivers
v000001dffa4b0f90_0 .net *"_ivl_88", 0 0, L_000001dffa4c6ec0;  1 drivers
v000001dffa4b0b30_0 .net *"_ivl_90", 0 0, L_000001dffa4c6210;  1 drivers
v000001dffa4b1350_0 .net *"_ivl_92", 31 0, L_000001dffa4c0a20;  1 drivers
v000001dffa4afa50_0 .net *"_ivl_94", 31 0, L_000001dffa4c56b0;  1 drivers
v000001dffa4afe10_0 .net "ina", 31 0, L_000001dffa4c1ec0;  1 drivers
v000001dffa4b13f0_0 .net "inb", 31 0, L_000001dffa4c1600;  alias, 1 drivers
v000001dffa4b0090_0 .net "inc", 31 0, v000001dffa4af7d0_0;  alias, 1 drivers
v000001dffa4b0db0_0 .net "ind", 31 0, L_000001dffa4c4440;  alias, 1 drivers
v000001dffa4b1530_0 .net "ine", 31 0, v000001dffa494ef0_0;  alias, 1 drivers
L_000001dffa4e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4b1990_0 .net "inf", 31 0, L_000001dffa4e00d0;  1 drivers
L_000001dffa4e0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4b06d0_0 .net "ing", 31 0, L_000001dffa4e0118;  1 drivers
L_000001dffa4e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dffa4b0810_0 .net "inh", 31 0, L_000001dffa4e0160;  1 drivers
v000001dffa4b0130_0 .net "out", 31 0, L_000001dffa4c6360;  alias, 1 drivers
v000001dffa4b0e50_0 .net "sel", 2 0, L_000001dffa4c1f60;  alias, 1 drivers
L_000001dffa4c0700 .part L_000001dffa4c1f60, 2, 1;
L_000001dffa4c05c0 .part L_000001dffa4c1f60, 1, 1;
L_000001dffa4c07a0 .part L_000001dffa4c1f60, 0, 1;
LS_000001dffa4bf800_0_0 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_0_4 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_0_8 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_0_12 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_0_16 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_0_20 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_0_24 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_0_28 .concat [ 1 1 1 1], L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80, L_000001dffa39ce80;
LS_000001dffa4bf800_1_0 .concat [ 4 4 4 4], LS_000001dffa4bf800_0_0, LS_000001dffa4bf800_0_4, LS_000001dffa4bf800_0_8, LS_000001dffa4bf800_0_12;
LS_000001dffa4bf800_1_4 .concat [ 4 4 4 4], LS_000001dffa4bf800_0_16, LS_000001dffa4bf800_0_20, LS_000001dffa4bf800_0_24, LS_000001dffa4bf800_0_28;
L_000001dffa4bf800 .concat [ 16 16 0 0], LS_000001dffa4bf800_1_0, LS_000001dffa4bf800_1_4;
L_000001dffa4c17e0 .part L_000001dffa4c1f60, 2, 1;
L_000001dffa4c1ba0 .part L_000001dffa4c1f60, 1, 1;
L_000001dffa4c1740 .part L_000001dffa4c1f60, 0, 1;
LS_000001dffa4bfee0_0_0 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_0_4 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_0_8 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_0_12 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_0_16 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_0_20 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_0_24 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_0_28 .concat [ 1 1 1 1], L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0, L_000001dffa4c5cd0;
LS_000001dffa4bfee0_1_0 .concat [ 4 4 4 4], LS_000001dffa4bfee0_0_0, LS_000001dffa4bfee0_0_4, LS_000001dffa4bfee0_0_8, LS_000001dffa4bfee0_0_12;
LS_000001dffa4bfee0_1_4 .concat [ 4 4 4 4], LS_000001dffa4bfee0_0_16, LS_000001dffa4bfee0_0_20, LS_000001dffa4bfee0_0_24, LS_000001dffa4bfee0_0_28;
L_000001dffa4bfee0 .concat [ 16 16 0 0], LS_000001dffa4bfee0_1_0, LS_000001dffa4bfee0_1_4;
L_000001dffa4c0840 .part L_000001dffa4c1f60, 2, 1;
L_000001dffa4c0340 .part L_000001dffa4c1f60, 1, 1;
L_000001dffa4c08e0 .part L_000001dffa4c1f60, 0, 1;
LS_000001dffa4c03e0_0_0 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_0_4 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_0_8 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_0_12 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_0_16 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_0_20 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_0_24 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_0_28 .concat [ 1 1 1 1], L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720, L_000001dffa4c5720;
LS_000001dffa4c03e0_1_0 .concat [ 4 4 4 4], LS_000001dffa4c03e0_0_0, LS_000001dffa4c03e0_0_4, LS_000001dffa4c03e0_0_8, LS_000001dffa4c03e0_0_12;
LS_000001dffa4c03e0_1_4 .concat [ 4 4 4 4], LS_000001dffa4c03e0_0_16, LS_000001dffa4c03e0_0_20, LS_000001dffa4c03e0_0_24, LS_000001dffa4c03e0_0_28;
L_000001dffa4c03e0 .concat [ 16 16 0 0], LS_000001dffa4c03e0_1_0, LS_000001dffa4c03e0_1_4;
L_000001dffa4c1100 .part L_000001dffa4c1f60, 2, 1;
L_000001dffa4c0980 .part L_000001dffa4c1f60, 1, 1;
L_000001dffa4c1240 .part L_000001dffa4c1f60, 0, 1;
LS_000001dffa4c0d40_0_0 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_0_4 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_0_8 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_0_12 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_0_16 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_0_20 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_0_24 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_0_28 .concat [ 1 1 1 1], L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870, L_000001dffa4c5870;
LS_000001dffa4c0d40_1_0 .concat [ 4 4 4 4], LS_000001dffa4c0d40_0_0, LS_000001dffa4c0d40_0_4, LS_000001dffa4c0d40_0_8, LS_000001dffa4c0d40_0_12;
LS_000001dffa4c0d40_1_4 .concat [ 4 4 4 4], LS_000001dffa4c0d40_0_16, LS_000001dffa4c0d40_0_20, LS_000001dffa4c0d40_0_24, LS_000001dffa4c0d40_0_28;
L_000001dffa4c0d40 .concat [ 16 16 0 0], LS_000001dffa4c0d40_1_0, LS_000001dffa4c0d40_1_4;
L_000001dffa4bf8a0 .part L_000001dffa4c1f60, 2, 1;
L_000001dffa4c1880 .part L_000001dffa4c1f60, 1, 1;
L_000001dffa4c16a0 .part L_000001dffa4c1f60, 0, 1;
LS_000001dffa4c0a20_0_0 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_0_4 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_0_8 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_0_12 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_0_16 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_0_20 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_0_24 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_0_28 .concat [ 1 1 1 1], L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210, L_000001dffa4c6210;
LS_000001dffa4c0a20_1_0 .concat [ 4 4 4 4], LS_000001dffa4c0a20_0_0, LS_000001dffa4c0a20_0_4, LS_000001dffa4c0a20_0_8, LS_000001dffa4c0a20_0_12;
LS_000001dffa4c0a20_1_4 .concat [ 4 4 4 4], LS_000001dffa4c0a20_0_16, LS_000001dffa4c0a20_0_20, LS_000001dffa4c0a20_0_24, LS_000001dffa4c0a20_0_28;
L_000001dffa4c0a20 .concat [ 16 16 0 0], LS_000001dffa4c0a20_1_0, LS_000001dffa4c0a20_1_4;
S_000001dffa491620 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001dffa4b0310_0 .net "Write_Data", 31 0, v000001dffa4832f0_0;  alias, 1 drivers
v000001dffa4b15d0_0 .net "addr", 31 0, v000001dffa482a30_0;  alias, 1 drivers
v000001dffa4b03b0_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa4b0450_0 .net "mem_out", 31 0, v000001dffa4b1170_0;  alias, 1 drivers
v000001dffa4afb90_0 .net "mem_read", 0 0, v000001dffa483ed0_0;  alias, 1 drivers
v000001dffa4b2110_0 .net "mem_write", 0 0, v000001dffa484330_0;  alias, 1 drivers
S_000001dffa491300 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001dffa491620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001dffa4b0270 .array "DataMem", 1023 0, 31 0;
v000001dffa4b1490_0 .net "Data_In", 31 0, v000001dffa4832f0_0;  alias, 1 drivers
v000001dffa4b1170_0 .var "Data_Out", 31 0;
v000001dffa4b1210_0 .net "Write_en", 0 0, v000001dffa484330_0;  alias, 1 drivers
v000001dffa4b12b0_0 .net "addr", 31 0, v000001dffa482a30_0;  alias, 1 drivers
v000001dffa4b2070_0 .net "clk", 0 0, L_000001dffa401610;  alias, 1 drivers
v000001dffa4b1e90_0 .var/i "i", 31 0;
S_000001dffa48fa00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001dffa4bca20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dffa4bca58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dffa4bca90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dffa4bcac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dffa4bcb00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dffa4bcb38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dffa4bcb70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dffa4bcba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dffa4bcbe0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dffa4bcc18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dffa4bcc50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dffa4bcc88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dffa4bccc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dffa4bccf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dffa4bcd30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dffa4bcd68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dffa4bcda0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dffa4bcdd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dffa4bce10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dffa4bce48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dffa4bce80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dffa4bceb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dffa4bcef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dffa4bcf28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dffa4bcf60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dffa4b1670_0 .net "MEM_ALU_OUT", 31 0, v000001dffa482a30_0;  alias, 1 drivers
v000001dffa4b21b0_0 .net "MEM_Data_mem_out", 31 0, v000001dffa4b1170_0;  alias, 1 drivers
v000001dffa4b0c70_0 .net "MEM_memread", 0 0, v000001dffa483ed0_0;  alias, 1 drivers
v000001dffa4b1df0_0 .net "MEM_opcode", 11 0, v000001dffa482cb0_0;  alias, 1 drivers
v000001dffa4b1f30_0 .net "MEM_rd_ind", 4 0, v000001dffa483b10_0;  alias, 1 drivers
v000001dffa4afc30_0 .net "MEM_rd_indzero", 0 0, v000001dffa482c10_0;  alias, 1 drivers
v000001dffa4b17b0_0 .net "MEM_regwrite", 0 0, v000001dffa482490_0;  alias, 1 drivers
v000001dffa4b1850_0 .var "WB_ALU_OUT", 31 0;
v000001dffa4afcd0_0 .var "WB_Data_mem_out", 31 0;
v000001dffa4b1a30_0 .var "WB_memread", 0 0;
v000001dffa4b0950_0 .var "WB_rd_ind", 4 0;
v000001dffa4afd70_0 .var "WB_rd_indzero", 0 0;
v000001dffa4aff50_0 .var "WB_regwrite", 0 0;
v000001dffa4b0630_0 .net "clk", 0 0, L_000001dffa4dd3b0;  1 drivers
v000001dffa4b04f0_0 .var "hlt", 0 0;
v000001dffa4b1ad0_0 .net "rst", 0 0, v000001dffa4bdf00_0;  alias, 1 drivers
E_000001dffa40d680 .event posedge, v000001dffa482850_0, v000001dffa4b0630_0;
S_000001dffa48fb90 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001dffa2696a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001dffa4dd420 .functor AND 32, v000001dffa4afcd0_0, L_000001dffa536d90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa4dd490 .functor NOT 1, v000001dffa4b1a30_0, C4<0>, C4<0>, C4<0>;
L_000001dffa4dd570 .functor AND 32, v000001dffa4b1850_0, L_000001dffa5350d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dffa5499f0 .functor OR 32, L_000001dffa4dd420, L_000001dffa4dd570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dffa4b08b0_0 .net "Write_Data_RegFile", 31 0, L_000001dffa5499f0;  alias, 1 drivers
v000001dffa4b09f0_0 .net *"_ivl_0", 31 0, L_000001dffa536d90;  1 drivers
v000001dffa4b1b70_0 .net *"_ivl_2", 31 0, L_000001dffa4dd420;  1 drivers
v000001dffa4b1c10_0 .net *"_ivl_4", 0 0, L_000001dffa4dd490;  1 drivers
v000001dffa4b1cb0_0 .net *"_ivl_6", 31 0, L_000001dffa5350d0;  1 drivers
v000001dffa4b2250_0 .net *"_ivl_8", 31 0, L_000001dffa4dd570;  1 drivers
v000001dffa4b22f0_0 .net "alu_out", 31 0, v000001dffa4b1850_0;  alias, 1 drivers
v000001dffa4b2890_0 .net "mem_out", 31 0, v000001dffa4afcd0_0;  alias, 1 drivers
v000001dffa4b2430_0 .net "mem_read", 0 0, v000001dffa4b1a30_0;  alias, 1 drivers
LS_000001dffa536d90_0_0 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_0_4 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_0_8 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_0_12 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_0_16 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_0_20 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_0_24 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_0_28 .concat [ 1 1 1 1], v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0, v000001dffa4b1a30_0;
LS_000001dffa536d90_1_0 .concat [ 4 4 4 4], LS_000001dffa536d90_0_0, LS_000001dffa536d90_0_4, LS_000001dffa536d90_0_8, LS_000001dffa536d90_0_12;
LS_000001dffa536d90_1_4 .concat [ 4 4 4 4], LS_000001dffa536d90_0_16, LS_000001dffa536d90_0_20, LS_000001dffa536d90_0_24, LS_000001dffa536d90_0_28;
L_000001dffa536d90 .concat [ 16 16 0 0], LS_000001dffa536d90_1_0, LS_000001dffa536d90_1_4;
LS_000001dffa5350d0_0_0 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_0_4 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_0_8 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_0_12 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_0_16 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_0_20 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_0_24 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_0_28 .concat [ 1 1 1 1], L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490, L_000001dffa4dd490;
LS_000001dffa5350d0_1_0 .concat [ 4 4 4 4], LS_000001dffa5350d0_0_0, LS_000001dffa5350d0_0_4, LS_000001dffa5350d0_0_8, LS_000001dffa5350d0_0_12;
LS_000001dffa5350d0_1_4 .concat [ 4 4 4 4], LS_000001dffa5350d0_0_16, LS_000001dffa5350d0_0_20, LS_000001dffa5350d0_0_24, LS_000001dffa5350d0_0_28;
L_000001dffa5350d0 .concat [ 16 16 0 0], LS_000001dffa5350d0_1_0, LS_000001dffa5350d0_1_4;
    .scope S_000001dffa491170;
T_0 ;
    %wait E_000001dffa40d780;
    %load/vec4 v000001dffa4ae5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dffa4af7d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dffa4ae290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001dffa4ade30_0;
    %assign/vec4 v000001dffa4af7d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dffa490b30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dffa4af190_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dffa4af190_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dffa4af190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %load/vec4 v000001dffa4af190_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dffa4af190_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4adb10, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001dffa48fd20;
T_2 ;
    %wait E_000001dffa40cb00;
    %load/vec4 v000001dffa4aeb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dffa49df60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa49dec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4ae6f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4af370_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4add90_0, 0;
    %assign/vec4 v000001dffa4adbb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dffa4ae8d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001dffa4ad750_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dffa49df60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa49dec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4ae6f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4af370_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4add90_0, 0;
    %assign/vec4 v000001dffa4adbb0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001dffa4ae8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001dffa4ae790_0;
    %assign/vec4 v000001dffa49dec0_0, 0;
    %load/vec4 v000001dffa4af050_0;
    %assign/vec4 v000001dffa49df60_0, 0;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dffa4af370_0, 0;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dffa4adbb0_0, 4, 5;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dffa4adbb0_0, 4, 5;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001dffa4add90_0, 0;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001dffa4ae6f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001dffa4ae6f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001dffa4ae790_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dffa4ae6f0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dffa4909a0;
T_3 ;
    %wait E_000001dffa40d780;
    %load/vec4 v000001dffa49c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dffa49cd40_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001dffa49cd40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dffa49cd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa49c020, 0, 4;
    %load/vec4 v000001dffa49cd40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dffa49cd40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dffa49cca0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001dffa49b4e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001dffa49cc00_0;
    %load/vec4 v000001dffa49cca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa49c020, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa49c020, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dffa4909a0;
T_4 ;
    %wait E_000001dffa40d740;
    %load/vec4 v000001dffa49cca0_0;
    %load/vec4 v000001dffa49d060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001dffa49cca0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001dffa49b4e0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001dffa49cc00_0;
    %assign/vec4 v000001dffa49cb60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dffa49d060_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dffa49c020, 4;
    %assign/vec4 v000001dffa49cb60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dffa4909a0;
T_5 ;
    %wait E_000001dffa40d740;
    %load/vec4 v000001dffa49cca0_0;
    %load/vec4 v000001dffa49c8e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001dffa49cca0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001dffa49b4e0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dffa49cc00_0;
    %assign/vec4 v000001dffa49bf80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dffa49c8e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dffa49c020, 4;
    %assign/vec4 v000001dffa49bf80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dffa4909a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001dffa491490;
    %jmp t_0;
    .scope S_000001dffa491490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dffa49c0c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001dffa49c0c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001dffa49c0c0_0;
    %ix/getv/s 4, v000001dffa49c0c0_0;
    %load/vec4a v000001dffa49c020, 4;
    %ix/getv/s 4, v000001dffa49c0c0_0;
    %load/vec4a v000001dffa49c020, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dffa49c0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dffa49c0c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001dffa4909a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001dffa490810;
T_7 ;
    %wait E_000001dffa40d840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dffa4993c0_0, 0, 32;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dffa499460_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dffa4993c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dffa499460_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dffa4993c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa499500_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001dffa499460_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001dffa499460_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dffa4993c0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dffa490cc0;
T_8 ;
    %wait E_000001dffa40d780;
    %load/vec4 v000001dffa497a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dffa4975c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dffa4978e0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dffa4978e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001dffa4975c0_0;
    %load/vec4 v000001dffa496760_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dffa4975c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dffa4975c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dffa4975c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dffa4975c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dffa4975c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dffa4975c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dffa490cc0;
T_9 ;
    %wait E_000001dffa40d780;
    %load/vec4 v000001dffa497a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa496da0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dffa497980_0;
    %assign/vec4 v000001dffa496da0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dffa48f870;
T_10 ;
    %wait E_000001dffa40cfc0;
    %load/vec4 v000001dffa499be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa4996e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa499820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa49ab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa498240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa4972a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dffa497840_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001dffa4984c0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001dffa498380_0;
    %load/vec4 v000001dffa496580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001dffa498560_0;
    %load/vec4 v000001dffa496580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001dffa497160_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001dffa497200_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001dffa498380_0;
    %load/vec4 v000001dffa496d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001dffa498560_0;
    %load/vec4 v000001dffa496d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa4996e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa499820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa49ab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa498240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa4972a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001dffa4982e0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa4996e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa499820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa49ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa498240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa4972a0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa4996e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dffa499820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa49ab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa498240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa4972a0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dffa490fe0;
T_11 ;
    %wait E_000001dffa40ccc0;
    %load/vec4 v000001dffa491c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dffa492a10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa492ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa493af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa492330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa492650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa491890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa492bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4932d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa493f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa493eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa493e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa491b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa4937d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa492150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa492e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa493730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa492790_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4923d0_0, 0;
    %assign/vec4 v000001dffa492970_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001dffa493d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001dffa492470_0;
    %assign/vec4 v000001dffa492970_0, 0;
    %load/vec4 v000001dffa493910_0;
    %assign/vec4 v000001dffa4923d0_0, 0;
    %load/vec4 v000001dffa491a70_0;
    %assign/vec4 v000001dffa492790_0, 0;
    %load/vec4 v000001dffa491bb0_0;
    %assign/vec4 v000001dffa493730_0, 0;
    %load/vec4 v000001dffa493b90_0;
    %assign/vec4 v000001dffa492e70_0, 0;
    %load/vec4 v000001dffa493870_0;
    %assign/vec4 v000001dffa492150_0, 0;
    %load/vec4 v000001dffa493cd0_0;
    %assign/vec4 v000001dffa4937d0_0, 0;
    %load/vec4 v000001dffa493550_0;
    %assign/vec4 v000001dffa491b10_0, 0;
    %load/vec4 v000001dffa4934b0_0;
    %assign/vec4 v000001dffa493e10_0, 0;
    %load/vec4 v000001dffa491930_0;
    %assign/vec4 v000001dffa493eb0_0, 0;
    %load/vec4 v000001dffa492d30_0;
    %assign/vec4 v000001dffa493f50_0, 0;
    %load/vec4 v000001dffa4919d0_0;
    %assign/vec4 v000001dffa4932d0_0, 0;
    %load/vec4 v000001dffa4925b0_0;
    %assign/vec4 v000001dffa492bf0_0, 0;
    %load/vec4 v000001dffa492fb0_0;
    %assign/vec4 v000001dffa491890_0, 0;
    %load/vec4 v000001dffa4930f0_0;
    %assign/vec4 v000001dffa492650_0, 0;
    %load/vec4 v000001dffa492c90_0;
    %assign/vec4 v000001dffa492330_0, 0;
    %load/vec4 v000001dffa493c30_0;
    %assign/vec4 v000001dffa493af0_0, 0;
    %load/vec4 v000001dffa492b50_0;
    %assign/vec4 v000001dffa492ab0_0, 0;
    %load/vec4 v000001dffa4926f0_0;
    %assign/vec4 v000001dffa492a10_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dffa492a10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa492ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa493af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa492330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa492650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa491890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa492bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4932d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa493f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa493eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa493e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa491b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa4937d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa492150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa492e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa493730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa492790_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4923d0_0, 0;
    %assign/vec4 v000001dffa492970_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dffa4901d0;
T_12 ;
    %wait E_000001dffa40cc00;
    %load/vec4 v000001dffa498420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dffa494270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa4952b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4944f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa494950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa495530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4953f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4948b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa494130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa495490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4949f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa494590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494e50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494a90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4941d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa494d10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa494630_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dffa4943b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa495210_0, 0;
    %assign/vec4 v000001dffa494810_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001dffa497f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001dffa491cf0_0;
    %assign/vec4 v000001dffa494810_0, 0;
    %load/vec4 v000001dffa491ed0_0;
    %assign/vec4 v000001dffa495210_0, 0;
    %load/vec4 v000001dffa495350_0;
    %assign/vec4 v000001dffa4943b0_0, 0;
    %load/vec4 v000001dffa495670_0;
    %assign/vec4 v000001dffa494630_0, 0;
    %load/vec4 v000001dffa494f90_0;
    %assign/vec4 v000001dffa494d10_0, 0;
    %load/vec4 v000001dffa494310_0;
    %assign/vec4 v000001dffa4941d0_0, 0;
    %load/vec4 v000001dffa492010_0;
    %assign/vec4 v000001dffa494a90_0, 0;
    %load/vec4 v000001dffa494090_0;
    %assign/vec4 v000001dffa494bd0_0, 0;
    %load/vec4 v000001dffa494770_0;
    %assign/vec4 v000001dffa494e50_0, 0;
    %load/vec4 v000001dffa495170_0;
    %assign/vec4 v000001dffa494590_0, 0;
    %load/vec4 v000001dffa495710_0;
    %assign/vec4 v000001dffa4949f0_0, 0;
    %load/vec4 v000001dffa494450_0;
    %assign/vec4 v000001dffa495490_0, 0;
    %load/vec4 v000001dffa4946d0_0;
    %assign/vec4 v000001dffa494130_0, 0;
    %load/vec4 v000001dffa494c70_0;
    %assign/vec4 v000001dffa4948b0_0, 0;
    %load/vec4 v000001dffa495030_0;
    %assign/vec4 v000001dffa4953f0_0, 0;
    %load/vec4 v000001dffa494db0_0;
    %assign/vec4 v000001dffa495530_0, 0;
    %load/vec4 v000001dffa494b30_0;
    %assign/vec4 v000001dffa494950_0, 0;
    %load/vec4 v000001dffa4950d0_0;
    %assign/vec4 v000001dffa4944f0_0, 0;
    %load/vec4 v000001dffa4921f0_0;
    %assign/vec4 v000001dffa4952b0_0, 0;
    %load/vec4 v000001dffa4920b0_0;
    %assign/vec4 v000001dffa494ef0_0, 0;
    %load/vec4 v000001dffa4955d0_0;
    %assign/vec4 v000001dffa494270_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dffa494270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa4952b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4944f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa494950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa495530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4953f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4948b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa494130_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa495490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4949f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa494590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494e50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa494a90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4941d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa494d10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa494630_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dffa4943b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa495210_0, 0;
    %assign/vec4 v000001dffa494810_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dffa28c8c0;
T_13 ;
    %wait E_000001dffa40be40;
    %load/vec4 v000001dffa487300_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dffa486360_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dffa293300;
T_14 ;
    %wait E_000001dffa40c540;
    %load/vec4 v000001dffa487260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001dffa487b20_0;
    %pad/u 33;
    %load/vec4 v000001dffa486c20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001dffa488700_0, 0;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001dffa487b20_0;
    %pad/u 33;
    %load/vec4 v000001dffa486c20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001dffa488700_0, 0;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001dffa487b20_0;
    %pad/u 33;
    %load/vec4 v000001dffa486c20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001dffa488700_0, 0;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001dffa487b20_0;
    %pad/u 33;
    %load/vec4 v000001dffa486c20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001dffa488700_0, 0;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001dffa487b20_0;
    %pad/u 33;
    %load/vec4 v000001dffa486c20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001dffa488700_0, 0;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001dffa487b20_0;
    %pad/u 33;
    %load/vec4 v000001dffa486c20_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001dffa488700_0, 0;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001dffa486c20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001dffa4865e0_0;
    %load/vec4 v000001dffa486c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dffa487b20_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001dffa486c20_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001dffa486c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %load/vec4 v000001dffa487b20_0;
    %ix/getv 4, v000001dffa486c20_0;
    %shiftl 4;
    %assign/vec4 v000001dffa488700_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001dffa486c20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001dffa4865e0_0;
    %load/vec4 v000001dffa486c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dffa487b20_0;
    %load/vec4 v000001dffa486c20_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001dffa486c20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %load/vec4 v000001dffa487b20_0;
    %ix/getv 4, v000001dffa486c20_0;
    %shiftr 4;
    %assign/vec4 v000001dffa488700_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %load/vec4 v000001dffa487b20_0;
    %load/vec4 v000001dffa486c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001dffa488700_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dffa4865e0_0, 0;
    %load/vec4 v000001dffa486c20_0;
    %load/vec4 v000001dffa487b20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001dffa488700_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dffa166b50;
T_15 ;
    %wait E_000001dffa40bcc0;
    %load/vec4 v000001dffa482850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001dffa482c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa482490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa484330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa483ed0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dffa482cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa483b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa4832f0_0, 0;
    %assign/vec4 v000001dffa482a30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dffa3a6040_0;
    %assign/vec4 v000001dffa482a30_0, 0;
    %load/vec4 v000001dffa4828f0_0;
    %assign/vec4 v000001dffa4832f0_0, 0;
    %load/vec4 v000001dffa482530_0;
    %assign/vec4 v000001dffa483b10_0, 0;
    %load/vec4 v000001dffa38f090_0;
    %assign/vec4 v000001dffa482cb0_0, 0;
    %load/vec4 v000001dffa3a62c0_0;
    %assign/vec4 v000001dffa483ed0_0, 0;
    %load/vec4 v000001dffa38ef50_0;
    %assign/vec4 v000001dffa484330_0, 0;
    %load/vec4 v000001dffa4822b0_0;
    %assign/vec4 v000001dffa482490_0, 0;
    %load/vec4 v000001dffa4831b0_0;
    %assign/vec4 v000001dffa482c10_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dffa491300;
T_16 ;
    %wait E_000001dffa40d740;
    %load/vec4 v000001dffa4b1210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001dffa4b1490_0;
    %load/vec4 v000001dffa4b12b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4b0270, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dffa491300;
T_17 ;
    %wait E_000001dffa40d740;
    %load/vec4 v000001dffa4b12b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dffa4b0270, 4;
    %assign/vec4 v000001dffa4b1170_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dffa491300;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dffa4b1e90_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001dffa4b1e90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dffa4b1e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dffa4b0270, 0, 4;
    %load/vec4 v000001dffa4b1e90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dffa4b1e90_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001dffa491300;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dffa4b1e90_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001dffa4b1e90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001dffa4b1e90_0;
    %load/vec4a v000001dffa4b0270, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001dffa4b1e90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dffa4b1e90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dffa4b1e90_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001dffa48fa00;
T_20 ;
    %wait E_000001dffa40d680;
    %load/vec4 v000001dffa4b1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001dffa4afd70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4b04f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4aff50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dffa4b1a30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dffa4b0950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dffa4afcd0_0, 0;
    %assign/vec4 v000001dffa4b1850_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001dffa4b1670_0;
    %assign/vec4 v000001dffa4b1850_0, 0;
    %load/vec4 v000001dffa4b21b0_0;
    %assign/vec4 v000001dffa4afcd0_0, 0;
    %load/vec4 v000001dffa4b0c70_0;
    %assign/vec4 v000001dffa4b1a30_0, 0;
    %load/vec4 v000001dffa4b1f30_0;
    %assign/vec4 v000001dffa4b0950_0, 0;
    %load/vec4 v000001dffa4b17b0_0;
    %assign/vec4 v000001dffa4aff50_0, 0;
    %load/vec4 v000001dffa4afc30_0;
    %assign/vec4 v000001dffa4afd70_0, 0;
    %load/vec4 v000001dffa4b1df0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001dffa4b04f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dffa2696a0;
T_21 ;
    %wait E_000001dffa40bac0;
    %load/vec4 v000001dffa4be680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dffa4bddc0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001dffa4bddc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dffa4bddc0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dffa259f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dffa4bf120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dffa4bdf00_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001dffa259f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001dffa4bf120_0;
    %inv;
    %assign/vec4 v000001dffa4bf120_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001dffa259f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dffa4bdf00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dffa4bdf00_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001dffa4bd140_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
