set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/manan/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/manan/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/FIFO_Model"
set ::env(DESIGN_NAME) "FIFO_Model"
set ::env(VERILOG_FILES) "/openlane/designs/FIFO_Model/src/FIFO_Model.v"
set ::env(CLOCK_PORT) "Clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(SYNTH_STRATEGY) "DELAY 4"
set ::env(MAX_FANOUT_CONSTRAINT) "6"
set ::env(FP_CORE_UTIL) "50"
set ::env(FP_PDN_HPITCH) "10"
set ::env(FP_PDN_VPITCH) "15"
set ::env(FP_PDN_HOFFSET) "2"
set ::env(FP_PDN_VOFFSET) "2"
set ::env(FP_IO_HLENGTH) "2"
set ::env(FP_IO_VLENGTH) "2"
set ::env(RT_MAX_LAYER) "met4"
set ::env(FP_PDN_CORE_RING) "0"
set ::env(DESIGN_IS_CORE) "0"
set ::env(PL_TIME_DRIVEN) "1"
set ::env(RUN_LINTER) "1"
set ::env(LINTER_INCLUDE_PDK_MODELS) "1"
