
# Logic gates implementation in HDL

> Follows the book "The Elements of Computing Systems", part of COMP1212(Computer Processors) <br>Uni of Leeds 2016

## Basic gates

- [And](logic_gates/And.hdl)
- [And16](logic_gates/And16.hdl)
- [Not](logic_gates/Not.hdl)
- [Not16](logic_gates/Not16.hdl)
- [OR](logic_gates/Or.hdl)
- [OR8Way](logic_gates/Or8Way.hdl)
- [OR16](logic_gates/Or16.hdl)
- [XOR](logic_gates/Xor.hdl)

## Multiplexers

- [Mux](logic_gates/Mux.hdl)
- [Mux16](logic_gates/Mux16.hdl)
- [Mux4Way16](logic_gates/Mux4Way16.hdl)
- [Mux8Way16](logic_gates/Mux8Way16.hdl)

## Demultiplexers

- [DMux](logic_gates/DMux.hdl)
- [DMux4Way](logic_gates/DMux4Way.hdl)
- [DMux8Way](logic_gates/DMux8Way.hdl)

## Memory

- [Bit](logic_gates/Bit.hdl)
- [Register](logic_gates/Register.hdl)
- [RAM8](logic_gates/RAM8.hdl)
- [RAM64](logic_gates/RAM64.hdl)
- [RAM512](logic_gates/RAM512.hdl)
- [RAM4K](logic_gates/RAM4K.hdl)
- [RAM16K](logic_gates/RAM16K.hdl)

## Operations
- [Incrementer](logic_gates/Inc16.hdl)
- [Counter](logic_gates/PC.hdl)
- [Adder](logic_gates/Add16.hdl)
- [FullAdder](logic_gates/FullAdder.hdl)
- [HalfAdder](logic_gates/HalfAdder.hdl)
- [Arithmetic Logic Unit](logic_gates/ALU.hdl)

## HACK Computer

- [Computer](logic_gates/computer)

