[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
<<<<<<< HEAD
[*] Sun May 30 19:39:53 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_icache_testbench.vcd"
[dumpfile_mtime] "Sun May 30 19:34:27 2021"
[dumpfile_size] 8370
[savefile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_icache_testbench.gtkw"
[timestart] 0
[size] 1579 990
[pos] -1 -1
*-15.463009 85100 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_icache_testbench.
[treeopen] friscv_icache_testbench.icache.
[sst_width] 193
[signals_width] 289
[sst_expanded] 1
[sst_vpaned_height] 304
@800200
-Top
@28
friscv_icache_testbench.icache.aclk
friscv_icache_testbench.icache.aresetn
friscv_icache_testbench.icache.srst
@200
-
@28
friscv_icache_testbench.icache.flush_ack
friscv_icache_testbench.icache.flush_req
friscv_icache_testbench.icache.flushing
@200
-
@28
friscv_icache_testbench.icache.inst_en
@22
friscv_icache_testbench.icache.inst_addr[15:0]
friscv_icache_testbench.icache.inst_rdata[31:0]
@28
friscv_icache_testbench.icache.inst_ready
@200
-
@28
friscv_icache_testbench.icache.cache_wen
@22
friscv_icache_testbench.icache.cache_waddr[15:0]
friscv_icache_testbench.icache.cache_wdata[127:0]
@28
friscv_icache_testbench.icache.cache_ren
@22
friscv_icache_testbench.icache.cache_raddr[15:0]
friscv_icache_testbench.icache.cache_rdata[31:0]
@28
friscv_icache_testbench.icache.cache_hit
friscv_icache_testbench.icache.cache_miss
@200
-
@28
friscv_icache_testbench.icache.icache_arvalid
friscv_icache_testbench.icache.icache_arready
@22
friscv_icache_testbench.icache.icache_arlen[7:0]
friscv_icache_testbench.icache.icache_araddr[15:0]
friscv_icache_testbench.icache.icache_arid[7:0]
@28
friscv_icache_testbench.icache.icache_rvalid
friscv_icache_testbench.icache.icache_rready
@22
friscv_icache_testbench.icache.icache_rid[7:0]
friscv_icache_testbench.icache.icache_rdata[127:0]
@28
friscv_icache_testbench.icache.icache_rresp[1:0]
friscv_icache_testbench.icache.icache_rlast
@1000200
-Top
@c00200
-cache lines
@28
friscv_icache_testbench.icache.cache_lines.aclk
friscv_icache_testbench.icache.cache_lines.aresetn
friscv_icache_testbench.icache.cache_lines.flush
friscv_icache_testbench.icache.cache_lines.hit
friscv_icache_testbench.icache.cache_lines.miss
@22
friscv_icache_testbench.icache.cache_lines.raddr[15:0]
friscv_icache_testbench.icache.cache_lines.rdata[31:0]
@28
friscv_icache_testbench.icache.cache_lines.ren
@22
friscv_icache_testbench.icache.cache_lines.rindex[8:0]
friscv_icache_testbench.icache.cache_lines.rline[127:0]
friscv_icache_testbench.icache.cache_lines.roffset[3:0]
@28
friscv_icache_testbench.icache.cache_lines.rset
friscv_icache_testbench.icache.cache_lines.rtag[2:0]
friscv_icache_testbench.icache.cache_lines.srst
@22
friscv_icache_testbench.icache.cache_lines.waddr[15:0]
friscv_icache_testbench.icache.cache_lines.wdata[127:0]
@28
friscv_icache_testbench.icache.cache_lines.wen
@22
friscv_icache_testbench.icache.cache_lines.windex[8:0]
friscv_icache_testbench.icache.cache_lines.wline[131:0]
@28
friscv_icache_testbench.icache.cache_lines.wtag[2:0]
@1401200
-cache lines
@c00201
-mem_ctrl
@28
friscv_icache_testbench.mem_ctrl.aclk
friscv_icache_testbench.mem_ctrl.aresetn
@22
friscv_icache_testbench.mem_ctrl.cache_waddr[15:0]
friscv_icache_testbench.mem_ctrl.cache_wdata[127:0]
@28
friscv_icache_testbench.mem_ctrl.cache_wen
friscv_icache_testbench.mem_ctrl.flush_ack
friscv_icache_testbench.mem_ctrl.flush_req
friscv_icache_testbench.mem_ctrl.flushing
@22
friscv_icache_testbench.mem_ctrl.inst_addr[15:0]
@28
friscv_icache_testbench.mem_ctrl.inst_en
@22
friscv_icache_testbench.mem_ctrl.inst_rdata[31:0]
@28
friscv_icache_testbench.mem_ctrl.inst_ready
@22
friscv_icache_testbench.mem_ctrl.mem_araddr[15:0]
@28
friscv_icache_testbench.mem_ctrl.mem_arburst[1:0]
@22
friscv_icache_testbench.mem_ctrl.mem_arcache[3:0]
friscv_icache_testbench.mem_ctrl.mem_arid[7:0]
friscv_icache_testbench.mem_ctrl.mem_arlen[7:0]
@28
friscv_icache_testbench.mem_ctrl.mem_arlock[1:0]
friscv_icache_testbench.mem_ctrl.mem_arprot[2:0]
@22
friscv_icache_testbench.mem_ctrl.mem_arqos[3:0]
@28
friscv_icache_testbench.mem_ctrl.mem_arready
@22
friscv_icache_testbench.mem_ctrl.mem_arregion[3:0]
@28
friscv_icache_testbench.mem_ctrl.mem_arsize[2:0]
friscv_icache_testbench.mem_ctrl.mem_arvalid
@22
friscv_icache_testbench.mem_ctrl.mem_rdata[127:0]
friscv_icache_testbench.mem_ctrl.mem_rid[7:0]
@28
friscv_icache_testbench.mem_ctrl.mem_rlast
friscv_icache_testbench.mem_ctrl.mem_rready
friscv_icache_testbench.mem_ctrl.mem_rresp[1:0]
friscv_icache_testbench.mem_ctrl.mem_rvalid
@22
friscv_icache_testbench.mem_ctrl.roffset[3:0]
@28
friscv_icache_testbench.mem_ctrl.srst
@1401201
-mem_ctrl
=======
[*] Sun May 30 19:11:20 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_icache_testbench.vcd"
[dumpfile_mtime] "Sun May 30 19:10:33 2021"
[dumpfile_size] 8062
[savefile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_icache_testbench.gtkw"
[timestart] 0
[size] 1579 990
[pos] 725 89
*0.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_icache_testbench.
[sst_width] 193
[signals_width] 78
[sst_expanded] 1
[sst_vpaned_height] 304
>>>>>>> 17e85e6ee5a2e3245138fc7e20f6532611e66354
[pattern_trace] 1
[pattern_trace] 0
