# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:59 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 outs[0] outs[1] outs[2] outs_valid index index_valid

.latch        n72 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n77 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n82 control.tehb.dataReg  0
.latch        n87 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n49
01 1
.names control.tehb.control.fullReg new_n49 ins_ready[1]
01 1
.names ins_valid[0] new_n49 new_n51
00 1
.names ins_valid[2] new_n51 new_n52
11 1
.names control.tehb.control.fullReg new_n52 ins_ready[2]
01 1
.names new_n51 new_n52 new_n54
00 1
.names new_n52 new_n54 new_n55
00 1
.names ins_valid[3] new_n55 new_n56
11 1
.names control.tehb.control.fullReg new_n56 ins_ready[3]
01 1
.names new_n55 new_n56 new_n58
00 1
.names new_n56 new_n58 new_n59
00 1
.names ins_valid[4] new_n59 new_n60
11 1
.names control.tehb.control.fullReg new_n60 ins_ready[4]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n62
11 1
.names new_n49 new_n56 new_n63
00 1
.names new_n60 new_n63 new_n64
00 1
.names control.tehb.control.fullReg new_n64 new_n65
01 1
.names new_n62 new_n65 index
00 0
.names ins[0] index new_n67
10 1
.names ins[3] index new_n68
11 1
.names new_n67 new_n68 outs[0]
00 0
.names ins[1] index new_n70
10 1
.names ins[4] index new_n71
11 1
.names new_n70 new_n71 outs[1]
00 0
.names ins[5] index new_n73
11 1
.names ins[2] index new_n74
10 1
.names new_n73 new_n74 outs[2]
00 0
.names new_n59 new_n60 new_n76
00 1
.names new_n60 new_n76 new_n77_1
00 1
.names control.tehb.control.fullReg new_n77_1 new_n78
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n78 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n78 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n81
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n82_1
01 1
.names new_n81 new_n82_1 new_n83
00 1
.names rst new_n83 new_n84
00 1
.names new_n78 new_n84 n87
01 1
.names new_n81 n87 n72
01 0
.names new_n82_1 n87 n77
01 0
.names control.tehb.control.fullReg new_n83 new_n88
00 1
.names new_n77_1 new_n88 new_n89
01 1
.names control.tehb.dataReg new_n89 new_n90
10 1
.names new_n64 new_n89 new_n91
11 1
.names new_n90 new_n91 new_n92
00 1
.names rst new_n92 n82
00 1
.end
