
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402100 <.init>:
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	bl	4026e0 <tigetstr@plt+0x60>
  40210c:	ldp	x29, x30, [sp], #16
  402110:	ret

Disassembly of section .plt:

0000000000402120 <_nc_set_writedir@plt-0x20>:
  402120:	stp	x16, x30, [sp, #-16]!
  402124:	adrp	x16, 410000 <tigetstr@plt+0xd980>
  402128:	ldr	x17, [x16, #4088]
  40212c:	add	x16, x16, #0xff8
  402130:	br	x17
  402134:	nop
  402138:	nop
  40213c:	nop

0000000000402140 <_nc_set_writedir@plt>:
  402140:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402144:	ldr	x17, [x16]
  402148:	add	x16, x16, #0x0
  40214c:	br	x17

0000000000402150 <_nc_first_name@plt>:
  402150:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402154:	ldr	x17, [x16, #8]
  402158:	add	x16, x16, #0x8
  40215c:	br	x17

0000000000402160 <strlen@plt>:
  402160:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402164:	ldr	x17, [x16, #16]
  402168:	add	x16, x16, #0x10
  40216c:	br	x17

0000000000402170 <_nc_pathlast@plt>:
  402170:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402174:	ldr	x17, [x16, #24]
  402178:	add	x16, x16, #0x18
  40217c:	br	x17

0000000000402180 <fputs@plt>:
  402180:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402184:	ldr	x17, [x16, #32]
  402188:	add	x16, x16, #0x20
  40218c:	br	x17

0000000000402190 <exit@plt>:
  402190:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402194:	ldr	x17, [x16, #40]
  402198:	add	x16, x16, #0x28
  40219c:	br	x17

00000000004021a0 <_nc_infotocap@plt>:
  4021a0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4021a4:	ldr	x17, [x16, #48]
  4021a8:	add	x16, x16, #0x30
  4021ac:	br	x17

00000000004021b0 <perror@plt>:
  4021b0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4021b4:	ldr	x17, [x16, #56]
  4021b8:	add	x16, x16, #0x38
  4021bc:	br	x17

00000000004021c0 <remove@plt>:
  4021c0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4021c4:	ldr	x17, [x16, #64]
  4021c8:	add	x16, x16, #0x40
  4021cc:	br	x17

00000000004021d0 <sprintf@plt>:
  4021d0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4021d4:	ldr	x17, [x16, #72]
  4021d8:	add	x16, x16, #0x48
  4021dc:	br	x17

00000000004021e0 <__cxa_atexit@plt>:
  4021e0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4021e4:	ldr	x17, [x16, #80]
  4021e8:	add	x16, x16, #0x50
  4021ec:	br	x17

00000000004021f0 <fputc@plt>:
  4021f0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4021f4:	ldr	x17, [x16, #88]
  4021f8:	add	x16, x16, #0x58
  4021fc:	br	x17

0000000000402200 <curses_version@plt>:
  402200:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402204:	ldr	x17, [x16, #96]
  402208:	add	x16, x16, #0x60
  40220c:	br	x17

0000000000402210 <tgoto@plt>:
  402210:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402214:	ldr	x17, [x16, #104]
  402218:	add	x16, x16, #0x68
  40221c:	br	x17

0000000000402220 <_nc_doalloc@plt>:
  402220:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402224:	ldr	x17, [x16, #112]
  402228:	add	x16, x16, #0x70
  40222c:	br	x17

0000000000402230 <_nc_read_entry_source@plt>:
  402230:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402234:	ldr	x17, [x16, #120]
  402238:	add	x16, x16, #0x78
  40223c:	br	x17

0000000000402240 <_nc_set_source@plt>:
  402240:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402244:	ldr	x17, [x16, #128]
  402248:	add	x16, x16, #0x80
  40224c:	br	x17

0000000000402250 <fclose@plt>:
  402250:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402254:	ldr	x17, [x16, #136]
  402258:	add	x16, x16, #0x88
  40225c:	br	x17

0000000000402260 <atoi@plt>:
  402260:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402264:	ldr	x17, [x16, #144]
  402268:	add	x16, x16, #0x90
  40226c:	br	x17

0000000000402270 <fopen@plt>:
  402270:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402274:	ldr	x17, [x16, #152]
  402278:	add	x16, x16, #0x98
  40227c:	br	x17

0000000000402280 <malloc@plt>:
  402280:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402284:	ldr	x17, [x16, #160]
  402288:	add	x16, x16, #0xa0
  40228c:	br	x17

0000000000402290 <tparm@plt>:
  402290:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402294:	ldr	x17, [x16, #168]
  402298:	add	x16, x16, #0xa8
  40229c:	br	x17

00000000004022a0 <strncmp@plt>:
  4022a0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4022a4:	ldr	x17, [x16, #176]
  4022a8:	add	x16, x16, #0xb0
  4022ac:	br	x17

00000000004022b0 <__libc_start_main@plt>:
  4022b0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4022b4:	ldr	x17, [x16, #184]
  4022b8:	add	x16, x16, #0xb8
  4022bc:	br	x17

00000000004022c0 <strcat@plt>:
  4022c0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4022c4:	ldr	x17, [x16, #192]
  4022c8:	add	x16, x16, #0xc0
  4022cc:	br	x17

00000000004022d0 <fgetc@plt>:
  4022d0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4022d4:	ldr	x17, [x16, #200]
  4022d8:	add	x16, x16, #0xc8
  4022dc:	br	x17

00000000004022e0 <tigetflag@plt>:
  4022e0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4022e4:	ldr	x17, [x16, #208]
  4022e8:	add	x16, x16, #0xd0
  4022ec:	br	x17

00000000004022f0 <fdopen@plt>:
  4022f0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4022f4:	ldr	x17, [x16, #216]
  4022f8:	add	x16, x16, #0xd8
  4022fc:	br	x17

0000000000402300 <_nc_tparm_analyze@plt>:
  402300:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402304:	ldr	x17, [x16, #224]
  402308:	add	x16, x16, #0xe0
  40230c:	br	x17

0000000000402310 <getopt@plt>:
  402310:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402314:	ldr	x17, [x16, #232]
  402318:	add	x16, x16, #0xe8
  40231c:	br	x17

0000000000402320 <use_extended_names@plt>:
  402320:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402324:	ldr	x17, [x16, #240]
  402328:	add	x16, x16, #0xf0
  40232c:	br	x17

0000000000402330 <calloc@plt>:
  402330:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402334:	ldr	x17, [x16, #248]
  402338:	add	x16, x16, #0xf8
  40233c:	br	x17

0000000000402340 <bcmp@plt>:
  402340:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402344:	ldr	x17, [x16, #256]
  402348:	add	x16, x16, #0x100
  40234c:	br	x17

0000000000402350 <rewind@plt>:
  402350:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402354:	ldr	x17, [x16, #264]
  402358:	add	x16, x16, #0x108
  40235c:	br	x17

0000000000402360 <strdup@plt>:
  402360:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402364:	ldr	x17, [x16, #272]
  402368:	add	x16, x16, #0x110
  40236c:	br	x17

0000000000402370 <strerror@plt>:
  402370:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402374:	ldr	x17, [x16, #280]
  402378:	add	x16, x16, #0x118
  40237c:	br	x17

0000000000402380 <keyname@plt>:
  402380:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402384:	ldr	x17, [x16, #288]
  402388:	add	x16, x16, #0x120
  40238c:	br	x17

0000000000402390 <_nc_write_entry@plt>:
  402390:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402394:	ldr	x17, [x16, #296]
  402398:	add	x16, x16, #0x128
  40239c:	br	x17

00000000004023a0 <__gmon_start__@plt>:
  4023a0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4023a4:	ldr	x17, [x16, #304]
  4023a8:	add	x16, x16, #0x130
  4023ac:	br	x17

00000000004023b0 <_nc_set_type@plt>:
  4023b0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4023b4:	ldr	x17, [x16, #312]
  4023b8:	add	x16, x16, #0x138
  4023bc:	br	x17

00000000004023c0 <_nc_visbuf@plt>:
  4023c0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4023c4:	ldr	x17, [x16, #320]
  4023c8:	add	x16, x16, #0x140
  4023cc:	br	x17

00000000004023d0 <fseek@plt>:
  4023d0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4023d4:	ldr	x17, [x16, #328]
  4023d8:	add	x16, x16, #0x148
  4023dc:	br	x17

00000000004023e0 <abort@plt>:
  4023e0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4023e4:	ldr	x17, [x16, #336]
  4023e8:	add	x16, x16, #0x150
  4023ec:	br	x17

00000000004023f0 <_nc_write_object@plt>:
  4023f0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4023f4:	ldr	x17, [x16, #344]
  4023f8:	add	x16, x16, #0x158
  4023fc:	br	x17

0000000000402400 <_nc_tic_expand@plt>:
  402400:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402404:	ldr	x17, [x16, #352]
  402408:	add	x16, x16, #0x160
  40240c:	br	x17

0000000000402410 <access@plt>:
  402410:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402414:	ldr	x17, [x16, #360]
  402418:	add	x16, x16, #0x168
  40241c:	br	x17

0000000000402420 <feof@plt>:
  402420:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402424:	ldr	x17, [x16, #368]
  402428:	add	x16, x16, #0x170
  40242c:	br	x17

0000000000402430 <puts@plt>:
  402430:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402434:	ldr	x17, [x16, #376]
  402438:	add	x16, x16, #0x178
  40243c:	br	x17

0000000000402440 <_nc_tic_dir@plt>:
  402440:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402444:	ldr	x17, [x16, #384]
  402448:	add	x16, x16, #0x180
  40244c:	br	x17

0000000000402450 <strcmp@plt>:
  402450:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402454:	ldr	x17, [x16, #392]
  402458:	add	x16, x16, #0x188
  40245c:	br	x17

0000000000402460 <__ctype_b_loc@plt>:
  402460:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402464:	ldr	x17, [x16, #400]
  402468:	add	x16, x16, #0x190
  40246c:	br	x17

0000000000402470 <_nc_find_user_entry@plt>:
  402470:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402474:	ldr	x17, [x16, #408]
  402478:	add	x16, x16, #0x198
  40247c:	br	x17

0000000000402480 <strtol@plt>:
  402480:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402484:	ldr	x17, [x16, #416]
  402488:	add	x16, x16, #0x1a0
  40248c:	br	x17

0000000000402490 <free@plt>:
  402490:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402494:	ldr	x17, [x16, #424]
  402498:	add	x16, x16, #0x1a8
  40249c:	br	x17

00000000004024a0 <_nc_resolve_uses2@plt>:
  4024a0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4024a4:	ldr	x17, [x16, #432]
  4024a8:	add	x16, x16, #0x1b0
  4024ac:	br	x17

00000000004024b0 <_nc_rootname@plt>:
  4024b0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4024b4:	ldr	x17, [x16, #440]
  4024b8:	add	x16, x16, #0x1b8
  4024bc:	br	x17

00000000004024c0 <_nc_warning@plt>:
  4024c0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4024c4:	ldr	x17, [x16, #448]
  4024c8:	add	x16, x16, #0x1c0
  4024cc:	br	x17

00000000004024d0 <strchr@plt>:
  4024d0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4024d4:	ldr	x17, [x16, #456]
  4024d8:	add	x16, x16, #0x1c8
  4024dc:	br	x17

00000000004024e0 <fwrite@plt>:
  4024e0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4024e4:	ldr	x17, [x16, #464]
  4024e8:	add	x16, x16, #0x1d0
  4024ec:	br	x17

00000000004024f0 <clearerr@plt>:
  4024f0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4024f4:	ldr	x17, [x16, #472]
  4024f8:	add	x16, x16, #0x1d8
  4024fc:	br	x17

0000000000402500 <fflush@plt>:
  402500:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402504:	ldr	x17, [x16, #480]
  402508:	add	x16, x16, #0x1e0
  40250c:	br	x17

0000000000402510 <strcpy@plt>:
  402510:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402514:	ldr	x17, [x16, #488]
  402518:	add	x16, x16, #0x1e8
  40251c:	br	x17

0000000000402520 <_nc_tic_written@plt>:
  402520:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402524:	ldr	x17, [x16, #496]
  402528:	add	x16, x16, #0x1f0
  40252c:	br	x17

0000000000402530 <_nc_capcmp@plt>:
  402530:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402534:	ldr	x17, [x16, #504]
  402538:	add	x16, x16, #0x1f8
  40253c:	br	x17

0000000000402540 <memchr@plt>:
  402540:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402544:	ldr	x17, [x16, #512]
  402548:	add	x16, x16, #0x200
  40254c:	br	x17

0000000000402550 <mkstemp@plt>:
  402550:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402554:	ldr	x17, [x16, #520]
  402558:	add	x16, x16, #0x208
  40255c:	br	x17

0000000000402560 <_nc_name_match@plt>:
  402560:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402564:	ldr	x17, [x16, #528]
  402568:	add	x16, x16, #0x210
  40256c:	br	x17

0000000000402570 <strstr@plt>:
  402570:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402574:	ldr	x17, [x16, #536]
  402578:	add	x16, x16, #0x218
  40257c:	br	x17

0000000000402580 <_nc_get_hash_table@plt>:
  402580:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402584:	ldr	x17, [x16, #544]
  402588:	add	x16, x16, #0x220
  40258c:	br	x17

0000000000402590 <__isoc99_sscanf@plt>:
  402590:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402594:	ldr	x17, [x16, #552]
  402598:	add	x16, x16, #0x228
  40259c:	br	x17

00000000004025a0 <_nc_home_terminfo@plt>:
  4025a0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4025a4:	ldr	x17, [x16, #560]
  4025a8:	add	x16, x16, #0x230
  4025ac:	br	x17

00000000004025b0 <_nc_find_entry@plt>:
  4025b0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4025b4:	ldr	x17, [x16, #568]
  4025b8:	add	x16, x16, #0x238
  4025bc:	br	x17

00000000004025c0 <_nc_trim_sgr0@plt>:
  4025c0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4025c4:	ldr	x17, [x16, #576]
  4025c8:	add	x16, x16, #0x240
  4025cc:	br	x17

00000000004025d0 <strncpy@plt>:
  4025d0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4025d4:	ldr	x17, [x16, #584]
  4025d8:	add	x16, x16, #0x248
  4025dc:	br	x17

00000000004025e0 <umask@plt>:
  4025e0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4025e4:	ldr	x17, [x16, #592]
  4025e8:	add	x16, x16, #0x250
  4025ec:	br	x17

00000000004025f0 <printf@plt>:
  4025f0:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  4025f4:	ldr	x17, [x16, #600]
  4025f8:	add	x16, x16, #0x258
  4025fc:	br	x17

0000000000402600 <__errno_location@plt>:
  402600:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402604:	ldr	x17, [x16, #608]
  402608:	add	x16, x16, #0x260
  40260c:	br	x17

0000000000402610 <getenv@plt>:
  402610:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402614:	ldr	x17, [x16, #616]
  402618:	add	x16, x16, #0x268
  40261c:	br	x17

0000000000402620 <putchar@plt>:
  402620:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402624:	ldr	x17, [x16, #624]
  402628:	add	x16, x16, #0x270
  40262c:	br	x17

0000000000402630 <__xstat@plt>:
  402630:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402634:	ldr	x17, [x16, #632]
  402638:	add	x16, x16, #0x278
  40263c:	br	x17

0000000000402640 <fprintf@plt>:
  402640:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402644:	ldr	x17, [x16, #640]
  402648:	add	x16, x16, #0x280
  40264c:	br	x17

0000000000402650 <fgets@plt>:
  402650:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402654:	ldr	x17, [x16, #648]
  402658:	add	x16, x16, #0x288
  40265c:	br	x17

0000000000402660 <_nc_visbuf2@plt>:
  402660:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402664:	ldr	x17, [x16, #656]
  402668:	add	x16, x16, #0x290
  40266c:	br	x17

0000000000402670 <ferror@plt>:
  402670:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402674:	ldr	x17, [x16, #664]
  402678:	add	x16, x16, #0x298
  40267c:	br	x17

0000000000402680 <tigetstr@plt>:
  402680:	adrp	x16, 411000 <tigetstr@plt+0xe980>
  402684:	ldr	x17, [x16, #672]
  402688:	add	x16, x16, #0x2a0
  40268c:	br	x17

Disassembly of section .text:

0000000000402690 <.text>:
  402690:	mov	x29, #0x0                   	// #0
  402694:	mov	x30, #0x0                   	// #0
  402698:	mov	x5, x0
  40269c:	ldr	x1, [sp]
  4026a0:	add	x2, sp, #0x8
  4026a4:	mov	x6, sp
  4026a8:	movz	x0, #0x0, lsl #48
  4026ac:	movk	x0, #0x0, lsl #32
  4026b0:	movk	x0, #0x40, lsl #16
  4026b4:	movk	x0, #0x279c
  4026b8:	movz	x3, #0x0, lsl #48
  4026bc:	movk	x3, #0x0, lsl #32
  4026c0:	movk	x3, #0x40, lsl #16
  4026c4:	movk	x3, #0xb420
  4026c8:	movz	x4, #0x0, lsl #48
  4026cc:	movk	x4, #0x0, lsl #32
  4026d0:	movk	x4, #0x40, lsl #16
  4026d4:	movk	x4, #0xb4a0
  4026d8:	bl	4022b0 <__libc_start_main@plt>
  4026dc:	bl	4023e0 <abort@plt>
  4026e0:	adrp	x0, 410000 <tigetstr@plt+0xd980>
  4026e4:	ldr	x0, [x0, #3936]
  4026e8:	cbz	x0, 4026f0 <tigetstr@plt+0x70>
  4026ec:	b	4023a0 <__gmon_start__@plt>
  4026f0:	ret
  4026f4:	nop
  4026f8:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  4026fc:	add	x0, x0, #0x2d8
  402700:	adrp	x1, 411000 <tigetstr@plt+0xe980>
  402704:	add	x1, x1, #0x2d8
  402708:	cmp	x1, x0
  40270c:	b.eq	402724 <tigetstr@plt+0xa4>  // b.none
  402710:	adrp	x1, 40b000 <tigetstr@plt+0x8980>
  402714:	ldr	x1, [x1, #1248]
  402718:	cbz	x1, 402724 <tigetstr@plt+0xa4>
  40271c:	mov	x16, x1
  402720:	br	x16
  402724:	ret
  402728:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  40272c:	add	x0, x0, #0x2d8
  402730:	adrp	x1, 411000 <tigetstr@plt+0xe980>
  402734:	add	x1, x1, #0x2d8
  402738:	sub	x1, x1, x0
  40273c:	lsr	x2, x1, #63
  402740:	add	x1, x2, x1, asr #3
  402744:	cmp	xzr, x1, asr #1
  402748:	asr	x1, x1, #1
  40274c:	b.eq	402764 <tigetstr@plt+0xe4>  // b.none
  402750:	adrp	x2, 40b000 <tigetstr@plt+0x8980>
  402754:	ldr	x2, [x2, #1256]
  402758:	cbz	x2, 402764 <tigetstr@plt+0xe4>
  40275c:	mov	x16, x2
  402760:	br	x16
  402764:	ret
  402768:	stp	x29, x30, [sp, #-32]!
  40276c:	mov	x29, sp
  402770:	str	x19, [sp, #16]
  402774:	adrp	x19, 411000 <tigetstr@plt+0xe980>
  402778:	ldrb	w0, [x19, #728]
  40277c:	cbnz	w0, 40278c <tigetstr@plt+0x10c>
  402780:	bl	4026f8 <tigetstr@plt+0x78>
  402784:	mov	w0, #0x1                   	// #1
  402788:	strb	w0, [x19, #728]
  40278c:	ldr	x19, [sp, #16]
  402790:	ldp	x29, x30, [sp], #32
  402794:	ret
  402798:	b	402728 <tigetstr@plt+0xa8>
  40279c:	stp	x29, x30, [sp, #-96]!
  4027a0:	stp	x28, x27, [sp, #16]
  4027a4:	stp	x26, x25, [sp, #32]
  4027a8:	stp	x24, x23, [sp, #48]
  4027ac:	stp	x22, x21, [sp, #64]
  4027b0:	stp	x20, x19, [sp, #80]
  4027b4:	mov	x29, sp
  4027b8:	sub	sp, sp, #0x2, lsl #12
  4027bc:	sub	sp, sp, #0x70
  4027c0:	adrp	x10, 410000 <tigetstr@plt+0xd980>
  4027c4:	ldr	x10, [x10, #3856]
  4027c8:	mov	w8, #0xffffffff            	// #-1
  4027cc:	mov	w9, #0x3c                  	// #60
  4027d0:	stp	w9, w8, [sp, #96]
  4027d4:	ldr	x8, [x10]
  4027d8:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  4027dc:	str	wzr, [sp, #92]
  4027e0:	mov	w26, w0
  4027e4:	str	x8, [x9, #736]
  4027e8:	ldr	x8, [x1]
  4027ec:	mov	x25, x1
  4027f0:	mov	x0, x8
  4027f4:	bl	4024b0 <_nc_rootname@plt>
  4027f8:	adrp	x19, 410000 <tigetstr@plt+0xd980>
  4027fc:	ldr	x19, [x19, #3968]
  402800:	str	x0, [x19]
  402804:	adrp	x0, 403000 <tigetstr@plt+0x980>
  402808:	add	x0, x0, #0x36c
  40280c:	bl	40b4a8 <tigetstr@plt+0x8e28>
  402810:	ldr	x0, [x19]
  402814:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  402818:	add	x1, x1, #0x3c0
  40281c:	bl	40b3bc <tigetstr@plt+0x8d3c>
  402820:	ldr	x8, [x19]
  402824:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  402828:	and	w9, w0, #0x1
  40282c:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  402830:	add	x1, x1, #0x3ca
  402834:	mov	x0, x8
  402838:	strb	w9, [x10, #744]
  40283c:	bl	40b3bc <tigetstr@plt+0x8d3c>
  402840:	and	w8, w0, #0x1
  402844:	adrp	x11, 411000 <tigetstr@plt+0xe980>
  402848:	tst	w0, #0x1
  40284c:	mov	w9, #0x2                   	// #2
  402850:	mov	w10, #0x4                   	// #4
  402854:	strb	w8, [x11, #748]
  402858:	csel	w8, w10, w9, ne  // ne = any
  40285c:	str	w8, [sp, #84]
  402860:	csel	w8, w9, wzr, ne  // ne = any
  402864:	mov	w0, wzr
  402868:	str	w8, [sp, #80]
  40286c:	bl	402320 <use_extended_names@plt>
  402870:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402874:	ldr	x8, [x8, #4024]
  402878:	adrp	x2, 40c000 <tigetstr@plt+0x9980>
  40287c:	add	x2, x2, #0x3d4
  402880:	mov	w0, w26
  402884:	mov	x1, x25
  402888:	str	wzr, [x8]
  40288c:	bl	402310 <getopt@plt>
  402890:	cmn	w0, #0x1
  402894:	b.eq	40333c <tigetstr@plt+0xcbc>  // b.none
  402898:	mov	w23, w0
  40289c:	mov	w21, #0x1                   	// #1
  4028a0:	mov	w20, #0x3f                  	// #63
  4028a4:	bl	402460 <__ctype_b_loc@plt>
  4028a8:	adrp	x28, 40c000 <tigetstr@plt+0x9980>
  4028ac:	mov	w8, #0x1                   	// #1
  4028b0:	mov	x27, x0
  4028b4:	mov	w19, wzr
  4028b8:	add	x28, x28, #0x3d4
  4028bc:	str	w8, [sp, #68]
  4028c0:	mov	w8, #0xffff                	// #65535
  4028c4:	stp	xzr, xzr, [sp, #40]
  4028c8:	str	wzr, [sp, #36]
  4028cc:	str	xzr, [sp, #72]
  4028d0:	str	xzr, [sp, #24]
  4028d4:	str	xzr, [sp, #56]
  4028d8:	str	w8, [sp, #88]
  4028dc:	b	40292c <tigetstr@plt+0x2ac>
  4028e0:	mov	w9, #0x2                   	// #2
  4028e4:	mov	w8, #0x1                   	// #1
  4028e8:	str	w9, [sp, #80]
  4028ec:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  4028f0:	strb	w8, [x9, #748]
  4028f4:	mov	w8, #0x4                   	// #4
  4028f8:	str	w8, [sp, #84]
  4028fc:	mov	w24, w19
  402900:	mov	w22, w21
  402904:	adrp	x2, 40c000 <tigetstr@plt+0x9980>
  402908:	add	x2, x2, #0x3d4
  40290c:	mov	w0, w26
  402910:	mov	x1, x25
  402914:	bl	402310 <getopt@plt>
  402918:	mov	w23, w0
  40291c:	cmn	w0, #0x1
  402920:	mov	w21, w22
  402924:	mov	w19, w24
  402928:	b.eq	402b64 <tigetstr@plt+0x4e4>  // b.none
  40292c:	mov	w22, w20
  402930:	mov	w20, w23
  402934:	ldr	w23, [sp, #88]
  402938:	mov	w24, #0xffff                	// #65535
  40293c:	ldr	x8, [x27]
  402940:	ldrh	w8, [x8, w20, sxtw #1]
  402944:	tbz	w8, #11, 4029c4 <tigetstr@plt+0x344>
  402948:	cmp	w22, #0x77
  40294c:	b.eq	402970 <tigetstr@plt+0x2f0>  // b.none
  402950:	cmp	w22, #0x76
  402954:	b.eq	402968 <tigetstr@plt+0x2e8>  // b.none
  402958:	cmp	w22, #0x51
  40295c:	b.ne	402980 <tigetstr@plt+0x300>  // b.any
  402960:	add	x0, sp, #0x5c
  402964:	b	402974 <tigetstr@plt+0x2f4>
  402968:	add	x0, sp, #0x64
  40296c:	b	402974 <tigetstr@plt+0x2f4>
  402970:	add	x0, sp, #0x60
  402974:	mov	w1, w20
  402978:	bl	4033b4 <tigetstr@plt+0xd34>
  40297c:	b	4029a4 <tigetstr@plt+0x324>
  402980:	cmp	w20, #0x31
  402984:	b.eq	40299c <tigetstr@plt+0x31c>  // b.none
  402988:	cmp	w20, #0x30
  40298c:	b.ne	402c40 <tigetstr@plt+0x5c0>  // b.any
  402990:	str	w24, [sp, #96]
  402994:	mov	w23, #0x1                   	// #1
  402998:	b	4029a0 <tigetstr@plt+0x320>
  40299c:	str	wzr, [sp, #96]
  4029a0:	mov	w22, w20
  4029a4:	mov	w0, w26
  4029a8:	mov	x1, x25
  4029ac:	mov	x2, x28
  4029b0:	bl	402310 <getopt@plt>
  4029b4:	mov	w20, w0
  4029b8:	cmn	w0, #0x1
  4029bc:	b.ne	40293c <tigetstr@plt+0x2bc>  // b.any
  4029c0:	b	402b58 <tigetstr@plt+0x4d8>
  4029c4:	sub	w8, w20, #0x43
  4029c8:	cmp	w8, #0x35
  4029cc:	str	w23, [sp, #88]
  4029d0:	b.hi	402c40 <tigetstr@plt+0x5c0>  // b.pmore
  4029d4:	adrp	x11, 40b000 <tigetstr@plt+0x8980>
  4029d8:	add	x11, x11, #0x4f0
  4029dc:	adr	x9, 4028e0 <tigetstr@plt+0x260>
  4029e0:	ldrh	w10, [x11, x8, lsl #1]
  4029e4:	add	x9, x9, x10, lsl #2
  4029e8:	mov	w22, wzr
  4029ec:	mov	w24, #0x1                   	// #1
  4029f0:	br	x9
  4029f4:	mov	w8, #0x1                   	// #1
  4029f8:	b	402b20 <tigetstr@plt+0x4a0>
  4029fc:	mov	w8, #0x1                   	// #1
  402a00:	str	w8, [sp, #52]
  402a04:	b	4028fc <tigetstr@plt+0x27c>
  402a08:	mov	w8, #0x1                   	// #1
  402a0c:	str	w8, [sp, #44]
  402a10:	b	4028fc <tigetstr@plt+0x27c>
  402a14:	str	wzr, [sp, #68]
  402a18:	b	4028fc <tigetstr@plt+0x27c>
  402a1c:	mov	w8, #0x1                   	// #1
  402a20:	str	w8, [sp, #72]
  402a24:	b	4028fc <tigetstr@plt+0x27c>
  402a28:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  402a2c:	ldr	x9, [x9, #4024]
  402a30:	mov	w8, #0x1                   	// #1
  402a34:	mov	w24, w19
  402a38:	str	w8, [x9]
  402a3c:	b	402900 <tigetstr@plt+0x280>
  402a40:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402a44:	ldr	x8, [x8, #3872]
  402a48:	mov	w24, w19
  402a4c:	ldr	x8, [x8]
  402a50:	str	x8, [sp, #24]
  402a54:	b	402900 <tigetstr@plt+0x280>
  402a58:	mov	w8, #0x1                   	// #1
  402a5c:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  402a60:	strb	w8, [x9, #768]
  402a64:	b	4028fc <tigetstr@plt+0x27c>
  402a68:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402a6c:	ldr	x8, [x8, #3904]
  402a70:	mov	w24, w19
  402a74:	strb	wzr, [x8]
  402a78:	mov	w8, #0x1                   	// #1
  402a7c:	str	w8, [sp, #36]
  402a80:	b	402900 <tigetstr@plt+0x280>
  402a84:	mov	w10, #0x1                   	// #1
  402a88:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402a8c:	mov	w9, #0x1                   	// #1
  402a90:	str	w9, [sp, #80]
  402a94:	strb	w10, [x8, #744]
  402a98:	mov	w8, #0x3                   	// #3
  402a9c:	b	4028f8 <tigetstr@plt+0x278>
  402aa0:	mov	w8, #0x1                   	// #1
  402aa4:	str	w8, [sp, #40]
  402aa8:	b	4028fc <tigetstr@plt+0x27c>
  402aac:	mov	w8, #0x1                   	// #1
  402ab0:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  402ab4:	strb	w8, [x9, #744]
  402ab8:	mov	w8, #0x2                   	// #2
  402abc:	str	wzr, [sp, #80]
  402ac0:	b	4028f8 <tigetstr@plt+0x278>
  402ac4:	str	wzr, [sp, #92]
  402ac8:	b	4028fc <tigetstr@plt+0x27c>
  402acc:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402ad0:	ldr	x8, [x8, #3872]
  402ad4:	mov	w24, w19
  402ad8:	ldr	x8, [x8]
  402adc:	str	x8, [sp, #56]
  402ae0:	b	402900 <tigetstr@plt+0x280>
  402ae4:	mov	w24, #0x1                   	// #1
  402ae8:	b	402900 <tigetstr@plt+0x280>
  402aec:	str	wzr, [sp, #100]
  402af0:	b	4028fc <tigetstr@plt+0x27c>
  402af4:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402af8:	ldr	x8, [x8, #3872]
  402afc:	ldr	x0, [x8]
  402b00:	bl	403510 <tigetstr@plt+0xe90>
  402b04:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402b08:	str	x0, [x8, #760]
  402b0c:	b	4028fc <tigetstr@plt+0x27c>
  402b10:	mov	w8, #0x1                   	// #1
  402b14:	str	w8, [sp, #48]
  402b18:	b	4028fc <tigetstr@plt+0x27c>
  402b1c:	mov	w8, #0xffffffff            	// #-1
  402b20:	str	w8, [sp, #76]
  402b24:	b	4028fc <tigetstr@plt+0x27c>
  402b28:	str	wzr, [sp, #96]
  402b2c:	b	4028fc <tigetstr@plt+0x27c>
  402b30:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402b34:	ldr	x8, [x8, #3904]
  402b38:	mov	w9, #0x1                   	// #1
  402b3c:	strb	w9, [x8]
  402b40:	mov	w0, #0x1                   	// #1
  402b44:	mov	w22, #0x1                   	// #1
  402b48:	bl	402320 <use_extended_names@plt>
  402b4c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402b50:	strb	w22, [x8, #769]
  402b54:	b	4028fc <tigetstr@plt+0x27c>
  402b58:	str	w23, [sp, #88]
  402b5c:	mov	w24, w19
  402b60:	mov	w22, w21
  402b64:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  402b68:	ldr	w8, [sp, #100]
  402b6c:	ldr	x9, [x9, #3944]
  402b70:	mov	w11, #0xbfff                	// #49151
  402b74:	movk	w11, #0x3, lsl #16
  402b78:	cmp	w8, #0x0
  402b7c:	ldr	w10, [x9]
  402b80:	cset	w12, eq  // eq = none
  402b84:	adrp	x27, 411000 <tigetstr@plt+0xe980>
  402b88:	csel	w8, w8, w12, gt
  402b8c:	and	w10, w10, w11
  402b90:	str	w8, [x27, #752]
  402b94:	orr	w8, w10, w8, lsl #13
  402b98:	str	w8, [x9]
  402b9c:	cbz	w8, 402bc0 <tigetstr@plt+0x540>
  402ba0:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402ba4:	ldr	x8, [x8, #4048]
  402ba8:	adrp	x11, 403000 <tigetstr@plt+0x980>
  402bac:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  402bb0:	add	x11, x11, #0x704
  402bb4:	ldr	x9, [x8]
  402bb8:	str	x11, [x8]
  402bbc:	str	x9, [x10, #776]
  402bc0:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  402bc4:	ldr	x9, [x9, #3880]
  402bc8:	ldr	w28, [sp, #72]
  402bcc:	ldrsw	x8, [x9]
  402bd0:	cmp	w8, w26
  402bd4:	b.ge	402bfc <tigetstr@plt+0x57c>  // b.tcont
  402bd8:	add	w10, w8, #0x1
  402bdc:	cmp	w10, w26
  402be0:	str	w10, [x9]
  402be4:	b.ge	402c44 <tigetstr@plt+0x5c4>  // b.tcont
  402be8:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402bec:	ldr	x8, [x8, #3856]
  402bf0:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  402bf4:	add	x1, x1, #0x3fc
  402bf8:	b	402c18 <tigetstr@plt+0x598>
  402bfc:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402c00:	ldrb	w8, [x8, #744]
  402c04:	cbnz	w8, 402c4c <tigetstr@plt+0x5cc>
  402c08:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402c0c:	ldr	x8, [x8, #3856]
  402c10:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  402c14:	add	x1, x1, #0x445
  402c18:	ldr	x0, [x8]
  402c1c:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402c20:	ldr	x8, [x8, #3968]
  402c24:	ldr	x2, [x8]
  402c28:	adrp	x4, 40b000 <tigetstr@plt+0x8980>
  402c2c:	add	x4, x4, #0x561
  402c30:	mov	x3, x2
  402c34:	bl	402640 <fprintf@plt>
  402c38:	mov	w0, #0x1                   	// #1
  402c3c:	bl	402190 <exit@plt>
  402c40:	bl	4033cc <tigetstr@plt+0xd4c>
  402c44:	ldr	x20, [x25, x8, lsl #3]
  402c48:	b	402c84 <tigetstr@plt+0x604>
  402c4c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  402c50:	add	x0, x0, #0x431
  402c54:	bl	402610 <getenv@plt>
  402c58:	cbz	x0, 402c7c <tigetstr@plt+0x5fc>
  402c5c:	mov	x20, x0
  402c60:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  402c64:	add	x0, x0, #0x439
  402c68:	bl	402610 <getenv@plt>
  402c6c:	bl	403510 <tigetstr@plt+0xe90>
  402c70:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402c74:	str	x0, [x8, #760]
  402c78:	cbnz	x0, 402ff4 <tigetstr@plt+0x974>
  402c7c:	adrp	x20, 40c000 <tigetstr@plt+0x9980>
  402c80:	add	x20, x20, #0x424
  402c84:	adrp	x25, 411000 <tigetstr@plt+0xe980>
  402c88:	ldr	x8, [x25, #784]
  402c8c:	cbnz	x8, 402cc0 <tigetstr@plt+0x640>
  402c90:	add	x1, sp, #0x68
  402c94:	mov	x0, x20
  402c98:	bl	403f58 <tigetstr@plt+0x18d8>
  402c9c:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  402ca0:	str	x0, [x25, #784]
  402ca4:	add	x1, x1, #0x46a
  402ca8:	mov	x0, x20
  402cac:	bl	402450 <strcmp@plt>
  402cb0:	adrp	x8, 40c000 <tigetstr@plt+0x9980>
  402cb4:	add	x8, x8, #0x46c
  402cb8:	cmp	w0, #0x0
  402cbc:	csel	x20, x8, x20, eq  // eq = none
  402cc0:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402cc4:	ldrb	w8, [x8, #744]
  402cc8:	cmp	w8, #0x0
  402ccc:	cset	w8, eq  // eq = none
  402cd0:	bic	w8, w8, w28
  402cd4:	tbnz	w8, #0, 402d1c <tigetstr@plt+0x69c>
  402cd8:	ldp	w10, w2, [sp, #80]
  402cdc:	cmp	w22, #0x0
  402ce0:	mov	w9, #0x4                   	// #4
  402ce4:	ldp	w8, w4, [sp, #92]
  402ce8:	csel	w1, w9, w10, eq  // eq = none
  402cec:	ldr	w9, [sp, #44]
  402cf0:	ldr	w6, [x27, #752]
  402cf4:	ldr	x0, [sp, #56]
  402cf8:	ldr	w5, [sp, #88]
  402cfc:	orr	w9, w9, w28
  402d00:	and	w7, w9, #0x1
  402d04:	ldr	w9, [sp, #52]
  402d08:	str	w8, [sp, #8]
  402d0c:	and	w8, w28, #0x1
  402d10:	strb	w8, [sp]
  402d14:	and	w3, w9, #0x1
  402d18:	b	402d50 <tigetstr@plt+0x6d0>
  402d1c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402d20:	ldrb	w8, [x8, #748]
  402d24:	cbz	w8, 402d54 <tigetstr@plt+0x6d4>
  402d28:	ldr	w8, [sp, #52]
  402d2c:	ldr	w4, [sp, #96]
  402d30:	ldr	w6, [x27, #752]
  402d34:	ldr	x0, [sp, #56]
  402d38:	ldp	w1, w2, [sp, #80]
  402d3c:	ldr	w5, [sp, #88]
  402d40:	and	w3, w8, #0x1
  402d44:	mov	w7, wzr
  402d48:	str	wzr, [sp, #8]
  402d4c:	strb	wzr, [sp]
  402d50:	bl	40818c <tigetstr@plt+0x5b0c>
  402d54:	mov	x0, x20
  402d58:	bl	402240 <_nc_set_source@plt>
  402d5c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402d60:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  402d64:	ldrb	w8, [x8, #744]
  402d68:	ldrb	w9, [x9, #748]
  402d6c:	cmp	w22, #0x0
  402d70:	ldr	x0, [x25, #784]
  402d74:	cset	w10, eq  // eq = none
  402d78:	orr	w8, w8, w9
  402d7c:	cmp	w8, #0x0
  402d80:	eor	w19, w28, #0x1
  402d84:	cset	w8, eq  // eq = none
  402d88:	adrp	x9, 404000 <tigetstr@plt+0x1980>
  402d8c:	orr	w10, w24, w10
  402d90:	add	x9, x9, #0xbc
  402d94:	tst	w8, w19
  402d98:	and	w2, w10, #0x1
  402d9c:	csel	x4, x9, xzr, ne  // ne = any
  402da0:	mov	x1, xzr
  402da4:	mov	w3, wzr
  402da8:	bl	402230 <_nc_read_entry_source@plt>
  402dac:	tbnz	w28, #0, 402dd8 <tigetstr@plt+0x758>
  402db0:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402db4:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  402db8:	ldrb	w8, [x8, #744]
  402dbc:	ldrb	w9, [x9, #748]
  402dc0:	orr	w8, w9, w8
  402dc4:	ldr	w9, [sp, #48]
  402dc8:	cmp	w8, #0x0
  402dcc:	cset	w8, ne  // ne = any
  402dd0:	bic	w8, w8, w9
  402dd4:	tbnz	w8, #0, 402df4 <tigetstr@plt+0x774>
  402dd8:	and	w1, w24, #0x1
  402ddc:	mov	w0, #0x1                   	// #1
  402de0:	bl	4024a0 <_nc_resolve_uses2@plt>
  402de4:	cmp	w0, #0x0
  402de8:	cset	w8, ne  // ne = any
  402dec:	orr	w8, w28, w8
  402df0:	tbz	w8, #0, 402f58 <tigetstr@plt+0x8d8>
  402df4:	ldr	w24, [sp, #68]
  402df8:	orn	w8, w19, w24
  402dfc:	tbnz	w8, #0, 402ec8 <tigetstr@plt+0x848>
  402e00:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402e04:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  402e08:	ldrb	w8, [x8, #748]
  402e0c:	ldrb	w9, [x9, #744]
  402e10:	orr	w8, w9, w8
  402e14:	cbz	w8, 402ec8 <tigetstr@plt+0x848>
  402e18:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402e1c:	ldr	x8, [x8, #3864]
  402e20:	ldr	x20, [x8]
  402e24:	cbz	x20, 402ec8 <tigetstr@plt+0x848>
  402e28:	adrp	x21, 40c000 <tigetstr@plt+0x9980>
  402e2c:	mov	w19, #0x1000                	// #4096
  402e30:	mov	w26, #0x3ff                 	// #1023
  402e34:	add	x21, x21, #0x474
  402e38:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402e3c:	ldr	x0, [x8, #760]
  402e40:	ldr	x1, [x20]
  402e44:	bl	4040c4 <tigetstr@plt+0x1a44>
  402e48:	tbz	w0, #0, 402ec0 <tigetstr@plt+0x840>
  402e4c:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  402e50:	ldrb	w4, [x23, #744]
  402e54:	ldr	w5, [sp, #76]
  402e58:	mov	w3, #0x1                   	// #1
  402e5c:	mov	x0, x20
  402e60:	mov	x1, xzr
  402e64:	mov	w2, wzr
  402e68:	bl	408620 <tigetstr@plt+0x5fa0>
  402e6c:	ldrb	w8, [x23, #744]
  402e70:	cmp	w8, #0x0
  402e74:	csel	w8, w26, w19, eq  // eq = none
  402e78:	cmp	w0, w8
  402e7c:	b.le	402ec0 <tigetstr@plt+0x840>
  402e80:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402e84:	ldr	x8, [x8, #3856]
  402e88:	mov	w22, w0
  402e8c:	ldr	x23, [x8]
  402e90:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402e94:	ldr	x8, [x8, #3968]
  402e98:	ldr	x0, [x20]
  402e9c:	ldr	x24, [x8]
  402ea0:	bl	402150 <_nc_first_name@plt>
  402ea4:	mov	x2, x24
  402ea8:	ldr	w24, [sp, #68]
  402eac:	mov	x3, x0
  402eb0:	mov	x0, x23
  402eb4:	mov	x1, x21
  402eb8:	mov	w4, w22
  402ebc:	bl	402640 <fprintf@plt>
  402ec0:	ldr	x20, [x20, #1008]
  402ec4:	cbnz	x20, 402e38 <tigetstr@plt+0x7b8>
  402ec8:	tbz	w28, #0, 402f60 <tigetstr@plt+0x8e0>
  402ecc:	adrp	x19, 410000 <tigetstr@plt+0xd980>
  402ed0:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402ed4:	ldr	x19, [x19, #3984]
  402ed8:	ldr	x8, [x8, #3864]
  402edc:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  402ee0:	ldr	x20, [x8]
  402ee4:	mov	w8, #0xffffffff            	// #-1
  402ee8:	str	w8, [x19]
  402eec:	ldr	x9, [x9, #4016]
  402ef0:	str	w8, [x9]
  402ef4:	cbz	x20, 403214 <tigetstr@plt+0xb94>
  402ef8:	ldr	w8, [sp, #36]
  402efc:	and	w22, w24, #0x1
  402f00:	and	w21, w8, #0x1
  402f04:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402f08:	ldr	x0, [x8, #760]
  402f0c:	ldr	x1, [x20]
  402f10:	bl	4040c4 <tigetstr@plt+0x1a44>
  402f14:	tbz	w0, #0, 402f4c <tigetstr@plt+0x8cc>
  402f18:	ldr	x0, [x20]
  402f1c:	bl	402150 <_nc_first_name@plt>
  402f20:	bl	4023b0 <_nc_set_type@plt>
  402f24:	ldr	x8, [x20, #1000]
  402f28:	mov	x0, x20
  402f2c:	str	w8, [x19]
  402f30:	bl	40ac84 <tigetstr@plt+0x8604>
  402f34:	ldr	w3, [sp, #76]
  402f38:	mov	x0, x20
  402f3c:	mov	w1, w21
  402f40:	mov	w2, w22
  402f44:	mov	x4, xzr
  402f48:	bl	409d2c <tigetstr@plt+0x76ac>
  402f4c:	ldr	x20, [x20, #1008]
  402f50:	cbnz	x20, 402f04 <tigetstr@plt+0x884>
  402f54:	b	403214 <tigetstr@plt+0xb94>
  402f58:	mov	w0, #0x1                   	// #1
  402f5c:	bl	402190 <exit@plt>
  402f60:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402f64:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  402f68:	ldrb	w8, [x8, #744]
  402f6c:	ldrb	w9, [x9, #748]
  402f70:	orr	w8, w9, w8
  402f74:	cbnz	w8, 402fb8 <tigetstr@plt+0x938>
  402f78:	ldr	x0, [sp, #24]
  402f7c:	bl	402140 <_nc_set_writedir@plt>
  402f80:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402f84:	ldr	x8, [x8, #3864]
  402f88:	ldr	x19, [x8]
  402f8c:	cbz	x19, 403214 <tigetstr@plt+0xb94>
  402f90:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  402f94:	ldr	x0, [x8, #760]
  402f98:	ldr	x1, [x19]
  402f9c:	bl	4040c4 <tigetstr@plt+0x1a44>
  402fa0:	tbz	w0, #0, 402fac <tigetstr@plt+0x92c>
  402fa4:	mov	x0, x19
  402fa8:	bl	404124 <tigetstr@plt+0x1aa4>
  402fac:	ldr	x19, [x19, #1008]
  402fb0:	cbnz	x19, 402f90 <tigetstr@plt+0x910>
  402fb4:	b	403214 <tigetstr@plt+0xb94>
  402fb8:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402fbc:	adrp	x10, 410000 <tigetstr@plt+0xd980>
  402fc0:	ldr	x8, [x8, #3984]
  402fc4:	ldr	x10, [x10, #3864]
  402fc8:	mov	w9, #0xffffffff            	// #-1
  402fcc:	str	w9, [x8]
  402fd0:	ldr	x20, [x10]
  402fd4:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  402fd8:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  402fdc:	ldr	x0, [x10, #760]
  402fe0:	ldr	x8, [x8, #4016]
  402fe4:	str	w9, [x8]
  402fe8:	cbnz	x20, 403030 <tigetstr@plt+0x9b0>
  402fec:	ldr	w26, [sp, #40]
  402ff0:	b	403164 <tigetstr@plt+0xae4>
  402ff4:	mov	x0, x20
  402ff8:	mov	w1, wzr
  402ffc:	bl	402410 <access@plt>
  403000:	cbz	w0, 402c84 <tigetstr@plt+0x604>
  403004:	add	x0, sp, #0x1, lsl #12
  403008:	add	x0, x0, #0x68
  40300c:	add	x19, sp, #0x1, lsl #12
  403010:	add	x19, x19, #0x68
  403014:	bl	403ee4 <tigetstr@plt+0x1864>
  403018:	adrp	x21, 411000 <tigetstr@plt+0xe980>
  40301c:	str	x0, [x21, #784]
  403020:	cbnz	x0, 4032fc <tigetstr@plt+0xc7c>
  403024:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403028:	add	x0, x0, #0x43e
  40302c:	bl	4040a8 <tigetstr@plt+0x1a28>
  403030:	ldp	w8, w26, [sp, #36]
  403034:	adrp	x23, 40c000 <tigetstr@plt+0x9980>
  403038:	and	w22, w24, #0x1
  40303c:	add	x23, x23, #0x49c
  403040:	and	w21, w8, #0x1
  403044:	ldr	x1, [x20]
  403048:	bl	4040c4 <tigetstr@plt+0x1a44>
  40304c:	tbz	w0, #0, 403154 <tigetstr@plt+0xad4>
  403050:	ldr	x0, [x20]
  403054:	ldr	x19, [x20, #992]
  403058:	ldr	x24, [x20, #984]
  40305c:	bl	402150 <_nc_first_name@plt>
  403060:	bl	4023b0 <_nc_set_type@plt>
  403064:	tbnz	w26, #0, 4030d4 <tigetstr@plt+0xa54>
  403068:	ldr	x0, [x25, #784]
  40306c:	ldr	x1, [x20, #984]
  403070:	mov	w2, wzr
  403074:	sub	x19, x19, x24
  403078:	bl	4023d0 <fseek@plt>
  40307c:	cmp	x19, #0x1
  403080:	b.lt	4030d4 <tigetstr@plt+0xa54>  // b.tstop
  403084:	add	x19, x19, #0x1
  403088:	ldr	x0, [x25, #784]
  40308c:	bl	4022d0 <fgetc@plt>
  403090:	cmn	w0, #0x1
  403094:	b.eq	4030d4 <tigetstr@plt+0xa54>  // b.none
  403098:	mov	w24, w0
  40309c:	ldr	x0, [x25, #784]
  4030a0:	bl	402670 <ferror@plt>
  4030a4:	cbnz	w0, 4030d4 <tigetstr@plt+0xa54>
  4030a8:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4030ac:	ldrb	w8, [x8, #744]
  4030b0:	cbnz	w8, 4030c0 <tigetstr@plt+0xa40>
  4030b4:	mov	w0, w24
  4030b8:	bl	4042d8 <tigetstr@plt+0x1c58>
  4030bc:	b	4030c8 <tigetstr@plt+0xa48>
  4030c0:	mov	w0, w24
  4030c4:	bl	402620 <putchar@plt>
  4030c8:	sub	x19, x19, #0x1
  4030cc:	cmp	x19, #0x1
  4030d0:	b.gt	403088 <tigetstr@plt+0xa08>
  4030d4:	mov	x0, x20
  4030d8:	bl	40ac84 <tigetstr@plt+0x8604>
  4030dc:	ldr	w3, [sp, #76]
  4030e0:	mov	x0, x20
  4030e4:	mov	w1, w21
  4030e8:	mov	w2, w22
  4030ec:	mov	x4, xzr
  4030f0:	bl	409d2c <tigetstr@plt+0x76ac>
  4030f4:	ldr	w8, [x20, #72]
  4030f8:	cbz	w8, 40312c <tigetstr@plt+0xaac>
  4030fc:	mov	x19, xzr
  403100:	add	x24, x20, #0x50
  403104:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  403108:	ldr	x0, [x24], #24
  40310c:	ldrb	w8, [x8, #748]
  403110:	cmp	w8, #0x0
  403114:	cset	w1, eq  // eq = none
  403118:	bl	40a78c <tigetstr@plt+0x810c>
  40311c:	ldr	w8, [x20, #72]
  403120:	add	x19, x19, #0x1
  403124:	cmp	x19, x8
  403128:	b.cc	403104 <tigetstr@plt+0xa84>  // b.lo, b.ul, b.last
  40312c:	bl	40a840 <tigetstr@plt+0x81c0>
  403130:	ldr	w8, [x27, #752]
  403134:	ldr	w9, [sp, #68]
  403138:	cmp	w8, #0x0
  40313c:	cset	w8, eq  // eq = none
  403140:	orr	w8, w9, w8
  403144:	tbnz	w8, #0, 403154 <tigetstr@plt+0xad4>
  403148:	mov	w1, w0
  40314c:	mov	x0, x23
  403150:	bl	4025f0 <printf@plt>
  403154:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  403158:	ldr	x20, [x20, #1008]
  40315c:	ldr	x0, [x8, #760]
  403160:	cbnz	x20, 403044 <tigetstr@plt+0x9c4>
  403164:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  403168:	ldr	x8, [x8, #3848]
  40316c:	cmp	x0, #0x0
  403170:	cset	w9, ne  // ne = any
  403174:	ldr	x8, [x8]
  403178:	cmp	x8, #0x0
  40317c:	cset	w10, eq  // eq = none
  403180:	orr	w9, w9, w10
  403184:	orr	w9, w26, w9
  403188:	tbnz	w9, #0, 403214 <tigetstr@plt+0xb94>
  40318c:	ldr	x0, [x25, #784]
  403190:	ldr	x1, [x8, #992]
  403194:	mov	w2, wzr
  403198:	bl	4023d0 <fseek@plt>
  40319c:	ldr	x0, [x25, #784]
  4031a0:	bl	4022d0 <fgetc@plt>
  4031a4:	cmn	w0, #0x1
  4031a8:	b.eq	403214 <tigetstr@plt+0xb94>  // b.none
  4031ac:	mov	w20, wzr
  4031b0:	mov	w21, wzr
  4031b4:	mov	w19, wzr
  4031b8:	mov	w8, w19
  4031bc:	cmp	w0, #0x23
  4031c0:	cset	w9, eq  // eq = none
  4031c4:	cmp	w8, #0xa
  4031c8:	cset	w10, eq  // eq = none
  4031cc:	and	w10, w10, w9
  4031d0:	mov	w19, w0
  4031d4:	orr	w20, w20, w10
  4031d8:	csel	w21, w9, w21, eq  // eq = none
  4031dc:	tbz	w20, #0, 403204 <tigetstr@plt+0xb84>
  4031e0:	cmp	w8, #0xa
  4031e4:	cset	w8, eq  // eq = none
  4031e8:	cmp	w19, #0xa
  4031ec:	cset	w9, eq  // eq = none
  4031f0:	and	w8, w8, w9
  4031f4:	orr	w8, w21, w8
  4031f8:	tbz	w8, #0, 403204 <tigetstr@plt+0xb84>
  4031fc:	mov	w0, w19
  403200:	bl	402620 <putchar@plt>
  403204:	ldr	x0, [x25, #784]
  403208:	bl	4022d0 <fgetc@plt>
  40320c:	cmn	w0, #0x1
  403210:	b.ne	4031b8 <tigetstr@plt+0xb38>  // b.any
  403214:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  403218:	ldrb	w8, [x8, #768]
  40321c:	cmp	w8, #0x1
  403220:	b.ne	403270 <tigetstr@plt+0xbf0>  // b.any
  403224:	eor	w8, w28, #0x1
  403228:	tbz	w8, #0, 403270 <tigetstr@plt+0xbf0>
  40322c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  403230:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  403234:	ldrb	w8, [x8, #744]
  403238:	ldrb	w9, [x9, #748]
  40323c:	orr	w8, w9, w8
  403240:	tst	w8, #0xff
  403244:	b.ne	403270 <tigetstr@plt+0xbf0>  // b.any
  403248:	bl	402520 <_nc_tic_written@plt>
  40324c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  403250:	ldr	x19, [x8, #736]
  403254:	cbnz	w0, 403278 <tigetstr@plt+0xbf8>
  403258:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40325c:	add	x0, x0, #0x4c3
  403260:	mov	w1, #0x13                  	// #19
  403264:	mov	w2, #0x1                   	// #1
  403268:	mov	x3, x19
  40326c:	bl	4024e0 <fwrite@plt>
  403270:	mov	w0, wzr
  403274:	bl	402190 <exit@plt>
  403278:	mov	w20, w0
  40327c:	mov	x0, xzr
  403280:	bl	402440 <_nc_tic_dir@plt>
  403284:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  403288:	mov	x3, x0
  40328c:	add	x1, x1, #0x4a9
  403290:	mov	x0, x19
  403294:	mov	w2, w20
  403298:	bl	402640 <fprintf@plt>
  40329c:	mov	w0, wzr
  4032a0:	bl	402190 <exit@plt>
  4032a4:	adrp	x10, 410000 <tigetstr@plt+0xd980>
  4032a8:	ldr	w8, [sp, #100]
  4032ac:	ldr	x10, [x10, #3944]
  4032b0:	mov	w12, #0xbfff                	// #49151
  4032b4:	ldr	x0, [sp, #24]
  4032b8:	cmp	w8, #0x0
  4032bc:	ldr	w11, [x10]
  4032c0:	movk	w12, #0x3, lsl #16
  4032c4:	cset	w13, eq  // eq = none
  4032c8:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  4032cc:	and	w11, w11, w12
  4032d0:	csel	w8, w8, w13, gt
  4032d4:	str	w8, [x9, #752]
  4032d8:	orr	w8, w11, w8, lsl #13
  4032dc:	str	w8, [x10]
  4032e0:	bl	403424 <tigetstr@plt+0xda4>
  4032e4:	mov	w0, wzr
  4032e8:	bl	402190 <exit@plt>
  4032ec:	bl	402200 <curses_version@plt>
  4032f0:	bl	402430 <puts@plt>
  4032f4:	mov	w0, wzr
  4032f8:	bl	402190 <exit@plt>
  4032fc:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  403300:	add	x1, x1, #0x4d2
  403304:	mov	x2, x20
  403308:	bl	402640 <fprintf@plt>
  40330c:	ldr	x0, [x21, #784]
  403310:	bl	402250 <fclose@plt>
  403314:	add	x0, sp, #0x1, lsl #12
  403318:	add	x0, x0, #0x68
  40331c:	mov	x1, xzr
  403320:	bl	403f58 <tigetstr@plt+0x18d8>
  403324:	add	x20, sp, #0x1, lsl #12
  403328:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40332c:	add	x20, x20, #0x68
  403330:	str	x0, [x21, #784]
  403334:	str	x19, [x8, #792]
  403338:	b	402c84 <tigetstr@plt+0x604>
  40333c:	mov	w8, #0x1                   	// #1
  403340:	str	w8, [sp, #68]
  403344:	mov	w8, #0xffff                	// #65535
  403348:	stp	xzr, xzr, [sp, #40]
  40334c:	mov	w24, wzr
  403350:	str	xzr, [sp, #72]
  403354:	str	xzr, [sp, #56]
  403358:	str	xzr, [sp, #24]
  40335c:	str	wzr, [sp, #36]
  403360:	mov	w22, #0x1                   	// #1
  403364:	str	w8, [sp, #88]
  403368:	b	402b64 <tigetstr@plt+0x4e4>
  40336c:	stp	x29, x30, [sp, #-32]!
  403370:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  403374:	ldr	x0, [x8, #784]
  403378:	str	x19, [sp, #16]
  40337c:	mov	x29, sp
  403380:	cbz	x0, 403388 <tigetstr@plt+0xd08>
  403384:	bl	402250 <fclose@plt>
  403388:	adrp	x19, 411000 <tigetstr@plt+0xe980>
  40338c:	ldr	x0, [x19, #792]
  403390:	cbz	x0, 40339c <tigetstr@plt+0xd1c>
  403394:	bl	4021c0 <remove@plt>
  403398:	cbnz	w0, 4033a8 <tigetstr@plt+0xd28>
  40339c:	ldr	x19, [sp, #16]
  4033a0:	ldp	x29, x30, [sp], #32
  4033a4:	ret
  4033a8:	ldr	x0, [x19, #792]
  4033ac:	bl	4021b0 <perror@plt>
  4033b0:	b	40339c <tigetstr@plt+0xd1c>
  4033b4:	ldr	w8, [x0]
  4033b8:	mov	w9, #0xa                   	// #10
  4033bc:	madd	w8, w8, w9, w1
  4033c0:	sub	w8, w8, #0x30
  4033c4:	str	w8, [x0]
  4033c8:	ret
  4033cc:	stp	x29, x30, [sp, #-32]!
  4033d0:	str	x19, [sp, #16]
  4033d4:	adrp	x19, 410000 <tigetstr@plt+0xd980>
  4033d8:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4033dc:	ldr	x19, [x19, #3856]
  4033e0:	ldr	x8, [x8, #3968]
  4033e4:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4033e8:	adrp	x3, 40b000 <tigetstr@plt+0x8980>
  4033ec:	ldr	x0, [x19]
  4033f0:	ldr	x2, [x8]
  4033f4:	add	x1, x1, #0x4d7
  4033f8:	add	x3, x3, #0x561
  4033fc:	mov	x29, sp
  403400:	bl	402640 <fprintf@plt>
  403404:	ldr	x3, [x19]
  403408:	adrp	x0, 40b000 <tigetstr@plt+0x8980>
  40340c:	add	x0, x0, #0x5b7
  403410:	mov	w1, #0x64e                 	// #1614
  403414:	mov	w2, #0x1                   	// #1
  403418:	bl	4024e0 <fwrite@plt>
  40341c:	mov	w0, #0x1                   	// #1
  403420:	bl	402190 <exit@plt>
  403424:	stp	x29, x30, [sp, #-48]!
  403428:	stp	x20, x19, [sp, #32]
  40342c:	mov	x19, x0
  403430:	stp	x22, x21, [sp, #16]
  403434:	mov	x29, sp
  403438:	cbz	x0, 4034a8 <tigetstr@plt+0xe28>
  40343c:	mov	w22, #0x1                   	// #1
  403440:	cbnz	x19, 403450 <tigetstr@plt+0xdd0>
  403444:	mov	x0, xzr
  403448:	bl	402440 <_nc_tic_dir@plt>
  40344c:	mov	x19, x0
  403450:	mov	x0, x19
  403454:	bl	40450c <tigetstr@plt+0x1e8c>
  403458:	cbz	x0, 403470 <tigetstr@plt+0xdf0>
  40345c:	mov	x20, x0
  403460:	bl	402430 <puts@plt>
  403464:	mov	x0, x20
  403468:	bl	402490 <free@plt>
  40346c:	mov	x19, xzr
  403470:	bl	4025a0 <_nc_home_terminfo@plt>
  403474:	cbz	x0, 403494 <tigetstr@plt+0xe14>
  403478:	mov	x20, x0
  40347c:	bl	40450c <tigetstr@plt+0x1e8c>
  403480:	cbz	x0, 4034c4 <tigetstr@plt+0xe44>
  403484:	mov	x21, x0
  403488:	bl	402430 <puts@plt>
  40348c:	mov	x0, x21
  403490:	bl	402490 <free@plt>
  403494:	cbnz	x19, 4034d0 <tigetstr@plt+0xe50>
  403498:	ldp	x20, x19, [sp, #32]
  40349c:	ldp	x22, x21, [sp, #16]
  4034a0:	ldp	x29, x30, [sp], #48
  4034a4:	ret
  4034a8:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4034ac:	add	x0, x0, #0x4e5
  4034b0:	bl	402610 <getenv@plt>
  4034b4:	cmp	x0, #0x0
  4034b8:	cset	w22, ne  // ne = any
  4034bc:	cbnz	x19, 403450 <tigetstr@plt+0xdd0>
  4034c0:	b	403444 <tigetstr@plt+0xdc4>
  4034c4:	cmp	w22, #0x0
  4034c8:	csel	x19, x19, x20, ne  // ne = any
  4034cc:	cbz	x19, 403498 <tigetstr@plt+0xe18>
  4034d0:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4034d4:	ldr	x8, [x8, #3896]
  4034d8:	ldr	x0, [x8]
  4034dc:	bl	402500 <fflush@plt>
  4034e0:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4034e4:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  4034e8:	ldr	x8, [x8, #3856]
  4034ec:	ldr	x9, [x9, #3968]
  4034f0:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4034f4:	add	x1, x1, #0x4ee
  4034f8:	ldr	x0, [x8]
  4034fc:	ldr	x2, [x9]
  403500:	mov	x3, x19
  403504:	bl	402640 <fprintf@plt>
  403508:	mov	w0, #0x1                   	// #1
  40350c:	bl	402190 <exit@plt>
  403510:	stp	x29, x30, [sp, #-80]!
  403514:	str	x28, [sp, #16]
  403518:	stp	x24, x23, [sp, #32]
  40351c:	stp	x22, x21, [sp, #48]
  403520:	stp	x20, x19, [sp, #64]
  403524:	mov	x29, sp
  403528:	sub	sp, sp, #0x2, lsl #12
  40352c:	cbz	x0, 4035e8 <tigetstr@plt+0xf68>
  403530:	mov	w1, #0x2f                  	// #47
  403534:	mov	x20, x0
  403538:	bl	4024d0 <strchr@plt>
  40353c:	cbz	x0, 40366c <tigetstr@plt+0xfec>
  403540:	mov	x0, x20
  403544:	mov	x1, xzr
  403548:	bl	403f58 <tigetstr@plt+0x18d8>
  40354c:	mov	x20, x0
  403550:	mov	x19, xzr
  403554:	mov	w21, #0x1                   	// #1
  403558:	b	403568 <tigetstr@plt+0xee8>
  40355c:	add	w21, w21, #0x1
  403560:	cmp	w21, #0x3
  403564:	b.eq	4035dc <tigetstr@plt+0xf5c>  // b.none
  403568:	mov	x0, sp
  40356c:	mov	w1, #0x2000                	// #8192
  403570:	mov	x2, x20
  403574:	bl	402650 <fgets@plt>
  403578:	mov	w22, wzr
  40357c:	cbnz	x0, 4035c4 <tigetstr@plt+0xf44>
  403580:	cmp	w21, #0x1
  403584:	b.ne	40355c <tigetstr@plt+0xedc>  // b.any
  403588:	add	w0, w22, #0x1
  40358c:	mov	w1, #0x8                   	// #8
  403590:	bl	402330 <calloc@plt>
  403594:	cbz	x0, 4036f8 <tigetstr@plt+0x1078>
  403598:	mov	x19, x0
  40359c:	mov	x0, x20
  4035a0:	bl	402350 <rewind@plt>
  4035a4:	b	40355c <tigetstr@plt+0xedc>
  4035a8:	str	x0, [x19, w22, uxtw #3]
  4035ac:	add	w22, w22, #0x1
  4035b0:	mov	x0, sp
  4035b4:	mov	w1, #0x2000                	// #8192
  4035b8:	mov	x2, x20
  4035bc:	bl	402650 <fgets@plt>
  4035c0:	cbz	x0, 403580 <tigetstr@plt+0xf00>
  4035c4:	mov	x0, sp
  4035c8:	bl	4045cc <tigetstr@plt+0x1f4c>
  4035cc:	cbz	x0, 4035b0 <tigetstr@plt+0xf30>
  4035d0:	cbnz	x19, 4035a8 <tigetstr@plt+0xf28>
  4035d4:	bl	402490 <free@plt>
  4035d8:	b	4035ac <tigetstr@plt+0xf2c>
  4035dc:	mov	x0, x20
  4035e0:	bl	402250 <fclose@plt>
  4035e4:	b	4035ec <tigetstr@plt+0xf6c>
  4035e8:	mov	x19, xzr
  4035ec:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4035f0:	ldrb	w8, [x8, #768]
  4035f4:	cmp	w8, #0x1
  4035f8:	b.ne	40364c <tigetstr@plt+0xfcc>  // b.any
  4035fc:	cbz	x19, 40364c <tigetstr@plt+0xfcc>
  403600:	adrp	x22, 411000 <tigetstr@plt+0xe980>
  403604:	ldr	x3, [x22, #736]
  403608:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40360c:	add	x0, x0, #0x514
  403610:	mov	w1, #0x1f                  	// #31
  403614:	mov	w2, #0x1                   	// #1
  403618:	bl	4024e0 <fwrite@plt>
  40361c:	ldr	x3, [x19]
  403620:	cbz	x3, 40364c <tigetstr@plt+0xfcc>
  403624:	adrp	x21, 40c000 <tigetstr@plt+0x9980>
  403628:	mov	w20, #0x1                   	// #1
  40362c:	add	x21, x21, #0x534
  403630:	ldr	x0, [x22, #736]
  403634:	mov	x1, x21
  403638:	mov	w2, w20
  40363c:	bl	402640 <fprintf@plt>
  403640:	ldr	x3, [x19, w20, uxtw #3]
  403644:	add	w20, w20, #0x1
  403648:	cbnz	x3, 403630 <tigetstr@plt+0xfb0>
  40364c:	mov	x0, x19
  403650:	add	sp, sp, #0x2, lsl #12
  403654:	ldp	x20, x19, [sp, #64]
  403658:	ldp	x22, x21, [sp, #48]
  40365c:	ldp	x24, x23, [sp, #32]
  403660:	ldr	x28, [sp, #16]
  403664:	ldp	x29, x30, [sp], #80
  403668:	ret
  40366c:	mov	x19, xzr
  403670:	mov	w21, #0x1                   	// #1
  403674:	b	403684 <tigetstr@plt+0x1004>
  403678:	add	w21, w21, #0x1
  40367c:	cmp	w21, #0x3
  403680:	b.eq	4035ec <tigetstr@plt+0xf6c>  // b.none
  403684:	mov	w22, wzr
  403688:	mov	w23, #0x1                   	// #1
  40368c:	mov	x0, x20
  403690:	b	4036a0 <tigetstr@plt+0x1020>
  403694:	add	w22, w22, #0x1
  403698:	add	w23, w23, #0x1
  40369c:	cbz	w24, 4036dc <tigetstr@plt+0x105c>
  4036a0:	sub	w8, w23, #0x1
  4036a4:	ldrb	w24, [x20, x8]
  4036a8:	cmp	w24, #0x2c
  4036ac:	b.eq	4036b4 <tigetstr@plt+0x1034>  // b.none
  4036b0:	cbnz	w24, 403698 <tigetstr@plt+0x1018>
  4036b4:	cmp	w21, #0x1
  4036b8:	b.eq	403694 <tigetstr@plt+0x1014>  // b.none
  4036bc:	strb	wzr, [x20, x8]
  4036c0:	bl	4045cc <tigetstr@plt+0x1f4c>
  4036c4:	cbz	x0, 4036d4 <tigetstr@plt+0x1054>
  4036c8:	add	w8, w22, #0x1
  4036cc:	str	x0, [x19, w22, uxtw #3]
  4036d0:	mov	w22, w8
  4036d4:	add	x0, x20, w23, uxtw
  4036d8:	b	403698 <tigetstr@plt+0x1018>
  4036dc:	cmp	w21, #0x1
  4036e0:	b.ne	403678 <tigetstr@plt+0xff8>  // b.any
  4036e4:	add	w0, w22, #0x1
  4036e8:	mov	w1, #0x8                   	// #8
  4036ec:	bl	402330 <calloc@plt>
  4036f0:	mov	x19, x0
  4036f4:	cbnz	x0, 403678 <tigetstr@plt+0xff8>
  4036f8:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4036fc:	add	x0, x0, #0x506
  403700:	bl	4040a8 <tigetstr@plt+0x1a28>
  403704:	sub	sp, sp, #0x60
  403708:	stp	x29, x30, [sp, #16]
  40370c:	stp	x26, x25, [sp, #32]
  403710:	stp	x24, x23, [sp, #48]
  403714:	stp	x22, x21, [sp, #64]
  403718:	stp	x20, x19, [sp, #80]
  40371c:	add	x29, sp, #0x10
  403720:	mov	w20, w1
  403724:	mov	x19, x0
  403728:	bl	404774 <tigetstr@plt+0x20f4>
  40372c:	ldrh	w8, [x19, #60]
  403730:	cbz	w8, 403850 <tigetstr@plt+0x11d0>
  403734:	adrp	x24, 410000 <tigetstr@plt+0xd980>
  403738:	ldr	x24, [x24, #4000]
  40373c:	adrp	x26, 40b000 <tigetstr@plt+0x8980>
  403740:	mov	x21, xzr
  403744:	adrp	x25, 411000 <tigetstr@plt+0xe980>
  403748:	add	x26, x26, #0xc06
  40374c:	b	403764 <tigetstr@plt+0x10e4>
  403750:	ldrh	w8, [x19, #60]
  403754:	add	x21, x21, #0x1
  403758:	add	x24, x24, #0x8
  40375c:	cmp	x21, x8
  403760:	b.cs	403850 <tigetstr@plt+0x11d0>  // b.hs, b.nlast
  403764:	ldr	x9, [x19, #32]
  403768:	ldr	x22, [x9, x21, lsl #3]
  40376c:	add	x9, x22, #0x1
  403770:	cmp	x9, #0x2
  403774:	b.cc	403750 <tigetstr@plt+0x10d0>  // b.lo, b.ul, b.last
  403778:	cmp	x21, #0x19e
  40377c:	mov	x9, x24
  403780:	b.cc	4037b0 <tigetstr@plt+0x1130>  // b.lo, b.ul, b.last
  403784:	ldrh	w9, [x19, #66]
  403788:	ldrh	w10, [x19, #64]
  40378c:	ldrh	w11, [x19, #62]
  403790:	and	x8, x8, #0xffff
  403794:	ldr	x12, [x19, #48]
  403798:	add	w9, w9, w10
  40379c:	add	w9, w9, w11
  4037a0:	sub	w8, w9, w8
  4037a4:	add	w8, w21, w8
  4037a8:	lsl	x8, x8, #32
  4037ac:	add	x9, x12, x8, asr #29
  4037b0:	ldr	x23, [x9]
  4037b4:	cmp	x21, #0x19d
  4037b8:	b.hi	4037d4 <tigetstr@plt+0x1154>  // b.pmore
  4037bc:	mov	x0, x23
  4037c0:	bl	404ad0 <tigetstr@plt+0x2450>
  4037c4:	tbz	w0, #31, 4037d4 <tigetstr@plt+0x1154>
  4037c8:	ldrsh	w8, [x26, x21, lsl #1]
  4037cc:	cmp	w8, #0x1
  4037d0:	b.lt	4037ec <tigetstr@plt+0x116c>  // b.tstop
  4037d4:	cmp	x21, #0x19d
  4037d8:	cset	w3, hi  // hi = pmore
  4037dc:	mov	x0, x19
  4037e0:	mov	x1, x23
  4037e4:	mov	x2, x22
  4037e8:	bl	404b40 <tigetstr@plt+0x24c0>
  4037ec:	cmp	x21, #0x19e
  4037f0:	mov	x8, x24
  4037f4:	b.cc	403824 <tigetstr@plt+0x11a4>  // b.lo, b.ul, b.last
  4037f8:	ldrh	w8, [x19, #66]
  4037fc:	ldrh	w9, [x19, #64]
  403800:	ldrh	w10, [x19, #62]
  403804:	ldrh	w11, [x19, #60]
  403808:	ldr	x12, [x19, #48]
  40380c:	add	w8, w8, w9
  403810:	add	w8, w8, w10
  403814:	sub	w8, w8, w11
  403818:	add	w8, w21, w8
  40381c:	lsl	x8, x8, #32
  403820:	add	x8, x12, x8, asr #29
  403824:	ldr	x1, [x8]
  403828:	mov	x0, x19
  40382c:	mov	x2, x22
  403830:	bl	404ddc <tigetstr@plt+0x275c>
  403834:	ldrb	w8, [x25, #748]
  403838:	cbz	w8, 403750 <tigetstr@plt+0x10d0>
  40383c:	mov	x0, x19
  403840:	mov	w1, w21
  403844:	mov	x2, x22
  403848:	bl	4050f0 <tigetstr@plt+0x2a70>
  40384c:	b	403750 <tigetstr@plt+0x10d0>
  403850:	ldrh	w8, [x19, #56]
  403854:	cmp	w8, #0x2d
  403858:	b.cc	403890 <tigetstr@plt+0x1210>  // b.lo, b.ul, b.last
  40385c:	mov	w21, #0x2c                  	// #44
  403860:	ldrh	w9, [x19, #62]
  403864:	ldr	x10, [x19, #48]
  403868:	mov	w1, wzr
  40386c:	sub	w8, w9, w8, uxth
  403870:	add	w8, w21, w8
  403874:	sbfiz	x8, x8, #3, #32
  403878:	ldr	x0, [x10, x8]
  40387c:	bl	405394 <tigetstr@plt+0x2d14>
  403880:	ldrh	w8, [x19, #56]
  403884:	add	x21, x21, #0x1
  403888:	cmp	x21, x8
  40388c:	b.cc	403860 <tigetstr@plt+0x11e0>  // b.lo, b.ul, b.last
  403890:	ldrh	w8, [x19, #58]
  403894:	cmp	w8, #0x28
  403898:	b.cc	4038d8 <tigetstr@plt+0x1258>  // b.lo, b.ul, b.last
  40389c:	mov	w21, #0x27                  	// #39
  4038a0:	ldrh	w9, [x19, #64]
  4038a4:	ldrh	w10, [x19, #62]
  4038a8:	ldr	x11, [x19, #48]
  4038ac:	mov	w1, #0x1                   	// #1
  4038b0:	add	w9, w9, w10
  4038b4:	sub	w8, w9, w8, uxth
  4038b8:	add	w8, w21, w8
  4038bc:	sbfiz	x8, x8, #3, #32
  4038c0:	ldr	x0, [x11, x8]
  4038c4:	bl	405394 <tigetstr@plt+0x2d14>
  4038c8:	ldrh	w8, [x19, #58]
  4038cc:	add	x21, x21, #0x1
  4038d0:	cmp	x21, x8
  4038d4:	b.cc	4038a0 <tigetstr@plt+0x1220>  // b.lo, b.ul, b.last
  4038d8:	ldrh	w8, [x19, #60]
  4038dc:	cmp	w8, #0x19f
  4038e0:	b.cc	403928 <tigetstr@plt+0x12a8>  // b.lo, b.ul, b.last
  4038e4:	mov	w21, #0x19e                 	// #414
  4038e8:	ldrh	w9, [x19, #66]
  4038ec:	ldrh	w10, [x19, #64]
  4038f0:	ldrh	w11, [x19, #62]
  4038f4:	ldr	x12, [x19, #48]
  4038f8:	mov	w1, #0x2                   	// #2
  4038fc:	add	w9, w9, w10
  403900:	add	w9, w9, w11
  403904:	sub	w8, w9, w8, uxth
  403908:	add	w8, w21, w8
  40390c:	sbfiz	x8, x8, #3, #32
  403910:	ldr	x0, [x12, x8]
  403914:	bl	405394 <tigetstr@plt+0x2d14>
  403918:	ldrh	w8, [x19, #60]
  40391c:	add	x21, x21, #0x1
  403920:	cmp	x21, x8
  403924:	b.cc	4038e8 <tigetstr@plt+0x1268>  // b.lo, b.ul, b.last
  403928:	mov	x0, x19
  40392c:	bl	40542c <tigetstr@plt+0x2dac>
  403930:	mov	x0, x19
  403934:	bl	405718 <tigetstr@plt+0x3098>
  403938:	mov	x0, x19
  40393c:	bl	405ab4 <tigetstr@plt+0x3434>
  403940:	mov	x0, x19
  403944:	bl	406078 <tigetstr@plt+0x39f8>
  403948:	mov	x0, x19
  40394c:	bl	40648c <tigetstr@plt+0x3e0c>
  403950:	mov	x0, x19
  403954:	bl	406958 <tigetstr@plt+0x42d8>
  403958:	ldr	x8, [x19, #32]
  40395c:	ldr	x9, [x8, #904]
  403960:	add	x9, x9, #0x1
  403964:	cmp	x9, #0x2
  403968:	b.cc	403988 <tigetstr@plt+0x1308>  // b.lo, b.ul, b.last
  40396c:	ldr	x8, [x8, #872]
  403970:	add	x8, x8, #0x1
  403974:	cmp	x8, #0x1
  403978:	b.hi	403988 <tigetstr@plt+0x1308>  // b.pmore
  40397c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403980:	add	x0, x0, #0x5f7
  403984:	bl	4024c0 <_nc_warning@plt>
  403988:	ldr	x8, [x19, #32]
  40398c:	ldr	x9, [x8, #872]
  403990:	add	x9, x9, #0x1
  403994:	cmp	x9, #0x2
  403998:	b.cc	4039b8 <tigetstr@plt+0x1338>  // b.lo, b.ul, b.last
  40399c:	ldr	x8, [x8, #904]
  4039a0:	add	x8, x8, #0x1
  4039a4:	cmp	x8, #0x1
  4039a8:	b.hi	4039b8 <tigetstr@plt+0x1338>  // b.pmore
  4039ac:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4039b0:	add	x0, x0, #0x615
  4039b4:	bl	4024c0 <_nc_warning@plt>
  4039b8:	ldr	x8, [x19, #32]
  4039bc:	ldr	x9, [x8, #840]
  4039c0:	add	x9, x9, #0x1
  4039c4:	cmp	x9, #0x2
  4039c8:	b.cc	4039e8 <tigetstr@plt+0x1368>  // b.lo, b.ul, b.last
  4039cc:	ldr	x8, [x8, #864]
  4039d0:	add	x8, x8, #0x1
  4039d4:	cmp	x8, #0x1
  4039d8:	b.hi	4039e8 <tigetstr@plt+0x1368>  // b.pmore
  4039dc:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4039e0:	add	x0, x0, #0x633
  4039e4:	bl	4024c0 <_nc_warning@plt>
  4039e8:	ldr	x8, [x19, #32]
  4039ec:	ldr	x9, [x8, #864]
  4039f0:	add	x9, x9, #0x1
  4039f4:	cmp	x9, #0x2
  4039f8:	b.cc	403a18 <tigetstr@plt+0x1398>  // b.lo, b.ul, b.last
  4039fc:	ldr	x8, [x8, #840]
  403a00:	add	x8, x8, #0x1
  403a04:	cmp	x8, #0x1
  403a08:	b.hi	403a18 <tigetstr@plt+0x1398>  // b.pmore
  403a0c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403a10:	add	x0, x0, #0x64c
  403a14:	bl	4024c0 <_nc_warning@plt>
  403a18:	ldr	x8, [x19, #32]
  403a1c:	ldr	x9, [x8, #104]
  403a20:	add	x9, x9, #0x1
  403a24:	cmp	x9, #0x2
  403a28:	b.cc	403a48 <tigetstr@plt+0x13c8>  // b.lo, b.ul, b.last
  403a2c:	ldr	x8, [x8, #128]
  403a30:	add	x8, x8, #0x1
  403a34:	cmp	x8, #0x1
  403a38:	b.hi	403a48 <tigetstr@plt+0x13c8>  // b.pmore
  403a3c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403a40:	add	x0, x0, #0x665
  403a44:	bl	4024c0 <_nc_warning@plt>
  403a48:	ldr	x8, [x19, #32]
  403a4c:	ldr	x9, [x8, #160]
  403a50:	add	x9, x9, #0x1
  403a54:	cmp	x9, #0x2
  403a58:	b.cc	403a78 <tigetstr@plt+0x13f8>  // b.lo, b.ul, b.last
  403a5c:	ldr	x8, [x8, #128]
  403a60:	add	x8, x8, #0x1
  403a64:	cmp	x8, #0x1
  403a68:	b.hi	403a78 <tigetstr@plt+0x13f8>  // b.pmore
  403a6c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403a70:	add	x0, x0, #0x68b
  403a74:	bl	4024c0 <_nc_warning@plt>
  403a78:	ldr	x8, [x19, #32]
  403a7c:	ldr	x0, [x8, #160]
  403a80:	add	x9, x0, #0x1
  403a84:	cmp	x9, #0x2
  403a88:	b.cc	403ab0 <tigetstr@plt+0x1430>  // b.lo, b.ul, b.last
  403a8c:	ldr	x1, [x8, #128]
  403a90:	add	x8, x1, #0x1
  403a94:	cmp	x8, #0x2
  403a98:	b.cc	403ab0 <tigetstr@plt+0x1430>  // b.lo, b.ul, b.last
  403a9c:	bl	402530 <_nc_capcmp@plt>
  403aa0:	cbnz	w0, 403ab0 <tigetstr@plt+0x1430>
  403aa4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403aa8:	add	x0, x0, #0x6af
  403aac:	bl	4024c0 <_nc_warning@plt>
  403ab0:	ldr	x8, [x19, #32]
  403ab4:	ldr	x9, [x8, #24]
  403ab8:	add	x9, x9, #0x1
  403abc:	cmp	x9, #0x2
  403ac0:	b.cc	403ae0 <tigetstr@plt+0x1460>  // b.lo, b.ul, b.last
  403ac4:	ldr	x8, [x8, #1024]
  403ac8:	add	x8, x8, #0x1
  403acc:	cmp	x8, #0x1
  403ad0:	b.hi	403ae0 <tigetstr@plt+0x1460>  // b.pmore
  403ad4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403ad8:	add	x0, x0, #0x6d7
  403adc:	bl	4024c0 <_nc_warning@plt>
  403ae0:	ldr	x8, [x19, #32]
  403ae4:	ldr	x9, [x8, #24]
  403ae8:	add	x9, x9, #0x1
  403aec:	cmp	x9, #0x2
  403af0:	b.cc	403b10 <tigetstr@plt+0x1490>  // b.lo, b.ul, b.last
  403af4:	ldr	x8, [x8, #1008]
  403af8:	add	x8, x8, #0x1
  403afc:	cmp	x8, #0x1
  403b00:	b.hi	403b10 <tigetstr@plt+0x1490>  // b.pmore
  403b04:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403b08:	add	x0, x0, #0x6ff
  403b0c:	bl	4024c0 <_nc_warning@plt>
  403b10:	ldr	x8, [x19, #32]
  403b14:	ldr	x9, [x8, #32]
  403b18:	add	x9, x9, #0x1
  403b1c:	cmp	x9, #0x2
  403b20:	b.cc	403b40 <tigetstr@plt+0x14c0>  // b.lo, b.ul, b.last
  403b24:	ldr	x8, [x8, #1056]
  403b28:	add	x8, x8, #0x1
  403b2c:	cmp	x8, #0x1
  403b30:	b.hi	403b40 <tigetstr@plt+0x14c0>  // b.pmore
  403b34:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403b38:	add	x0, x0, #0x72a
  403b3c:	bl	4024c0 <_nc_warning@plt>
  403b40:	ldr	x8, [x19, #32]
  403b44:	ldr	x0, [x8, #1048]
  403b48:	add	x9, x0, #0x1
  403b4c:	cmp	x9, #0x2
  403b50:	b.cs	403b88 <tigetstr@plt+0x1508>  // b.hs, b.nlast
  403b54:	ldr	x8, [x8, #312]
  403b58:	add	x8, x8, #0x1
  403b5c:	cmp	x8, #0x2
  403b60:	b.cc	403d3c <tigetstr@plt+0x16bc>  // b.lo, b.ul, b.last
  403b64:	cmn	x0, #0x1
  403b68:	b.eq	403d3c <tigetstr@plt+0x16bc>  // b.none
  403b6c:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  403b70:	ldr	x8, [x8, #3960]
  403b74:	ldr	w8, [x8]
  403b78:	cbnz	w8, 403d3c <tigetstr@plt+0x16bc>
  403b7c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403b80:	add	x0, x0, #0x816
  403b84:	b	403d38 <tigetstr@plt+0x16b8>
  403b88:	adrp	x21, 410000 <tigetstr@plt+0xd980>
  403b8c:	ldr	x21, [x21, #3992]
  403b90:	str	wzr, [x21]
  403b94:	ldr	x3, [x8, #312]
  403b98:	add	x8, x3, #0x1
  403b9c:	cmp	x8, #0x2
  403ba0:	b.cs	403bcc <tigetstr@plt+0x154c>  // b.hs, b.nlast
  403ba4:	mov	x1, xzr
  403ba8:	mov	x2, xzr
  403bac:	mov	x3, xzr
  403bb0:	mov	x4, xzr
  403bb4:	mov	x5, xzr
  403bb8:	mov	x6, xzr
  403bbc:	mov	x7, xzr
  403bc0:	stp	xzr, xzr, [sp]
  403bc4:	bl	402290 <tparm@plt>
  403bc8:	b	403be4 <tigetstr@plt+0x1564>
  403bcc:	adrp	x4, 40d000 <tigetstr@plt+0xa980>
  403bd0:	add	x4, x4, #0xc60
  403bd4:	mov	x0, x19
  403bd8:	mov	x1, xzr
  403bdc:	mov	w2, wzr
  403be0:	bl	406be0 <tigetstr@plt+0x4560>
  403be4:	bl	402360 <strdup@plt>
  403be8:	ldr	w8, [x21]
  403bec:	mov	x21, x0
  403bf0:	cbz	w8, 403c00 <tigetstr@plt+0x1580>
  403bf4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403bf8:	add	x0, x0, #0x748
  403bfc:	bl	4024c0 <_nc_warning@plt>
  403c00:	cbz	x21, 403d30 <tigetstr@plt+0x16b0>
  403c04:	ldr	x8, [x19, #32]
  403c08:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403c0c:	add	x4, x4, #0x765
  403c10:	mov	w2, #0x1                   	// #1
  403c14:	ldr	x3, [x8, #280]
  403c18:	mov	x0, x19
  403c1c:	mov	x1, x21
  403c20:	bl	406be0 <tigetstr@plt+0x4560>
  403c24:	ldr	x8, [x19, #32]
  403c28:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403c2c:	add	x4, x4, #0x779
  403c30:	mov	w2, #0x2                   	// #2
  403c34:	ldr	x3, [x8, #288]
  403c38:	mov	x0, x19
  403c3c:	mov	x1, x21
  403c40:	bl	406be0 <tigetstr@plt+0x4560>
  403c44:	ldr	x8, [x19, #32]
  403c48:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403c4c:	add	x4, x4, #0x78e
  403c50:	mov	w2, #0x3                   	// #3
  403c54:	ldr	x3, [x8, #272]
  403c58:	mov	x0, x19
  403c5c:	mov	x1, x21
  403c60:	bl	406be0 <tigetstr@plt+0x4560>
  403c64:	ldr	x8, [x19, #32]
  403c68:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403c6c:	add	x4, x4, #0x7a1
  403c70:	mov	w2, #0x4                   	// #4
  403c74:	ldr	x3, [x8, #208]
  403c78:	mov	x0, x19
  403c7c:	mov	x1, x21
  403c80:	bl	406be0 <tigetstr@plt+0x4560>
  403c84:	ldr	x8, [x19, #32]
  403c88:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403c8c:	add	x4, x4, #0x7b2
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	ldr	x3, [x8, #240]
  403c98:	mov	x0, x19
  403c9c:	mov	x1, x21
  403ca0:	bl	406be0 <tigetstr@plt+0x4560>
  403ca4:	ldr	x8, [x19, #32]
  403ca8:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403cac:	add	x4, x4, #0x7c1
  403cb0:	mov	w2, #0x6                   	// #6
  403cb4:	ldr	x3, [x8, #216]
  403cb8:	mov	x0, x19
  403cbc:	mov	x1, x21
  403cc0:	bl	406be0 <tigetstr@plt+0x4560>
  403cc4:	ldr	x8, [x19, #32]
  403cc8:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403ccc:	add	x4, x4, #0x7d1
  403cd0:	mov	w2, #0x7                   	// #7
  403cd4:	ldr	x3, [x8, #256]
  403cd8:	mov	x0, x19
  403cdc:	mov	x1, x21
  403ce0:	bl	406be0 <tigetstr@plt+0x4560>
  403ce4:	ldr	x8, [x19, #32]
  403ce8:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403cec:	add	x4, x4, #0x7e3
  403cf0:	mov	w2, #0x8                   	// #8
  403cf4:	ldr	x3, [x8, #264]
  403cf8:	mov	x0, x19
  403cfc:	mov	x1, x21
  403d00:	bl	406be0 <tigetstr@plt+0x4560>
  403d04:	ldr	x8, [x19, #32]
  403d08:	adrp	x4, 40c000 <tigetstr@plt+0x9980>
  403d0c:	add	x4, x4, #0xe1b
  403d10:	mov	w2, #0x9                   	// #9
  403d14:	ldr	x3, [x8, #200]
  403d18:	mov	x0, x19
  403d1c:	mov	x1, x21
  403d20:	bl	406be0 <tigetstr@plt+0x4560>
  403d24:	mov	x0, x21
  403d28:	bl	402490 <free@plt>
  403d2c:	b	403d3c <tigetstr@plt+0x16bc>
  403d30:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403d34:	add	x0, x0, #0x7f8
  403d38:	bl	4024c0 <_nc_warning@plt>
  403d3c:	ldr	x8, [x19, #32]
  403d40:	ldr	x8, [x8, #312]
  403d44:	add	x8, x8, #0x1
  403d48:	cmp	x8, #0x2
  403d4c:	b.cc	403de0 <tigetstr@plt+0x1760>  // b.lo, b.ul, b.last
  403d50:	mov	x0, x19
  403d54:	bl	4025c0 <_nc_trim_sgr0@plt>
  403d58:	mov	x21, x0
  403d5c:	cbz	x0, 403d68 <tigetstr@plt+0x16e8>
  403d60:	ldrb	w8, [x21]
  403d64:	cbnz	w8, 403d74 <tigetstr@plt+0x16f4>
  403d68:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403d6c:	add	x0, x0, #0x829
  403d70:	bl	4024c0 <_nc_warning@plt>
  403d74:	ldr	x8, [x19, #32]
  403d78:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  403d7c:	add	x0, x0, #0x686
  403d80:	mov	x2, x21
  403d84:	ldr	x1, [x8, #2568]
  403d88:	ldr	x3, [x8, #312]
  403d8c:	bl	406d48 <tigetstr@plt+0x46c8>
  403d90:	ldr	x8, [x19, #32]
  403d94:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403d98:	add	x0, x0, #0x83f
  403d9c:	mov	x2, x21
  403da0:	ldr	x1, [x8, #344]
  403da4:	ldr	x3, [x8, #312]
  403da8:	bl	406d48 <tigetstr@plt+0x46c8>
  403dac:	ldr	x8, [x19, #32]
  403db0:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403db4:	add	x0, x0, #0x852
  403db8:	mov	x2, x21
  403dbc:	ldr	x1, [x8, #352]
  403dc0:	ldr	x3, [x8, #312]
  403dc4:	bl	406d48 <tigetstr@plt+0x46c8>
  403dc8:	ldr	x8, [x19, #32]
  403dcc:	ldr	x8, [x8, #312]
  403dd0:	cmp	x21, x8
  403dd4:	b.eq	403de0 <tigetstr@plt+0x1760>  // b.none
  403dd8:	mov	x0, x21
  403ddc:	bl	402490 <free@plt>
  403de0:	ldr	x8, [x19, #32]
  403de4:	adrp	x22, 40c000 <tigetstr@plt+0x9980>
  403de8:	adrp	x23, 40d000 <tigetstr@plt+0xa980>
  403dec:	adrp	x24, 40c000 <tigetstr@plt+0x9980>
  403df0:	adrp	x25, 40c000 <tigetstr@plt+0x9980>
  403df4:	mov	w21, wzr
  403df8:	add	x22, x22, #0xff6
  403dfc:	add	x23, x23, #0x1f
  403e00:	add	x24, x24, #0xfaa
  403e04:	add	x25, x25, #0xfcf
  403e08:	ldr	x3, [x8, #2872]
  403e0c:	mov	x0, x19
  403e10:	mov	w1, w21
  403e14:	mov	x2, x22
  403e18:	bl	406dbc <tigetstr@plt+0x473c>
  403e1c:	ldr	x8, [x19, #32]
  403e20:	mov	x0, x19
  403e24:	mov	w1, w21
  403e28:	mov	x2, x23
  403e2c:	ldr	x3, [x8, #2880]
  403e30:	bl	406dbc <tigetstr@plt+0x473c>
  403e34:	ldr	x8, [x19, #32]
  403e38:	mov	x0, x19
  403e3c:	mov	w1, w21
  403e40:	mov	x2, x24
  403e44:	ldr	x3, [x8, #2416]
  403e48:	bl	406dbc <tigetstr@plt+0x473c>
  403e4c:	ldr	x8, [x19, #32]
  403e50:	mov	x0, x19
  403e54:	mov	w1, w21
  403e58:	mov	x2, x25
  403e5c:	ldr	x3, [x8, #2424]
  403e60:	bl	406dbc <tigetstr@plt+0x473c>
  403e64:	ldr	x8, [x19, #32]
  403e68:	add	w21, w21, #0x1
  403e6c:	cmp	w21, #0xa
  403e70:	b.ne	403e08 <tigetstr@plt+0x1788>  // b.any
  403e74:	ldr	x9, [x8, #248]
  403e78:	add	x9, x9, #0x1
  403e7c:	cmp	x9, #0x1
  403e80:	b.hi	403e94 <tigetstr@plt+0x1814>  // b.pmore
  403e84:	ldr	x9, [x8, #336]
  403e88:	add	x9, x9, #0x1
  403e8c:	cmp	x9, #0x2
  403e90:	b.cc	403eb0 <tigetstr@plt+0x1830>  // b.lo, b.ul, b.last
  403e94:	ldr	x8, [x8, #416]
  403e98:	add	x8, x8, #0x1
  403e9c:	cmp	x8, #0x2
  403ea0:	b.cc	403eb0 <tigetstr@plt+0x1830>  // b.lo, b.ul, b.last
  403ea4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  403ea8:	add	x0, x0, #0x866
  403eac:	bl	4024c0 <_nc_warning@plt>
  403eb0:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  403eb4:	ldr	x8, [x8, #776]
  403eb8:	cbz	x8, 403ec8 <tigetstr@plt+0x1848>
  403ebc:	and	w1, w20, #0x1
  403ec0:	mov	x0, x19
  403ec4:	blr	x8
  403ec8:	ldp	x20, x19, [sp, #80]
  403ecc:	ldp	x22, x21, [sp, #64]
  403ed0:	ldp	x24, x23, [sp, #48]
  403ed4:	ldp	x26, x25, [sp, #32]
  403ed8:	ldp	x29, x30, [sp, #16]
  403edc:	add	sp, sp, #0x60
  403ee0:	ret
  403ee4:	stp	x29, x30, [sp, #-32]!
  403ee8:	adrp	x8, 40c000 <tigetstr@plt+0x9980>
  403eec:	add	x8, x8, #0x542
  403ef0:	ldr	x8, [x8]
  403ef4:	mov	w9, #0x5858                	// #22616
  403ef8:	movk	w9, #0x58, lsl #16
  403efc:	stp	x20, x19, [sp, #16]
  403f00:	mov	x20, x0
  403f04:	str	w9, [x0, #8]
  403f08:	str	x8, [x0]
  403f0c:	mov	w0, #0x3f                  	// #63
  403f10:	mov	x29, sp
  403f14:	bl	4025e0 <umask@plt>
  403f18:	mov	w19, w0
  403f1c:	mov	x0, x20
  403f20:	bl	402550 <mkstemp@plt>
  403f24:	tbnz	w0, #31, 403f3c <tigetstr@plt+0x18bc>
  403f28:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  403f2c:	add	x1, x1, #0x54e
  403f30:	bl	4022f0 <fdopen@plt>
  403f34:	mov	x20, x0
  403f38:	b	403f40 <tigetstr@plt+0x18c0>
  403f3c:	mov	x20, xzr
  403f40:	mov	w0, w19
  403f44:	bl	4025e0 <umask@plt>
  403f48:	mov	x0, x20
  403f4c:	ldp	x20, x19, [sp, #16]
  403f50:	ldp	x29, x30, [sp], #32
  403f54:	ret
  403f58:	sub	sp, sp, #0xb0
  403f5c:	stp	x20, x19, [sp, #160]
  403f60:	mov	x20, x1
  403f64:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  403f68:	add	x1, x1, #0x46a
  403f6c:	stp	x29, x30, [sp, #128]
  403f70:	str	x21, [sp, #144]
  403f74:	add	x29, sp, #0x80
  403f78:	mov	x19, x0
  403f7c:	bl	402450 <strcmp@plt>
  403f80:	cbz	w0, 403fe4 <tigetstr@plt+0x1964>
  403f84:	mov	x1, sp
  403f88:	mov	x0, x19
  403f8c:	bl	40b4b8 <tigetstr@plt+0x8e38>
  403f90:	tbnz	w0, #31, 404030 <tigetstr@plt+0x19b0>
  403f94:	ldr	w8, [sp, #16]
  403f98:	and	w21, w8, #0xf000
  403f9c:	cmp	w21, #0x4, lsl #12
  403fa0:	b.eq	404014 <tigetstr@plt+0x1994>  // b.none
  403fa4:	cmp	w21, #0x1, lsl #12
  403fa8:	b.eq	403fbc <tigetstr@plt+0x193c>  // b.none
  403fac:	cmp	w21, #0x2, lsl #12
  403fb0:	b.eq	403fbc <tigetstr@plt+0x193c>  // b.none
  403fb4:	cmp	w21, #0x8, lsl #12
  403fb8:	b.ne	404014 <tigetstr@plt+0x1994>  // b.any
  403fbc:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  403fc0:	add	x1, x1, #0xc2f
  403fc4:	mov	x0, x19
  403fc8:	bl	402270 <fopen@plt>
  403fcc:	cbz	x0, 404078 <tigetstr@plt+0x19f8>
  403fd0:	cmp	w21, #0x8, lsl #12
  403fd4:	b.eq	404000 <tigetstr@plt+0x1980>  // b.none
  403fd8:	cbz	x20, 404014 <tigetstr@plt+0x1994>
  403fdc:	mov	x1, x19
  403fe0:	b	403ff8 <tigetstr@plt+0x1978>
  403fe4:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  403fe8:	ldr	x8, [x8, #3928]
  403fec:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  403ff0:	add	x1, x1, #0x46c
  403ff4:	ldr	x0, [x8]
  403ff8:	mov	x2, x20
  403ffc:	bl	404654 <tigetstr@plt+0x1fd4>
  404000:	ldp	x20, x19, [sp, #160]
  404004:	ldr	x21, [sp, #144]
  404008:	ldp	x29, x30, [sp, #128]
  40400c:	add	sp, sp, #0xb0
  404010:	ret
  404014:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  404018:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  40401c:	ldr	x8, [x8, #3856]
  404020:	ldr	x9, [x9, #3968]
  404024:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  404028:	add	x1, x1, #0x55b
  40402c:	b	404090 <tigetstr@plt+0x1a10>
  404030:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  404034:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  404038:	ldr	x8, [x8, #3856]
  40403c:	ldr	x9, [x9, #3968]
  404040:	ldr	x20, [x8]
  404044:	ldr	x21, [x9]
  404048:	bl	402600 <__errno_location@plt>
  40404c:	ldr	w0, [x0]
  404050:	bl	402370 <strerror@plt>
  404054:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  404058:	mov	x4, x0
  40405c:	add	x1, x1, #0x550
  404060:	mov	x0, x20
  404064:	mov	x2, x21
  404068:	mov	x3, x19
  40406c:	bl	402640 <fprintf@plt>
  404070:	mov	w0, #0x1                   	// #1
  404074:	bl	402190 <exit@plt>
  404078:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40407c:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  404080:	ldr	x8, [x8, #3856]
  404084:	ldr	x9, [x9, #3968]
  404088:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  40408c:	add	x1, x1, #0x571
  404090:	ldr	x0, [x8]
  404094:	ldr	x2, [x9]
  404098:	mov	x3, x19
  40409c:	bl	402640 <fprintf@plt>
  4040a0:	mov	w0, #0x1                   	// #1
  4040a4:	bl	402190 <exit@plt>
  4040a8:	stp	x29, x30, [sp, #-16]!
  4040ac:	mov	x29, sp
  4040b0:	bl	4021b0 <perror@plt>
  4040b4:	mov	w0, #0x1                   	// #1
  4040b8:	bl	402190 <exit@plt>
  4040bc:	mov	w0, wzr
  4040c0:	ret
  4040c4:	stp	x29, x30, [sp, #-48]!
  4040c8:	str	x21, [sp, #16]
  4040cc:	stp	x20, x19, [sp, #32]
  4040d0:	mov	x29, sp
  4040d4:	cbz	x0, 404110 <tigetstr@plt+0x1a90>
  4040d8:	mov	x19, x1
  4040dc:	ldr	x1, [x0]
  4040e0:	cbz	x1, 404108 <tigetstr@plt+0x1a88>
  4040e4:	adrp	x20, 40c000 <tigetstr@plt+0x9980>
  4040e8:	add	x21, x0, #0x8
  4040ec:	add	x20, x20, #0x5ca
  4040f0:	mov	x0, x19
  4040f4:	mov	x2, x20
  4040f8:	bl	402560 <_nc_name_match@plt>
  4040fc:	cbnz	w0, 404110 <tigetstr@plt+0x1a90>
  404100:	ldr	x1, [x21], #8
  404104:	cbnz	x1, 4040f0 <tigetstr@plt+0x1a70>
  404108:	mov	w0, wzr
  40410c:	b	404114 <tigetstr@plt+0x1a94>
  404110:	mov	w0, #0x1                   	// #1
  404114:	ldp	x20, x19, [sp, #32]
  404118:	ldr	x21, [sp, #16]
  40411c:	ldp	x29, x30, [sp], #48
  404120:	ret
  404124:	stp	x29, x30, [sp, #-96]!
  404128:	str	x28, [sp, #16]
  40412c:	stp	x26, x25, [sp, #32]
  404130:	stp	x24, x23, [sp, #48]
  404134:	stp	x22, x21, [sp, #64]
  404138:	stp	x20, x19, [sp, #80]
  40413c:	mov	x29, sp
  404140:	sub	sp, sp, #0x8, lsl #12
  404144:	mov	x19, x0
  404148:	mov	x22, xzr
  40414c:	mov	w23, #0x27                  	// #39
  404150:	b	404160 <tigetstr@plt+0x1ae0>
  404154:	add	x22, x22, #0x1
  404158:	cmp	x22, #0x19e
  40415c:	b.eq	404294 <tigetstr@plt+0x1c14>  // b.none
  404160:	ldr	x8, [x19, #32]
  404164:	ldr	x20, [x8, x22, lsl #3]
  404168:	add	x8, x20, #0x1
  40416c:	cmp	x8, #0x2
  404170:	b.cc	404154 <tigetstr@plt+0x1ad4>  // b.lo, b.ul, b.last
  404174:	mov	w1, #0x7b                  	// #123
  404178:	mov	x0, x20
  40417c:	bl	4024d0 <strchr@plt>
  404180:	cbz	x0, 404154 <tigetstr@plt+0x1ad4>
  404184:	ldrb	w9, [x20]
  404188:	cbz	w9, 404260 <tigetstr@plt+0x1be0>
  40418c:	mov	x26, sp
  404190:	mov	x8, x20
  404194:	mov	x24, x26
  404198:	b	4041b0 <tigetstr@plt+0x1b30>
  40419c:	add	x25, x8, #0x2
  4041a0:	ldrb	w9, [x25]
  4041a4:	mov	x8, x25
  4041a8:	mov	x26, x24
  4041ac:	cbz	w9, 404264 <tigetstr@plt+0x1be4>
  4041b0:	and	w10, w9, #0xff
  4041b4:	add	x25, x8, #0x1
  4041b8:	cmp	w10, #0x25
  4041bc:	strb	w9, [x24], #1
  4041c0:	b.eq	4041e0 <tigetstr@plt+0x1b60>  // b.none
  4041c4:	cmp	w10, #0x5c
  4041c8:	b.ne	4041a0 <tigetstr@plt+0x1b20>  // b.any
  4041cc:	ldrb	w9, [x8, #1]
  4041d0:	add	x24, x26, #0x2
  4041d4:	strb	w9, [x26, #1]
  4041d8:	cbnz	w9, 40419c <tigetstr@plt+0x1b1c>
  4041dc:	b	404264 <tigetstr@plt+0x1be4>
  4041e0:	ldrb	w9, [x25]
  4041e4:	cmp	w9, #0x7b
  4041e8:	b.ne	4041a0 <tigetstr@plt+0x1b20>  // b.any
  4041ec:	add	x0, x8, #0x2
  4041f0:	add	x1, x29, #0x18
  4041f4:	mov	w2, wzr
  4041f8:	str	xzr, [x29, #24]
  4041fc:	bl	402480 <strtol@plt>
  404200:	ldr	x8, [x29, #24]
  404204:	cbz	x8, 4041a0 <tigetstr@plt+0x1b20>
  404208:	mov	x21, x0
  40420c:	cmp	x0, #0x7e
  404210:	b.gt	4041a0 <tigetstr@plt+0x1b20>
  404214:	cmp	x21, #0x5c
  404218:	b.eq	4041a0 <tigetstr@plt+0x1b20>  // b.none
  40421c:	cmp	x21, #0x1
  404220:	b.lt	4041a0 <tigetstr@plt+0x1b20>  // b.tstop
  404224:	ldrb	w8, [x8]
  404228:	cmp	w8, #0x7d
  40422c:	b.ne	4041a0 <tigetstr@plt+0x1b20>  // b.any
  404230:	bl	402460 <__ctype_b_loc@plt>
  404234:	ldr	x8, [x0]
  404238:	sbfiz	x9, x21, #1, #32
  40423c:	ldrh	w8, [x8, x9]
  404240:	tbz	w8, #14, 4041a0 <tigetstr@plt+0x1b20>
  404244:	ldr	x8, [x29, #24]
  404248:	add	x24, x26, #0x4
  40424c:	strb	w23, [x26, #1]
  404250:	strb	w21, [x26, #2]
  404254:	add	x25, x8, #0x1
  404258:	strb	w23, [x26, #3]
  40425c:	b	4041a0 <tigetstr@plt+0x1b20>
  404260:	mov	x24, sp
  404264:	mov	x0, sp
  404268:	strb	wzr, [x24]
  40426c:	bl	402160 <strlen@plt>
  404270:	mov	x21, x0
  404274:	mov	x0, x20
  404278:	bl	402160 <strlen@plt>
  40427c:	cmp	x21, x0
  404280:	b.cs	404154 <tigetstr@plt+0x1ad4>  // b.hs, b.nlast
  404284:	mov	x1, sp
  404288:	mov	x0, x20
  40428c:	bl	402510 <strcpy@plt>
  404290:	b	404154 <tigetstr@plt+0x1ad4>
  404294:	ldr	x0, [x19]
  404298:	bl	402150 <_nc_first_name@plt>
  40429c:	bl	4023b0 <_nc_set_type@plt>
  4042a0:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  4042a4:	ldr	x8, [x19, #1000]
  4042a8:	ldr	x9, [x9, #3984]
  4042ac:	mov	x0, x19
  4042b0:	str	w8, [x9]
  4042b4:	bl	402390 <_nc_write_entry@plt>
  4042b8:	add	sp, sp, #0x8, lsl #12
  4042bc:	ldp	x20, x19, [sp, #80]
  4042c0:	ldp	x22, x21, [sp, #64]
  4042c4:	ldp	x24, x23, [sp, #48]
  4042c8:	ldp	x26, x25, [sp, #32]
  4042cc:	ldr	x28, [sp, #16]
  4042d0:	ldp	x29, x30, [sp], #96
  4042d4:	ret
  4042d8:	stp	x29, x30, [sp, #-64]!
  4042dc:	stp	x22, x21, [sp, #32]
  4042e0:	adrp	x21, 411000 <tigetstr@plt+0xe980>
  4042e4:	ldrb	w8, [x21, #800]
  4042e8:	stp	x20, x19, [sp, #48]
  4042ec:	mov	w19, w0
  4042f0:	str	x23, [sp, #16]
  4042f4:	cmp	w8, #0x1
  4042f8:	mov	x29, sp
  4042fc:	b.ne	4043ac <tigetstr@plt+0x1d2c>  // b.any
  404300:	adrp	x22, 411000 <tigetstr@plt+0xe980>
  404304:	ldr	x9, [x22, #816]
  404308:	adrp	x20, 411000 <tigetstr@plt+0xe980>
  40430c:	ldr	x8, [x20, #808]
  404310:	add	x9, x9, #0x1
  404314:	cmp	x9, x8
  404318:	b.cc	404350 <tigetstr@plt+0x1cd0>  // b.lo, b.ul, b.last
  40431c:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  404320:	ldr	x0, [x23, #824]
  404324:	add	x1, x8, #0x84
  404328:	str	x1, [x20, #808]
  40432c:	bl	402220 <_nc_doalloc@plt>
  404330:	str	x0, [x23, #824]
  404334:	cbz	x0, 4044f4 <tigetstr@plt+0x1e74>
  404338:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  40433c:	ldr	x0, [x23, #832]
  404340:	ldr	x1, [x20, #808]
  404344:	bl	402220 <_nc_doalloc@plt>
  404348:	str	x0, [x23, #832]
  40434c:	cbz	x0, 404500 <tigetstr@plt+0x1e80>
  404350:	cmp	w19, #0x40
  404354:	b.eq	404368 <tigetstr@plt+0x1ce8>  // b.none
  404358:	cmp	w19, #0x3e
  40435c:	b.eq	4043d0 <tigetstr@plt+0x1d50>  // b.none
  404360:	cmp	w19, #0xa
  404364:	b.ne	404470 <tigetstr@plt+0x1df0>  // b.any
  404368:	ldr	x8, [x22, #816]
  40436c:	adrp	x20, 411000 <tigetstr@plt+0xe980>
  404370:	ldr	x9, [x20, #824]
  404374:	mov	w0, #0x3c                  	// #60
  404378:	add	x10, x8, #0x1
  40437c:	str	x10, [x22, #816]
  404380:	strb	wzr, [x9, x8]
  404384:	bl	402620 <putchar@plt>
  404388:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40438c:	ldr	x0, [x20, #824]
  404390:	ldr	x8, [x8, #3896]
  404394:	ldr	x1, [x8]
  404398:	bl	402180 <fputs@plt>
  40439c:	mov	w0, w19
  4043a0:	bl	402620 <putchar@plt>
  4043a4:	strb	wzr, [x21, #800]
  4043a8:	b	4044bc <tigetstr@plt+0x1e3c>
  4043ac:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4043b0:	cmp	w19, #0x3c
  4043b4:	str	xzr, [x8, #816]
  4043b8:	b.ne	4043c8 <tigetstr@plt+0x1d48>  // b.any
  4043bc:	mov	w8, #0x1                   	// #1
  4043c0:	strb	w8, [x21, #800]
  4043c4:	b	4044bc <tigetstr@plt+0x1e3c>
  4043c8:	mov	w0, w19
  4043cc:	b	4044b8 <tigetstr@plt+0x1e38>
  4043d0:	ldr	x8, [x22, #816]
  4043d4:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  4043d8:	ldr	x20, [x23, #824]
  4043dc:	mov	w1, #0x23                  	// #35
  4043e0:	add	x9, x8, #0x1
  4043e4:	str	x9, [x22, #816]
  4043e8:	strb	wzr, [x20, x8]
  4043ec:	adrp	x22, 411000 <tigetstr@plt+0xe980>
  4043f0:	ldr	x19, [x22, #832]
  4043f4:	mov	x0, x20
  4043f8:	strb	wzr, [x21, #800]
  4043fc:	strb	wzr, [x19]
  404400:	bl	4024d0 <strchr@plt>
  404404:	mov	x21, x0
  404408:	cbnz	x0, 404420 <tigetstr@plt+0x1da0>
  40440c:	mov	w1, #0x3d                  	// #61
  404410:	mov	x0, x20
  404414:	bl	4024d0 <strchr@plt>
  404418:	mov	x21, x0
  40441c:	cbz	x0, 4044d0 <tigetstr@plt+0x1e50>
  404420:	mov	x0, x19
  404424:	mov	x1, x21
  404428:	bl	402510 <strcpy@plt>
  40442c:	strb	wzr, [x21]
  404430:	ldr	x0, [x23, #824]
  404434:	bl	4080c0 <tigetstr@plt+0x5a40>
  404438:	cbz	x0, 40448c <tigetstr@plt+0x1e0c>
  40443c:	mov	x19, x0
  404440:	mov	w0, #0x3a                  	// #58
  404444:	bl	402620 <putchar@plt>
  404448:	adrp	x20, 410000 <tigetstr@plt+0xd980>
  40444c:	ldr	x20, [x20, #3896]
  404450:	mov	x0, x19
  404454:	ldr	x1, [x20]
  404458:	bl	402180 <fputs@plt>
  40445c:	ldr	x0, [x22, #832]
  404460:	ldr	x1, [x20]
  404464:	bl	402180 <fputs@plt>
  404468:	mov	w0, #0x3a                  	// #58
  40446c:	b	4044b8 <tigetstr@plt+0x1e38>
  404470:	ldr	x8, [x22, #816]
  404474:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  404478:	ldr	x9, [x9, #824]
  40447c:	add	x10, x8, #0x1
  404480:	str	x10, [x22, #816]
  404484:	strb	w19, [x9, x8]
  404488:	b	4044bc <tigetstr@plt+0x1e3c>
  40448c:	mov	w0, #0x3c                  	// #60
  404490:	bl	402620 <putchar@plt>
  404494:	adrp	x19, 410000 <tigetstr@plt+0xd980>
  404498:	ldr	x0, [x23, #824]
  40449c:	ldr	x19, [x19, #3896]
  4044a0:	ldr	x1, [x19]
  4044a4:	bl	402180 <fputs@plt>
  4044a8:	ldr	x0, [x22, #832]
  4044ac:	ldr	x1, [x19]
  4044b0:	bl	402180 <fputs@plt>
  4044b4:	mov	w0, #0x3e                  	// #62
  4044b8:	bl	402620 <putchar@plt>
  4044bc:	ldp	x20, x19, [sp, #48]
  4044c0:	ldp	x22, x21, [sp, #32]
  4044c4:	ldr	x23, [sp, #16]
  4044c8:	ldp	x29, x30, [sp], #64
  4044cc:	ret
  4044d0:	mov	w1, #0x40                  	// #64
  4044d4:	mov	x0, x20
  4044d8:	bl	4024d0 <strchr@plt>
  4044dc:	cbz	x0, 404430 <tigetstr@plt+0x1db0>
  4044e0:	ldrb	w8, [x0, #1]
  4044e4:	mov	x21, x0
  4044e8:	cmp	w8, #0x3e
  4044ec:	b.eq	404420 <tigetstr@plt+0x1da0>  // b.none
  4044f0:	b	404430 <tigetstr@plt+0x1db0>
  4044f4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4044f8:	add	x0, x0, #0x5cc
  4044fc:	bl	4040a8 <tigetstr@plt+0x1a28>
  404500:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404504:	add	x0, x0, #0x5e2
  404508:	bl	4040a8 <tigetstr@plt+0x1a28>
  40450c:	sub	sp, sp, #0xb0
  404510:	stp	x29, x30, [sp, #128]
  404514:	str	x21, [sp, #144]
  404518:	stp	x20, x19, [sp, #160]
  40451c:	add	x29, sp, #0x80
  404520:	bl	402360 <strdup@plt>
  404524:	mov	x1, sp
  404528:	mov	x19, x0
  40452c:	bl	40b4b8 <tigetstr@plt+0x8e38>
  404530:	tbnz	w0, #31, 404558 <tigetstr@plt+0x1ed8>
  404534:	ldr	w8, [sp, #16]
  404538:	and	w8, w8, #0xf000
  40453c:	cmp	w8, #0x4, lsl #12
  404540:	b.ne	4045a0 <tigetstr@plt+0x1f20>  // b.any
  404544:	mov	w1, #0x7                   	// #7
  404548:	mov	x0, x19
  40454c:	bl	402410 <access@plt>
  404550:	cbnz	w0, 4045a0 <tigetstr@plt+0x1f20>
  404554:	b	4045ac <tigetstr@plt+0x1f2c>
  404558:	mov	x0, x19
  40455c:	bl	402170 <_nc_pathlast@plt>
  404560:	cbz	w0, 4045a0 <tigetstr@plt+0x1f20>
  404564:	mov	w20, w0
  404568:	ldrb	w21, [x19, x20]
  40456c:	mov	x1, sp
  404570:	mov	x0, x19
  404574:	strb	wzr, [x19, x20]
  404578:	bl	40b4b8 <tigetstr@plt+0x8e38>
  40457c:	tbnz	w0, #31, 4045a0 <tigetstr@plt+0x1f20>
  404580:	ldr	w8, [sp, #16]
  404584:	and	w8, w8, #0xf000
  404588:	cmp	w8, #0x4, lsl #12
  40458c:	b.ne	4045a0 <tigetstr@plt+0x1f20>  // b.any
  404590:	mov	w1, #0x7                   	// #7
  404594:	mov	x0, x19
  404598:	bl	402410 <access@plt>
  40459c:	cbz	w0, 4045c4 <tigetstr@plt+0x1f44>
  4045a0:	mov	x0, x19
  4045a4:	bl	402490 <free@plt>
  4045a8:	mov	x19, xzr
  4045ac:	mov	x0, x19
  4045b0:	ldp	x20, x19, [sp, #160]
  4045b4:	ldr	x21, [sp, #144]
  4045b8:	ldp	x29, x30, [sp, #128]
  4045bc:	add	sp, sp, #0xb0
  4045c0:	ret
  4045c4:	strb	w21, [x19, x20]
  4045c8:	b	4045ac <tigetstr@plt+0x1f2c>
  4045cc:	stp	x29, x30, [sp, #-32]!
  4045d0:	stp	x20, x19, [sp, #16]
  4045d4:	mov	x29, sp
  4045d8:	mov	x19, x0
  4045dc:	bl	402460 <__ctype_b_loc@plt>
  4045e0:	ldr	x8, [x0]
  4045e4:	mov	x20, x0
  4045e8:	sub	x0, x19, #0x1
  4045ec:	ldrb	w9, [x0, #1]!
  4045f0:	ldrh	w10, [x8, x9, lsl #1]
  4045f4:	tbnz	w10, #13, 4045ec <tigetstr@plt+0x1f6c>
  4045f8:	cbz	w9, 404634 <tigetstr@plt+0x1fb4>
  4045fc:	bl	402360 <strdup@plt>
  404600:	cbz	x0, 404648 <tigetstr@plt+0x1fc8>
  404604:	mov	x19, x0
  404608:	bl	402160 <strlen@plt>
  40460c:	subs	x8, x0, #0x1
  404610:	b.eq	404638 <tigetstr@plt+0x1fb8>  // b.none
  404614:	ldr	x9, [x20]
  404618:	ldrb	w10, [x19, x8]
  40461c:	ldrh	w10, [x9, x10, lsl #1]
  404620:	tbz	w10, #13, 404638 <tigetstr@plt+0x1fb8>
  404624:	strb	wzr, [x19, x8]
  404628:	subs	x8, x8, #0x1
  40462c:	b.ne	404618 <tigetstr@plt+0x1f98>  // b.any
  404630:	b	404638 <tigetstr@plt+0x1fb8>
  404634:	mov	x19, xzr
  404638:	mov	x0, x19
  40463c:	ldp	x20, x19, [sp, #16]
  404640:	ldp	x29, x30, [sp], #32
  404644:	ret
  404648:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40464c:	add	x0, x0, #0x53b
  404650:	bl	4040a8 <tigetstr@plt+0x1a28>
  404654:	stp	x29, x30, [sp, #-64]!
  404658:	stp	x28, x23, [sp, #16]
  40465c:	stp	x22, x21, [sp, #32]
  404660:	stp	x20, x19, [sp, #48]
  404664:	mov	x29, sp
  404668:	sub	sp, sp, #0x1, lsl #12
  40466c:	cmp	x2, #0x0
  404670:	mov	x8, sp
  404674:	csel	x19, x8, x2, eq  // eq = none
  404678:	cbz	x0, 40475c <tigetstr@plt+0x20dc>
  40467c:	mov	x21, x0
  404680:	mov	x0, x19
  404684:	mov	x20, x1
  404688:	bl	403ee4 <tigetstr@plt+0x1864>
  40468c:	cbz	x0, 404768 <tigetstr@plt+0x20e8>
  404690:	mov	x22, x0
  404694:	mov	x0, x21
  404698:	bl	4024f0 <clearerr@plt>
  40469c:	mov	x0, x21
  4046a0:	bl	4022d0 <fgetc@plt>
  4046a4:	mov	w23, w0
  4046a8:	mov	x0, x21
  4046ac:	bl	402420 <feof@plt>
  4046b0:	cbnz	w0, 4046d4 <tigetstr@plt+0x2054>
  4046b4:	mov	x0, x21
  4046b8:	bl	402670 <ferror@plt>
  4046bc:	cbnz	w0, 404724 <tigetstr@plt+0x20a4>
  4046c0:	cbz	w23, 40472c <tigetstr@plt+0x20ac>
  4046c4:	mov	w0, w23
  4046c8:	mov	x1, x22
  4046cc:	bl	4021f0 <fputc@plt>
  4046d0:	b	40469c <tigetstr@plt+0x201c>
  4046d4:	mov	x0, x21
  4046d8:	bl	402250 <fclose@plt>
  4046dc:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4046e0:	add	x1, x1, #0x5c7
  4046e4:	mov	x0, x19
  4046e8:	bl	402270 <fopen@plt>
  4046ec:	mov	x20, x0
  4046f0:	mov	x0, x22
  4046f4:	bl	402250 <fclose@plt>
  4046f8:	mov	x0, x19
  4046fc:	bl	402360 <strdup@plt>
  404700:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  404704:	str	x0, [x8, #792]
  404708:	mov	x0, x20
  40470c:	add	sp, sp, #0x1, lsl #12
  404710:	ldp	x20, x19, [sp, #48]
  404714:	ldp	x22, x21, [sp, #32]
  404718:	ldp	x28, x23, [sp, #16]
  40471c:	ldp	x29, x30, [sp], #64
  404720:	ret
  404724:	mov	x0, x20
  404728:	bl	4040a8 <tigetstr@plt+0x1a28>
  40472c:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  404730:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  404734:	ldr	x8, [x8, #3856]
  404738:	ldr	x9, [x9, #3968]
  40473c:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  404740:	add	x1, x1, #0x5ac
  404744:	ldr	x0, [x8]
  404748:	ldr	x2, [x9]
  40474c:	mov	x3, x20
  404750:	bl	402640 <fprintf@plt>
  404754:	mov	w0, #0x1                   	// #1
  404758:	bl	402190 <exit@plt>
  40475c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404760:	add	x0, x0, #0x584
  404764:	bl	4040a8 <tigetstr@plt+0x1a28>
  404768:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40476c:	add	x0, x0, #0x598
  404770:	bl	4040a8 <tigetstr@plt+0x1a28>
  404774:	sub	sp, sp, #0x80
  404778:	stp	x29, x30, [sp, #32]
  40477c:	stp	x28, x27, [sp, #48]
  404780:	stp	x26, x25, [sp, #64]
  404784:	stp	x24, x23, [sp, #80]
  404788:	stp	x22, x21, [sp, #96]
  40478c:	stp	x20, x19, [sp, #112]
  404790:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  404794:	ldr	x8, [x8, #3960]
  404798:	mov	x20, x0
  40479c:	add	x29, sp, #0x20
  4047a0:	ldr	w8, [x8]
  4047a4:	cmp	w8, #0x1
  4047a8:	b.ne	4047b8 <tigetstr@plt+0x2138>  // b.any
  4047ac:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4047b0:	ldrb	w8, [x8, #748]
  4047b4:	cbnz	w8, 404aa4 <tigetstr@plt+0x2424>
  4047b8:	ldrh	w8, [x20, #60]
  4047bc:	mov	w1, #0x1                   	// #1
  4047c0:	add	x0, x8, #0x1
  4047c4:	bl	402330 <calloc@plt>
  4047c8:	mov	x19, x0
  4047cc:	mov	x0, x20
  4047d0:	bl	406f7c <tigetstr@plt+0x48fc>
  4047d4:	cbz	x19, 404ac4 <tigetstr@plt+0x2444>
  4047d8:	ldr	w8, [x0]
  4047dc:	mov	x20, x0
  4047e0:	mov	x9, x19
  4047e4:	str	x19, [sp, #16]
  4047e8:	cbz	w8, 40496c <tigetstr@plt+0x22ec>
  4047ec:	mov	x24, xzr
  4047f0:	mov	w22, wzr
  4047f4:	mov	w28, #0x2                   	// #2
  4047f8:	mov	w21, #0x18                  	// #24
  4047fc:	mov	x25, x20
  404800:	str	wzr, [sp, #8]
  404804:	b	404830 <tigetstr@plt+0x21b0>
  404808:	mov	w8, #0x1                   	// #1
  40480c:	str	w8, [sp, #12]
  404810:	ldr	w8, [sp, #12]
  404814:	tbz	w8, #0, 404950 <tigetstr@plt+0x22d0>
  404818:	add	w24, w22, #0x1
  40481c:	umaddl	x25, w24, w21, x20
  404820:	ldr	w8, [x25]
  404824:	add	w28, w28, #0x1
  404828:	mov	w22, w24
  40482c:	cbz	w8, 40496c <tigetstr@plt+0x22ec>
  404830:	madd	x8, x24, x21, x20
  404834:	ldr	x26, [x8, #16]
  404838:	add	x8, x26, #0x1
  40483c:	cmp	x8, #0x2
  404840:	b.cc	404818 <tigetstr@plt+0x2198>  // b.lo, b.ul, b.last
  404844:	add	w19, w22, #0x1
  404848:	umaddl	x27, w19, w21, x20
  40484c:	ldr	w8, [x27]
  404850:	cbz	w8, 404808 <tigetstr@plt+0x2188>
  404854:	mov	w8, #0x1                   	// #1
  404858:	mov	w23, w28
  40485c:	str	w8, [sp, #12]
  404860:	b	4048a4 <tigetstr@plt+0x2224>
  404864:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  404868:	ldr	x8, [x8, #3856]
  40486c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404870:	mov	w1, #0x2                   	// #2
  404874:	mov	w2, #0x1                   	// #1
  404878:	ldr	x3, [x8]
  40487c:	add	x0, x0, #0x8f5
  404880:	bl	4024e0 <fwrite@plt>
  404884:	mov	x0, x27
  404888:	bl	4070b8 <tigetstr@plt+0x4a38>
  40488c:	ldr	x9, [sp, #16]
  404890:	umaddl	x27, w23, w21, x20
  404894:	ldr	w8, [x27]
  404898:	mov	w19, w23
  40489c:	add	w23, w23, #0x1
  4048a0:	cbz	w8, 404810 <tigetstr@plt+0x2190>
  4048a4:	madd	x8, x19, x21, x20
  4048a8:	ldr	x1, [x8, #16]
  4048ac:	add	x8, x1, #0x1
  4048b0:	cmp	x8, #0x2
  4048b4:	b.cc	404890 <tigetstr@plt+0x2210>  // b.lo, b.ul, b.last
  4048b8:	ldrb	w8, [x9, x19]
  4048bc:	cbnz	w8, 404890 <tigetstr@plt+0x2210>
  4048c0:	mov	x0, x26
  4048c4:	bl	402530 <_nc_capcmp@plt>
  4048c8:	cbnz	w0, 40488c <tigetstr@plt+0x220c>
  4048cc:	ldr	x8, [sp, #16]
  4048d0:	mov	w9, #0x1                   	// #1
  4048d4:	strb	w9, [x8, x24]
  4048d8:	strb	w9, [x8, x19]
  4048dc:	ldr	w8, [sp, #12]
  4048e0:	tbz	w8, #0, 404864 <tigetstr@plt+0x21e4>
  4048e4:	ldr	w8, [sp, #8]
  4048e8:	tbnz	w8, #0, 404900 <tigetstr@plt+0x2280>
  4048ec:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4048f0:	add	x0, x0, #0x8b4
  4048f4:	bl	4024c0 <_nc_warning@plt>
  4048f8:	mov	w8, #0x1                   	// #1
  4048fc:	str	w8, [sp, #8]
  404900:	adrp	x19, 410000 <tigetstr@plt+0xd980>
  404904:	ldr	x19, [x19, #3856]
  404908:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40490c:	mov	w1, #0x3                   	// #3
  404910:	mov	w2, #0x1                   	// #1
  404914:	ldr	x3, [x19]
  404918:	add	x0, x0, #0x8e1
  40491c:	bl	4024e0 <fwrite@plt>
  404920:	mov	x0, x25
  404924:	bl	4070b8 <tigetstr@plt+0x4a38>
  404928:	ldr	x3, [x19]
  40492c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404930:	mov	w1, #0xf                   	// #15
  404934:	mov	w2, #0x1                   	// #1
  404938:	add	x0, x0, #0x8e5
  40493c:	bl	4024e0 <fwrite@plt>
  404940:	mov	x0, x27
  404944:	bl	4070b8 <tigetstr@plt+0x4a38>
  404948:	str	wzr, [sp, #12]
  40494c:	b	40488c <tigetstr@plt+0x220c>
  404950:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  404954:	ldr	x8, [x8, #3856]
  404958:	mov	w0, #0xa                   	// #10
  40495c:	ldr	x1, [x8]
  404960:	bl	4021f0 <fputc@plt>
  404964:	ldr	x9, [sp, #16]
  404968:	b	404818 <tigetstr@plt+0x2198>
  40496c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  404970:	ldrb	w8, [x8, #769]
  404974:	cmp	w8, #0x1
  404978:	b.ne	404a94 <tigetstr@plt+0x2414>  // b.any
  40497c:	ldr	w8, [x20]
  404980:	cbz	w8, 404a94 <tigetstr@plt+0x2414>
  404984:	adrp	x22, 40c000 <tigetstr@plt+0x9980>
  404988:	adrp	x21, 410000 <tigetstr@plt+0xd980>
  40498c:	mov	x28, xzr
  404990:	mov	w23, #0x18                  	// #24
  404994:	add	x22, x22, #0x8f8
  404998:	add	x21, x21, #0xb90
  40499c:	b	4049c0 <tigetstr@plt+0x2340>
  4049a0:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4049a4:	add	x0, x0, #0x966
  4049a8:	mov	x1, x25
  4049ac:	bl	4024c0 <_nc_warning@plt>
  4049b0:	add	w28, w28, #0x1
  4049b4:	umull	x8, w28, w23
  4049b8:	ldr	w8, [x20, x8]
  4049bc:	cbz	w8, 404a94 <tigetstr@plt+0x2414>
  4049c0:	madd	x8, x28, x23, x20
  4049c4:	ldr	x9, [x8, #16]
  4049c8:	add	x9, x9, #0x1
  4049cc:	cmp	x9, #0x2
  4049d0:	b.cc	4049b0 <tigetstr@plt+0x2330>  // b.lo, b.ul, b.last
  4049d4:	ldr	x25, [x8, #8]
  4049d8:	mov	x19, xzr
  4049dc:	mov	x24, x21
  4049e0:	mov	x26, x22
  4049e4:	b	4049f8 <tigetstr@plt+0x2378>
  4049e8:	ldr	x26, [x24], #16
  4049ec:	add	x19, x19, #0x1
  4049f0:	cmp	x19, #0x9
  4049f4:	b.eq	4049b0 <tigetstr@plt+0x2330>  // b.none
  4049f8:	mov	x0, x26
  4049fc:	bl	402160 <strlen@plt>
  404a00:	mov	x27, x0
  404a04:	mov	x0, x25
  404a08:	mov	x1, x26
  404a0c:	mov	x2, x27
  404a10:	bl	4022a0 <strncmp@plt>
  404a14:	cbnz	w0, 4049e8 <tigetstr@plt+0x2368>
  404a18:	mov	x0, x25
  404a1c:	mov	x1, x26
  404a20:	bl	402450 <strcmp@plt>
  404a24:	cbz	w0, 4049e8 <tigetstr@plt+0x2368>
  404a28:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  404a2c:	add	x0, x25, x27
  404a30:	sub	x2, x29, #0x4
  404a34:	sub	x3, x29, #0x8
  404a38:	add	x1, x1, #0x185
  404a3c:	bl	402590 <__isoc99_sscanf@plt>
  404a40:	cmp	w0, #0x1
  404a44:	b.ne	4049a0 <tigetstr@plt+0x2320>  // b.any
  404a48:	ldur	w8, [x29, #-4]
  404a4c:	subs	w8, w8, #0x2
  404a50:	b.ne	404a80 <tigetstr@plt+0x2400>  // b.any
  404a54:	cmp	w19, #0x8
  404a58:	b.eq	404a64 <tigetstr@plt+0x23e4>  // b.none
  404a5c:	cmp	w19, #0x1
  404a60:	b.ne	404a68 <tigetstr@plt+0x23e8>  // b.any
  404a64:	ldur	x26, [x24, #-8]
  404a68:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404a6c:	add	x0, x0, #0x92b
  404a70:	mov	x1, x26
  404a74:	mov	x2, x25
  404a78:	bl	4024c0 <_nc_warning@plt>
  404a7c:	b	4049b0 <tigetstr@plt+0x2330>
  404a80:	cmp	w8, #0xe
  404a84:	b.cc	4049b0 <tigetstr@plt+0x2330>  // b.lo, b.ul, b.last
  404a88:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404a8c:	add	x0, x0, #0x94a
  404a90:	b	4049a8 <tigetstr@plt+0x2328>
  404a94:	mov	x0, x20
  404a98:	bl	402490 <free@plt>
  404a9c:	ldr	x0, [sp, #16]
  404aa0:	bl	402490 <free@plt>
  404aa4:	ldp	x20, x19, [sp, #112]
  404aa8:	ldp	x22, x21, [sp, #96]
  404aac:	ldp	x24, x23, [sp, #80]
  404ab0:	ldp	x26, x25, [sp, #64]
  404ab4:	ldp	x28, x27, [sp, #48]
  404ab8:	ldp	x29, x30, [sp, #32]
  404abc:	add	sp, sp, #0x80
  404ac0:	ret
  404ac4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404ac8:	add	x0, x0, #0x8a5
  404acc:	bl	4040a8 <tigetstr@plt+0x1a28>
  404ad0:	stp	x29, x30, [sp, #-16]!
  404ad4:	ldrb	w8, [x0]
  404ad8:	mov	x29, sp
  404adc:	cmp	w8, #0x75
  404ae0:	b.ne	404afc <tigetstr@plt+0x247c>  // b.any
  404ae4:	ldrb	w8, [x0, #1]
  404ae8:	sub	w9, w8, #0x30
  404aec:	cmp	w9, #0x9
  404af0:	b.hi	404afc <tigetstr@plt+0x247c>  // b.pmore
  404af4:	ldrb	w9, [x0, #2]
  404af8:	cbz	w9, 404b2c <tigetstr@plt+0x24ac>
  404afc:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  404b00:	ldrb	w8, [x8, #769]
  404b04:	cmp	w8, #0x1
  404b08:	b.ne	404b20 <tigetstr@plt+0x24a0>  // b.any
  404b0c:	bl	407134 <tigetstr@plt+0x4ab4>
  404b10:	cbz	x0, 404b20 <tigetstr@plt+0x24a0>
  404b14:	ldr	w0, [x0, #12]
  404b18:	ldp	x29, x30, [sp], #16
  404b1c:	ret
  404b20:	mov	w0, #0xffffffff            	// #-1
  404b24:	ldp	x29, x30, [sp], #16
  404b28:	ret
  404b2c:	cmp	w8, #0x36
  404b30:	cset	w8, eq  // eq = none
  404b34:	lsl	w0, w8, #1
  404b38:	ldp	x29, x30, [sp], #16
  404b3c:	ret
  404b40:	sub	sp, sp, #0xc0
  404b44:	stp	x24, x23, [sp, #144]
  404b48:	mov	x23, x0
  404b4c:	mov	x0, x1
  404b50:	stp	x29, x30, [sp, #96]
  404b54:	stp	x28, x27, [sp, #112]
  404b58:	stp	x26, x25, [sp, #128]
  404b5c:	stp	x22, x21, [sp, #160]
  404b60:	stp	x20, x19, [sp, #176]
  404b64:	add	x29, sp, #0x60
  404b68:	mov	w24, w3
  404b6c:	mov	x21, x2
  404b70:	mov	x19, x1
  404b74:	bl	407160 <tigetstr@plt+0x4ae0>
  404b78:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  404b7c:	mov	w22, w0
  404b80:	add	x1, x1, #0x9b9
  404b84:	mov	x0, x19
  404b88:	bl	402450 <strcmp@plt>
  404b8c:	cbnz	w0, 404ba4 <tigetstr@plt+0x2524>
  404b90:	ldr	x8, [x23, #32]
  404b94:	ldr	x8, [x8, #2760]
  404b98:	cmp	x8, #0x0
  404b9c:	mov	w8, #0x2                   	// #2
  404ba0:	csel	w22, w8, w22, eq  // eq = none
  404ba4:	mov	w20, wzr
  404ba8:	sub	x25, x29, #0x10
  404bac:	mov	w26, #0x1                   	// #1
  404bb0:	mov	x27, x21
  404bb4:	sturb	wzr, [x29, #-8]
  404bb8:	stur	xzr, [x29, #-16]
  404bbc:	b	404bc8 <tigetstr@plt+0x2548>
  404bc0:	cbz	w8, 404c30 <tigetstr@plt+0x25b0>
  404bc4:	add	x27, x27, #0x1
  404bc8:	ldrb	w8, [x27]
  404bcc:	cmp	w8, #0x25
  404bd0:	b.ne	404bc0 <tigetstr@plt+0x2540>  // b.any
  404bd4:	mov	x8, x27
  404bd8:	ldrb	w9, [x8, #1]!
  404bdc:	cmp	w9, #0x70
  404be0:	b.eq	404bf4 <tigetstr@plt+0x2574>  // b.none
  404be4:	cbz	w9, 404c20 <tigetstr@plt+0x25a0>
  404be8:	mov	x27, x8
  404bec:	add	x27, x8, #0x1
  404bf0:	b	404bc8 <tigetstr@plt+0x2548>
  404bf4:	ldrb	w28, [x27, #2]!
  404bf8:	cbz	w28, 404c68 <tigetstr@plt+0x25e8>
  404bfc:	bl	402460 <__ctype_b_loc@plt>
  404c00:	ldr	x8, [x0]
  404c04:	ldrh	w8, [x8, w28, uxtw #1]
  404c08:	tbz	w8, #11, 404c68 <tigetstr@plt+0x25e8>
  404c0c:	sub	x8, x28, #0x30
  404c10:	cmp	w8, w20
  404c14:	csel	w20, w8, w20, gt
  404c18:	strb	w26, [x25, x8]
  404c1c:	b	404bc4 <tigetstr@plt+0x2544>
  404c20:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404c24:	add	x0, x0, #0x9bf
  404c28:	mov	x1, x19
  404c2c:	bl	4024c0 <_nc_warning@plt>
  404c30:	cbz	w24, 404ca8 <tigetstr@plt+0x2628>
  404c34:	mov	x0, x19
  404c38:	bl	404ad0 <tigetstr@plt+0x2450>
  404c3c:	cmp	w0, w20
  404c40:	b.eq	404c7c <tigetstr@plt+0x25fc>  // b.none
  404c44:	mov	w3, w0
  404c48:	orr	w8, w0, w20
  404c4c:	tbnz	w8, #31, 404c7c <tigetstr@plt+0x25fc>
  404c50:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404c54:	add	x0, x0, #0xa00
  404c58:	mov	x1, x19
  404c5c:	mov	w2, w20
  404c60:	bl	4024c0 <_nc_warning@plt>
  404c64:	b	404ca4 <tigetstr@plt+0x2624>
  404c68:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404c6c:	add	x0, x0, #0x9e1
  404c70:	mov	x1, x19
  404c74:	bl	4024c0 <_nc_warning@plt>
  404c78:	b	404dbc <tigetstr@plt+0x273c>
  404c7c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  404c80:	ldr	w8, [x8, #752]
  404c84:	mov	w22, w20
  404c88:	cmp	w8, #0x2
  404c8c:	b.cc	404ca8 <tigetstr@plt+0x2628>  // b.lo, b.ul, b.last
  404c90:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404c94:	add	x0, x0, #0xa36
  404c98:	mov	x1, x19
  404c9c:	mov	w2, w20
  404ca0:	bl	4024c0 <_nc_warning@plt>
  404ca4:	mov	w22, w20
  404ca8:	ldurb	w8, [x29, #-16]
  404cac:	cbz	w8, 404cc0 <tigetstr@plt+0x2640>
  404cb0:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404cb4:	add	x0, x0, #0xa6c
  404cb8:	mov	x1, x19
  404cbc:	bl	4024c0 <_nc_warning@plt>
  404cc0:	cmp	w22, w20
  404cc4:	b.eq	404d3c <tigetstr@plt+0x26bc>  // b.none
  404cc8:	tbnz	w22, #31, 404d3c <tigetstr@plt+0x26bc>
  404ccc:	ldr	x8, [x23, #32]
  404cd0:	ldr	x8, [x8, #1048]
  404cd4:	cmp	x8, x21
  404cd8:	b.eq	404d3c <tigetstr@plt+0x26bc>  // b.none
  404cdc:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404ce0:	add	x0, x0, #0xaa2
  404ce4:	mov	x1, x19
  404ce8:	mov	w2, w20
  404cec:	mov	w3, w22
  404cf0:	bl	4024c0 <_nc_warning@plt>
  404cf4:	cmp	w20, #0x2
  404cf8:	b.lt	404d3c <tigetstr@plt+0x26bc>  // b.tstop
  404cfc:	adrp	x24, 40c000 <tigetstr@plt+0x9980>
  404d00:	mov	w25, w20
  404d04:	mov	w23, #0x1                   	// #1
  404d08:	sub	x26, x29, #0x10
  404d0c:	add	x24, x24, #0xac5
  404d10:	b	404d20 <tigetstr@plt+0x26a0>
  404d14:	add	x23, x23, #0x1
  404d18:	cmp	x25, x23
  404d1c:	b.eq	404d3c <tigetstr@plt+0x26bc>  // b.none
  404d20:	ldrb	w8, [x26, x23]
  404d24:	cbnz	w8, 404d14 <tigetstr@plt+0x2694>
  404d28:	mov	x0, x24
  404d2c:	mov	x1, x19
  404d30:	mov	w2, w23
  404d34:	bl	4024c0 <_nc_warning@plt>
  404d38:	b	404d14 <tigetstr@plt+0x2694>
  404d3c:	tbnz	w20, #31, 404dbc <tigetstr@plt+0x273c>
  404d40:	add	x1, sp, #0x8
  404d44:	add	x2, sp, #0x4
  404d48:	mov	x0, x21
  404d4c:	bl	402300 <_nc_tparm_analyze@plt>
  404d50:	ldr	w8, [sp, #4]
  404d54:	cmp	w0, w8
  404d58:	csel	w21, w8, w0, lt  // lt = tstop
  404d5c:	cmp	w20, w21
  404d60:	b.eq	404dbc <tigetstr@plt+0x273c>  // b.none
  404d64:	cmp	w22, w21
  404d68:	b.eq	404dbc <tigetstr@plt+0x273c>  // b.none
  404d6c:	mov	x0, x19
  404d70:	bl	404ad0 <tigetstr@plt+0x2450>
  404d74:	mov	w3, w0
  404d78:	cmp	w0, w21
  404d7c:	b.ne	404d8c <tigetstr@plt+0x270c>  // b.any
  404d80:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  404d84:	ldrb	w8, [x8, #769]
  404d88:	tbnz	w8, #0, 404dbc <tigetstr@plt+0x273c>
  404d8c:	tbnz	w3, #31, 404da4 <tigetstr@plt+0x2724>
  404d90:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404d94:	add	x0, x0, #0xadb
  404d98:	mov	w1, w21
  404d9c:	mov	x2, x19
  404da0:	b	404db8 <tigetstr@plt+0x2738>
  404da4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404da8:	add	x0, x0, #0xb0c
  404dac:	mov	w1, w21
  404db0:	mov	x2, x19
  404db4:	mov	w3, w20
  404db8:	bl	4024c0 <_nc_warning@plt>
  404dbc:	ldp	x20, x19, [sp, #176]
  404dc0:	ldp	x22, x21, [sp, #160]
  404dc4:	ldp	x24, x23, [sp, #144]
  404dc8:	ldp	x26, x25, [sp, #128]
  404dcc:	ldp	x28, x27, [sp, #112]
  404dd0:	ldp	x29, x30, [sp, #96]
  404dd4:	add	sp, sp, #0xc0
  404dd8:	ret
  404ddc:	sub	sp, sp, #0x90
  404de0:	stp	x26, x25, [sp, #80]
  404de4:	mov	x25, #0x1                   	// #1
  404de8:	stp	x28, x27, [sp, #64]
  404dec:	stp	x20, x19, [sp, #128]
  404df0:	mov	x20, x2
  404df4:	mov	x19, xzr
  404df8:	mov	x9, xzr
  404dfc:	mov	w28, #0x1                   	// #1
  404e00:	movk	x25, #0x6800, lsl #32
  404e04:	stp	x29, x30, [sp, #48]
  404e08:	stp	x24, x23, [sp, #96]
  404e0c:	stp	x22, x21, [sp, #112]
  404e10:	add	x29, sp, #0x30
  404e14:	stp	x2, x1, [sp, #16]
  404e18:	str	x0, [sp, #8]
  404e1c:	b	404e28 <tigetstr@plt+0x27a8>
  404e20:	cbz	w8, 40503c <tigetstr@plt+0x29bc>
  404e24:	add	x20, x20, #0x1
  404e28:	ldrb	w8, [x20]
  404e2c:	cmp	w8, #0x24
  404e30:	b.ne	404e20 <tigetstr@plt+0x27a0>  // b.any
  404e34:	ldrb	w8, [x20, #1]
  404e38:	cmp	w8, #0x3c
  404e3c:	b.ne	404e24 <tigetstr@plt+0x27a4>  // b.any
  404e40:	mov	x24, xzr
  404e44:	mov	w22, wzr
  404e48:	mov	w23, wzr
  404e4c:	mov	w26, wzr
  404e50:	add	x27, x20, #0x2
  404e54:	add	x19, x20, #0x3
  404e58:	b	404e80 <tigetstr@plt+0x2800>
  404e5c:	cmp	w21, #0x2f
  404e60:	b.ne	404ea0 <tigetstr@plt+0x2820>  // b.any
  404e64:	cmp	w21, #0x2a
  404e68:	cinc	w23, w23, eq  // eq = none
  404e6c:	cmp	w21, #0x2f
  404e70:	cinc	w26, w26, eq  // eq = none
  404e74:	cmp	x24, #0x0
  404e78:	csel	x24, x8, x24, eq  // eq = none
  404e7c:	add	x19, x19, #0x1
  404e80:	mov	x8, x19
  404e84:	ldrb	w21, [x8, #-1]!
  404e88:	cmp	w21, #0x2e
  404e8c:	b.gt	404e5c <tigetstr@plt+0x27dc>
  404e90:	cmp	w21, #0x2a
  404e94:	b.eq	404e64 <tigetstr@plt+0x27e4>  // b.none
  404e98:	cbnz	w21, 404ea8 <tigetstr@plt+0x2828>
  404e9c:	b	404ef8 <tigetstr@plt+0x2878>
  404ea0:	cmp	w21, #0x3e
  404ea4:	b.eq	404eec <tigetstr@plt+0x286c>  // b.none
  404ea8:	bl	402460 <__ctype_b_loc@plt>
  404eac:	ldr	x8, [x0]
  404eb0:	ldrh	w8, [x8, x21, lsl #1]
  404eb4:	tbnz	w8, #3, 404ecc <tigetstr@plt+0x284c>
  404eb8:	cmp	w21, #0x3f
  404ebc:	b.hi	404fb4 <tigetstr@plt+0x2934>  // b.pmore
  404ec0:	lsl	x8, x28, x21
  404ec4:	and	x8, x8, x25
  404ec8:	cbz	x8, 404efc <tigetstr@plt+0x287c>
  404ecc:	orr	w8, w26, w23
  404ed0:	cmp	w8, #0x0
  404ed4:	cset	w8, ne  // ne = any
  404ed8:	csel	w23, wzr, w23, eq  // eq = none
  404edc:	orr	w22, w22, w8
  404ee0:	csel	w26, wzr, w26, eq  // eq = none
  404ee4:	add	x19, x19, #0x1
  404ee8:	b	404e80 <tigetstr@plt+0x2800>
  404eec:	sub	x8, x19, #0x1
  404ef0:	cmp	x24, #0x0
  404ef4:	csel	x24, x8, x24, eq  // eq = none
  404ef8:	mov	w8, #0x1                   	// #1
  404efc:	sub	x28, x19, #0x1
  404f00:	cmp	w21, #0x0
  404f04:	csel	x9, x28, x19, eq  // eq = none
  404f08:	cbz	w21, 404f78 <tigetstr@plt+0x28f8>
  404f0c:	cbz	w8, 404f80 <tigetstr@plt+0x2900>
  404f10:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  404f14:	sub	x2, x29, #0x4
  404f18:	sub	x3, x29, #0x8
  404f1c:	mov	x0, x27
  404f20:	add	x1, x1, #0xb3d
  404f24:	mov	x21, x9
  404f28:	bl	402590 <__isoc99_sscanf@plt>
  404f2c:	cmp	w0, #0x2
  404f30:	b.ne	404f4c <tigetstr@plt+0x28cc>  // b.any
  404f34:	ldurb	w8, [x29, #-8]
  404f38:	ldrb	w9, [x24]
  404f3c:	cmp	w8, w9
  404f40:	cset	w8, eq  // eq = none
  404f44:	bic	w8, w8, w22
  404f48:	tbnz	w8, #0, 404f94 <tigetstr@plt+0x2914>
  404f4c:	ldr	x1, [sp, #24]
  404f50:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404f54:	sub	w2, w28, w27
  404f58:	add	x0, x0, #0xb42
  404f5c:	mov	x3, x27
  404f60:	bl	4024c0 <_nc_warning@plt>
  404f64:	mov	w28, #0x1                   	// #1
  404f68:	mov	x19, x20
  404f6c:	mov	x9, x21
  404f70:	add	x20, x20, #0x1
  404f74:	b	404e28 <tigetstr@plt+0x27a8>
  404f78:	mov	x19, x20
  404f7c:	b	404f8c <tigetstr@plt+0x290c>
  404f80:	sub	x8, x19, #0x2
  404f84:	mov	x19, x20
  404f88:	mov	x20, x8
  404f8c:	mov	w28, #0x1                   	// #1
  404f90:	b	404e24 <tigetstr@plt+0x27a4>
  404f94:	ldr	x1, [sp, #24]
  404f98:	ldrb	w8, [x1]
  404f9c:	cmp	w8, #0x6b
  404fa0:	b.ne	404fbc <tigetstr@plt+0x293c>  // b.any
  404fa4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  404fa8:	add	x0, x0, #0xb62
  404fac:	bl	4024c0 <_nc_warning@plt>
  404fb0:	b	404f64 <tigetstr@plt+0x28e4>
  404fb4:	mov	w8, wzr
  404fb8:	b	404efc <tigetstr@plt+0x287c>
  404fbc:	mov	w28, #0x1                   	// #1
  404fc0:	cbz	w23, 404fd0 <tigetstr@plt+0x2950>
  404fc4:	ldr	x0, [sp, #24]
  404fc8:	bl	4071bc <tigetstr@plt+0x4b3c>
  404fcc:	tbz	w0, #0, 405028 <tigetstr@plt+0x29a8>
  404fd0:	cbnz	w26, 404f68 <tigetstr@plt+0x28e8>
  404fd4:	ldr	x8, [sp, #8]
  404fd8:	ldr	x8, [x8, #16]
  404fdc:	ldrb	w8, [x8, #20]
  404fe0:	cbnz	w8, 404f68 <tigetstr@plt+0x28e8>
  404fe4:	ldr	x8, [sp, #8]
  404fe8:	ldr	x0, [x8]
  404fec:	bl	402150 <_nc_first_name@plt>
  404ff0:	mov	w1, #0x2b                  	// #43
  404ff4:	bl	4024d0 <strchr@plt>
  404ff8:	cbnz	x0, 404f68 <tigetstr@plt+0x28e8>
  404ffc:	ldr	x2, [sp, #24]
  405000:	adrp	x8, 40c000 <tigetstr@plt+0x9980>
  405004:	adrp	x9, 40c000 <tigetstr@plt+0x9980>
  405008:	cmp	w23, #0x0
  40500c:	add	x8, x8, #0xd6b
  405010:	add	x9, x9, #0xbd0
  405014:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405018:	csel	x1, x9, x8, ne  // ne = any
  40501c:	add	x0, x0, #0xbad
  405020:	bl	4024c0 <_nc_warning@plt>
  405024:	b	404f68 <tigetstr@plt+0x28e8>
  405028:	ldr	x1, [sp, #24]
  40502c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405030:	add	x0, x0, #0xb7c
  405034:	bl	4024c0 <_nc_warning@plt>
  405038:	b	404f68 <tigetstr@plt+0x28e8>
  40503c:	ldr	x20, [sp, #24]
  405040:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  405044:	add	x1, x1, #0xbe3
  405048:	mov	x21, x9
  40504c:	mov	x0, x20
  405050:	bl	402450 <strcmp@plt>
  405054:	cbz	w0, 40506c <tigetstr@plt+0x29ec>
  405058:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  40505c:	add	x1, x1, #0xbe9
  405060:	mov	x0, x20
  405064:	bl	402450 <strcmp@plt>
  405068:	cbnz	w0, 405094 <tigetstr@plt+0x2a14>
  40506c:	cbz	x19, 4050b4 <tigetstr@plt+0x2a34>
  405070:	ldr	x8, [sp, #16]
  405074:	cmp	x19, x8
  405078:	b.eq	405084 <tigetstr@plt+0x2a04>  // b.none
  40507c:	ldrb	w8, [x21]
  405080:	cbnz	w8, 405094 <tigetstr@plt+0x2a14>
  405084:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405088:	add	x0, x0, #0xbee
  40508c:	mov	x1, x20
  405090:	bl	4024c0 <_nc_warning@plt>
  405094:	ldp	x20, x19, [sp, #128]
  405098:	ldp	x22, x21, [sp, #112]
  40509c:	ldp	x24, x23, [sp, #96]
  4050a0:	ldp	x26, x25, [sp, #80]
  4050a4:	ldp	x28, x27, [sp, #64]
  4050a8:	ldp	x29, x30, [sp, #48]
  4050ac:	add	sp, sp, #0x90
  4050b0:	ret
  4050b4:	ldr	x0, [sp, #16]
  4050b8:	sub	x1, x29, #0xc
  4050bc:	bl	407214 <tigetstr@plt+0x4b94>
  4050c0:	cbz	x0, 405094 <tigetstr@plt+0x2a14>
  4050c4:	ldur	w8, [x29, #-12]
  4050c8:	cmp	w8, #0x1
  4050cc:	b.lt	405094 <tigetstr@plt+0x2a14>  // b.tstop
  4050d0:	sub	x1, x29, #0xc
  4050d4:	bl	407214 <tigetstr@plt+0x4b94>
  4050d8:	cbz	x0, 405094 <tigetstr@plt+0x2a14>
  4050dc:	ldur	w8, [x29, #-12]
  4050e0:	cbnz	w8, 405094 <tigetstr@plt+0x2a14>
  4050e4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4050e8:	add	x0, x0, #0xc10
  4050ec:	b	40508c <tigetstr@plt+0x2a0c>
  4050f0:	sub	sp, sp, #0x70
  4050f4:	stp	x22, x21, [sp, #80]
  4050f8:	stp	x20, x19, [sp, #96]
  4050fc:	mov	x20, x2
  405100:	cmp	w1, #0x19e
  405104:	mov	x22, x0
  405108:	stp	x29, x30, [sp, #16]
  40510c:	stp	x28, x27, [sp, #32]
  405110:	stp	x26, x25, [sp, #48]
  405114:	stp	x24, x23, [sp, #64]
  405118:	add	x29, sp, #0x10
  40511c:	b.lt	40514c <tigetstr@plt+0x2acc>  // b.tstop
  405120:	ldrh	w9, [x22, #60]
  405124:	ldrh	w10, [x22, #66]
  405128:	ldrh	w11, [x22, #64]
  40512c:	ldrh	w12, [x22, #62]
  405130:	ldr	x8, [x22, #48]
  405134:	sub	w9, w1, w9
  405138:	add	w9, w9, w10
  40513c:	add	w9, w9, w11
  405140:	add	w9, w9, w12
  405144:	add	x8, x8, w9, sxtw #3
  405148:	b	405158 <tigetstr@plt+0x2ad8>
  40514c:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  405150:	ldr	x8, [x8, #4000]
  405154:	add	x8, x8, w1, sxtw #3
  405158:	ldr	x19, [x8]
  40515c:	cmp	w1, #0x19d
  405160:	b.gt	405174 <tigetstr@plt+0x2af4>
  405164:	adrp	x8, 40b000 <tigetstr@plt+0x8980>
  405168:	add	x8, x8, #0xc06
  40516c:	ldrsh	w23, [x8, w1, sxtw #1]
  405170:	b	405194 <tigetstr@plt+0x2b14>
  405174:	ldrb	w8, [x20]
  405178:	cmp	w8, #0x6b
  40517c:	b.ne	405188 <tigetstr@plt+0x2b08>  // b.any
  405180:	mov	w23, wzr
  405184:	b	405194 <tigetstr@plt+0x2b14>
  405188:	mov	x0, x20
  40518c:	bl	408560 <tigetstr@plt+0x5ee0>
  405190:	and	w23, w0, #0x1
  405194:	mov	w1, #0x1                   	// #1
  405198:	mov	x0, x20
  40519c:	mov	w2, wzr
  4051a0:	bl	402400 <_nc_tic_expand@plt>
  4051a4:	cbz	x0, 405224 <tigetstr@plt+0x2ba4>
  4051a8:	mov	x20, x0
  4051ac:	mov	x0, x19
  4051b0:	mov	x1, x20
  4051b4:	mov	w2, w23
  4051b8:	bl	4021a0 <_nc_infotocap@plt>
  4051bc:	cbz	x0, 405230 <tigetstr@plt+0x2bb0>
  4051c0:	mov	x21, x0
  4051c4:	cmp	w23, #0x1
  4051c8:	b.lt	40534c <tigetstr@plt+0x2ccc>  // b.tstop
  4051cc:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4051d0:	add	x1, x1, #0xcb6
  4051d4:	mov	x0, x19
  4051d8:	bl	402450 <strcmp@plt>
  4051dc:	cbz	w0, 405260 <tigetstr@plt+0x2be0>
  4051e0:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4051e4:	add	x1, x1, #0xcbb
  4051e8:	mov	x0, x19
  4051ec:	bl	402450 <strcmp@plt>
  4051f0:	cbz	w0, 405260 <tigetstr@plt+0x2be0>
  4051f4:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4051f8:	add	x1, x1, #0xcc0
  4051fc:	mov	x0, x19
  405200:	bl	402450 <strcmp@plt>
  405204:	cbz	w0, 405260 <tigetstr@plt+0x2be0>
  405208:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  40520c:	add	x1, x1, #0xcc6
  405210:	mov	x0, x19
  405214:	bl	402450 <strcmp@plt>
  405218:	cbz	w0, 405260 <tigetstr@plt+0x2be0>
  40521c:	mov	w23, #0x5                   	// #5
  405220:	b	405274 <tigetstr@plt+0x2bf4>
  405224:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405228:	add	x0, x0, #0xc7f
  40522c:	b	405238 <tigetstr@plt+0x2bb8>
  405230:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405234:	add	x0, x0, #0xc9a
  405238:	mov	x1, x19
  40523c:	bl	4024c0 <_nc_warning@plt>
  405240:	ldp	x20, x19, [sp, #96]
  405244:	ldp	x22, x21, [sp, #80]
  405248:	ldp	x24, x23, [sp, #64]
  40524c:	ldp	x26, x25, [sp, #48]
  405250:	ldp	x28, x27, [sp, #32]
  405254:	ldp	x29, x30, [sp, #16]
  405258:	add	sp, sp, #0x70
  40525c:	ret
  405260:	ldr	x8, [x22, #24]
  405264:	mov	w9, #0x10                  	// #16
  405268:	ldr	w8, [x8, #52]
  40526c:	cmp	w8, #0x10
  405270:	csel	w23, w8, w9, lt  // lt = tstop
  405274:	cmp	w23, #0x1
  405278:	b.lt	405240 <tigetstr@plt+0x2bc0>  // b.tstop
  40527c:	adrp	x24, 410000 <tigetstr@plt+0xd980>
  405280:	ldr	x24, [x24, #3856]
  405284:	adrp	x26, 40c000 <tigetstr@plt+0x9980>
  405288:	mov	w22, wzr
  40528c:	mov	w25, #0x1                   	// #1
  405290:	add	x26, x26, #0xcf9
  405294:	b	4052cc <tigetstr@plt+0x2c4c>
  405298:	mov	x0, x26
  40529c:	mov	x1, x19
  4052a0:	mov	w2, w22
  4052a4:	mov	x3, x27
  4052a8:	mov	x4, x28
  4052ac:	bl	4024c0 <_nc_warning@plt>
  4052b0:	mov	x0, x27
  4052b4:	bl	402490 <free@plt>
  4052b8:	mov	x0, x28
  4052bc:	bl	402490 <free@plt>
  4052c0:	add	w22, w22, #0x1
  4052c4:	cmp	w23, w22
  4052c8:	b.eq	405240 <tigetstr@plt+0x2bc0>  // b.none
  4052cc:	mov	x0, x19
  4052d0:	mov	x1, x20
  4052d4:	mov	w2, w22
  4052d8:	bl	4072cc <tigetstr@plt+0x4c4c>
  4052dc:	mov	x27, x0
  4052e0:	mov	x0, x19
  4052e4:	mov	x1, x21
  4052e8:	mov	w2, w22
  4052ec:	bl	4072cc <tigetstr@plt+0x4c4c>
  4052f0:	mov	x28, x0
  4052f4:	mov	x0, x27
  4052f8:	mov	x1, x28
  4052fc:	bl	402450 <strcmp@plt>
  405300:	cbz	w0, 4052b0 <tigetstr@plt+0x2c30>
  405304:	tbz	w25, #0, 405298 <tigetstr@plt+0x2c18>
  405308:	ldr	x0, [x24]
  40530c:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  405310:	add	x1, x1, #0xccc
  405314:	mov	x2, x19
  405318:	bl	402640 <fprintf@plt>
  40531c:	ldr	x0, [x24]
  405320:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  405324:	add	x1, x1, #0xce1
  405328:	mov	x2, x20
  40532c:	bl	402640 <fprintf@plt>
  405330:	ldr	x0, [x24]
  405334:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  405338:	add	x1, x1, #0xced
  40533c:	mov	x2, x21
  405340:	bl	402640 <fprintf@plt>
  405344:	mov	w25, wzr
  405348:	b	405298 <tigetstr@plt+0x2c18>
  40534c:	cbnz	w23, 405240 <tigetstr@plt+0x2bc0>
  405350:	sub	x2, x29, #0x4
  405354:	mov	x0, x20
  405358:	mov	x1, x21
  40535c:	bl	4074a4 <tigetstr@plt+0x4e24>
  405360:	tbnz	w0, #0, 405240 <tigetstr@plt+0x2bc0>
  405364:	ldurb	w8, [x29, #-4]
  405368:	cbz	w8, 405378 <tigetstr@plt+0x2cf8>
  40536c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405370:	add	x0, x0, #0xd3e
  405374:	b	405238 <tigetstr@plt+0x2bb8>
  405378:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  40537c:	add	x0, x0, #0xd71
  405380:	mov	x1, x19
  405384:	mov	x2, x20
  405388:	mov	x3, x21
  40538c:	bl	4024c0 <_nc_warning@plt>
  405390:	b	405240 <tigetstr@plt+0x2bc0>
  405394:	stp	x29, x30, [sp, #-48]!
  405398:	str	x21, [sp, #16]
  40539c:	stp	x20, x19, [sp, #32]
  4053a0:	mov	x29, sp
  4053a4:	mov	w20, w1
  4053a8:	mov	x19, x0
  4053ac:	bl	407134 <tigetstr@plt+0x4ab4>
  4053b0:	cbnz	x0, 40541c <tigetstr@plt+0x2d9c>
  4053b4:	mov	x0, x19
  4053b8:	bl	407824 <tigetstr@plt+0x51a4>
  4053bc:	tbnz	w0, #31, 4053f4 <tigetstr@plt+0x2d74>
  4053c0:	mov	w21, w0
  4053c4:	mov	w0, w20
  4053c8:	bl	407864 <tigetstr@plt+0x51e4>
  4053cc:	mov	x20, x0
  4053d0:	mov	w0, w21
  4053d4:	bl	407864 <tigetstr@plt+0x51e4>
  4053d8:	mov	x3, x0
  4053dc:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4053e0:	add	x0, x0, #0xdb1
  4053e4:	mov	x1, x19
  4053e8:	mov	x2, x20
  4053ec:	bl	4024c0 <_nc_warning@plt>
  4053f0:	b	40541c <tigetstr@plt+0x2d9c>
  4053f4:	ldrb	w8, [x19]
  4053f8:	cmp	w8, #0x6b
  4053fc:	b.eq	40541c <tigetstr@plt+0x2d9c>  // b.none
  405400:	mov	w0, w20
  405404:	bl	407864 <tigetstr@plt+0x51e4>
  405408:	mov	x1, x0
  40540c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405410:	add	x0, x0, #0xdd7
  405414:	mov	x2, x19
  405418:	bl	4024c0 <_nc_warning@plt>
  40541c:	ldp	x20, x19, [sp, #32]
  405420:	ldr	x21, [sp, #16]
  405424:	ldp	x29, x30, [sp], #48
  405428:	ret
  40542c:	stp	x29, x30, [sp, #-64]!
  405430:	str	x28, [sp, #16]
  405434:	stp	x22, x21, [sp, #32]
  405438:	stp	x20, x19, [sp, #48]
  40543c:	mov	x29, sp
  405440:	sub	sp, sp, #0x200
  405444:	ldr	x8, [x0, #32]
  405448:	mov	x19, x0
  40544c:	ldr	x9, [x8, #1240]
  405450:	add	x9, x9, #0x1
  405454:	cmp	x9, #0x2
  405458:	b.cc	405478 <tigetstr@plt+0x2df8>  // b.lo, b.ul, b.last
  40545c:	ldr	x8, [x8, #200]
  405460:	add	x8, x8, #0x1
  405464:	cmp	x8, #0x1
  405468:	b.hi	405478 <tigetstr@plt+0x2df8>  // b.pmore
  40546c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405470:	add	x0, x0, #0xe0c
  405474:	bl	4024c0 <_nc_warning@plt>
  405478:	ldr	x8, [x19, #32]
  40547c:	ldr	x9, [x8, #1240]
  405480:	add	x9, x9, #0x1
  405484:	cmp	x9, #0x2
  405488:	b.cc	4054a8 <tigetstr@plt+0x2e28>  // b.lo, b.ul, b.last
  40548c:	ldr	x8, [x8, #304]
  405490:	add	x8, x8, #0x1
  405494:	cmp	x8, #0x1
  405498:	b.hi	4054a8 <tigetstr@plt+0x2e28>  // b.pmore
  40549c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4054a0:	add	x0, x0, #0xe32
  4054a4:	bl	4024c0 <_nc_warning@plt>
  4054a8:	ldr	x22, [x19, #32]
  4054ac:	ldr	x21, [x22, #200]
  4054b0:	ldr	x20, [x22, #304]
  4054b4:	add	x8, x21, #0x1
  4054b8:	cmp	x8, #0x2
  4054bc:	b.cs	4054c8 <tigetstr@plt+0x2e48>  // b.hs, b.nlast
  4054c0:	mov	w21, wzr
  4054c4:	b	4054fc <tigetstr@plt+0x2e7c>
  4054c8:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4054cc:	add	x0, x0, #0xe57
  4054d0:	mov	x1, x21
  4054d4:	bl	402450 <strcmp@plt>
  4054d8:	cbz	w0, 4054f8 <tigetstr@plt+0x2e78>
  4054dc:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4054e0:	add	x0, x0, #0xe5b
  4054e4:	mov	x1, x21
  4054e8:	bl	402450 <strcmp@plt>
  4054ec:	cmp	w0, #0x0
  4054f0:	cset	w21, eq  // eq = none
  4054f4:	b	4054fc <tigetstr@plt+0x2e7c>
  4054f8:	mov	w21, #0x2                   	// #2
  4054fc:	add	x8, x20, #0x1
  405500:	cmp	x8, #0x2
  405504:	b.cs	405510 <tigetstr@plt+0x2e90>  // b.hs, b.nlast
  405508:	mov	w20, wzr
  40550c:	b	405544 <tigetstr@plt+0x2ec4>
  405510:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405514:	add	x0, x0, #0xe5d
  405518:	mov	x1, x20
  40551c:	bl	402450 <strcmp@plt>
  405520:	cbz	w0, 405540 <tigetstr@plt+0x2ec0>
  405524:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405528:	add	x0, x0, #0xe61
  40552c:	mov	x1, x20
  405530:	bl	402450 <strcmp@plt>
  405534:	cmp	w0, #0x0
  405538:	cset	w20, eq  // eq = none
  40553c:	b	405544 <tigetstr@plt+0x2ec4>
  405540:	mov	w20, #0x2                   	// #2
  405544:	ldr	x1, [x22, #1240]
  405548:	add	x8, x1, #0x1
  40554c:	cmp	x8, #0x2
  405550:	b.cs	405564 <tigetstr@plt+0x2ee4>  // b.hs, b.nlast
  405554:	mov	w22, wzr
  405558:	cmp	w20, w21
  40555c:	b.ne	405584 <tigetstr@plt+0x2f04>  // b.any
  405560:	b	405598 <tigetstr@plt+0x2f18>
  405564:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405568:	add	x0, x0, #0xe63
  40556c:	bl	402450 <strcmp@plt>
  405570:	cmp	w0, #0x0
  405574:	cset	w8, eq  // eq = none
  405578:	lsl	w22, w8, #1
  40557c:	cmp	w20, w21
  405580:	b.eq	405598 <tigetstr@plt+0x2f18>  // b.none
  405584:	cbz	w21, 405598 <tigetstr@plt+0x2f18>
  405588:	cbz	w20, 405598 <tigetstr@plt+0x2f18>
  40558c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405590:	add	x0, x0, #0xe6a
  405594:	bl	4024c0 <_nc_warning@plt>
  405598:	cmp	w21, #0x2
  40559c:	b.ne	4055b8 <tigetstr@plt+0x2f38>  // b.any
  4055a0:	cmp	w20, #0x2
  4055a4:	b.ne	4055b8 <tigetstr@plt+0x2f38>  // b.any
  4055a8:	cbz	w22, 4055b8 <tigetstr@plt+0x2f38>
  4055ac:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4055b0:	add	x0, x0, #0xe87
  4055b4:	bl	4024c0 <_nc_warning@plt>
  4055b8:	cmp	w21, #0x1
  4055bc:	b.ne	4055d8 <tigetstr@plt+0x2f58>  // b.any
  4055c0:	cmp	w20, #0x1
  4055c4:	b.ne	4055d8 <tigetstr@plt+0x2f58>  // b.any
  4055c8:	cbnz	w22, 4055d8 <tigetstr@plt+0x2f58>
  4055cc:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4055d0:	add	x0, x0, #0xea8
  4055d4:	bl	4024c0 <_nc_warning@plt>
  4055d8:	ldr	x8, [x19, #32]
  4055dc:	ldr	x9, [x8, #1168]
  4055e0:	add	x9, x9, #0x1
  4055e4:	cmp	x9, #0x2
  4055e8:	b.cs	405604 <tigetstr@plt+0x2f84>  // b.hs, b.nlast
  4055ec:	add	sp, sp, #0x200
  4055f0:	ldp	x20, x19, [sp, #48]
  4055f4:	ldp	x22, x21, [sp, #32]
  4055f8:	ldr	x28, [sp, #16]
  4055fc:	ldp	x29, x30, [sp], #64
  405600:	ret
  405604:	movi	v0.2d, #0x0
  405608:	stp	q0, q0, [sp, #256]
  40560c:	stp	q0, q0, [sp, #288]
  405610:	stp	q0, q0, [sp, #320]
  405614:	stp	q0, q0, [sp, #352]
  405618:	stp	q0, q0, [sp, #384]
  40561c:	stp	q0, q0, [sp, #416]
  405620:	stp	q0, q0, [sp, #448]
  405624:	stp	q0, q0, [sp, #480]
  405628:	ldr	x9, [x8, #1168]
  40562c:	ldrb	w8, [x9]
  405630:	cbz	w8, 405654 <tigetstr@plt+0x2fd4>
  405634:	add	x9, x9, #0x2
  405638:	add	x10, sp, #0x100
  40563c:	ldurb	w11, [x9, #-1]
  405640:	cbz	w11, 405660 <tigetstr@plt+0x2fe0>
  405644:	and	x8, x8, #0xff
  405648:	strb	w11, [x10, x8]
  40564c:	ldrb	w8, [x9], #2
  405650:	cbnz	w8, 40563c <tigetstr@plt+0x2fbc>
  405654:	ldrb	w8, [sp, #329]
  405658:	cbnz	w8, 405674 <tigetstr@plt+0x2ff4>
  40565c:	b	405688 <tigetstr@plt+0x3008>
  405660:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405664:	add	x0, x0, #0xeda
  405668:	bl	4024c0 <_nc_warning@plt>
  40566c:	ldrb	w8, [sp, #329]
  405670:	cbz	w8, 405688 <tigetstr@plt+0x3008>
  405674:	ldrb	w8, [sp, #361]
  405678:	cbnz	w8, 405688 <tigetstr@plt+0x3008>
  40567c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405680:	add	x0, x0, #0xefc
  405684:	bl	4024c0 <_nc_warning@plt>
  405688:	adrp	x11, 40c000 <tigetstr@plt+0x9980>
  40568c:	mov	w12, #0x6c                  	// #108
  405690:	mov	x8, sp
  405694:	mov	w9, #0x1                   	// #1
  405698:	add	x10, sp, #0x100
  40569c:	add	x11, x11, #0xece
  4056a0:	b	4056b4 <tigetstr@plt+0x3034>
  4056a4:	ldrb	w12, [x11, x9]
  4056a8:	add	x9, x9, #0x1
  4056ac:	cmp	x9, #0xc
  4056b0:	b.eq	4056c8 <tigetstr@plt+0x3048>  // b.none
  4056b4:	and	x13, x12, #0xff
  4056b8:	ldrb	w13, [x10, x13]
  4056bc:	cbnz	w13, 4056a4 <tigetstr@plt+0x3024>
  4056c0:	strb	w12, [x8], #1
  4056c4:	b	4056a4 <tigetstr@plt+0x3024>
  4056c8:	strb	wzr, [x8]
  4056cc:	ldrb	w8, [sp]
  4056d0:	cbz	w8, 4055ec <tigetstr@plt+0x2f6c>
  4056d4:	ldr	x8, [sp]
  4056d8:	ldr	w9, [sp, #8]
  4056dc:	mov	x10, #0x6d6c                	// #28012
  4056e0:	movk	x10, #0x6a6b, lsl #16
  4056e4:	movk	x10, #0x7574, lsl #32
  4056e8:	mov	w11, #0x7871                	// #30833
  4056ec:	movk	x10, #0x7776, lsl #48
  4056f0:	movk	w11, #0x6e, lsl #16
  4056f4:	eor	x8, x8, x10
  4056f8:	eor	x9, x9, x11
  4056fc:	orr	x8, x8, x9
  405700:	cbz	x8, 4055ec <tigetstr@plt+0x2f6c>
  405704:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405708:	add	x0, x0, #0xf2b
  40570c:	mov	x1, sp
  405710:	bl	4024c0 <_nc_warning@plt>
  405714:	b	4055ec <tigetstr@plt+0x2f6c>
  405718:	sub	sp, sp, #0x30
  40571c:	stp	x29, x30, [sp, #16]
  405720:	ldr	x8, [x0, #24]
  405724:	str	x19, [sp, #32]
  405728:	mov	x19, x0
  40572c:	add	x29, sp, #0x10
  405730:	ldp	w1, w2, [x8, #52]
  405734:	cmp	w1, #0x0
  405738:	cset	w8, gt
  40573c:	cmp	w2, #0x0
  405740:	cset	w9, gt
  405744:	eor	w8, w8, w9
  405748:	tbz	w8, #0, 40575c <tigetstr@plt+0x30dc>
  40574c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405750:	add	x0, x0, #0xf59
  405754:	bl	4024c0 <_nc_warning@plt>
  405758:	b	405770 <tigetstr@plt+0x30f0>
  40575c:	cmp	w1, w2
  405760:	b.le	405770 <tigetstr@plt+0x30f0>
  405764:	ldr	x8, [x19, #32]
  405768:	ldr	x8, [x8, #2400]
  40576c:	cbz	x8, 40574c <tigetstr@plt+0x30cc>
  405770:	ldr	x8, [x19, #32]
  405774:	ldr	x9, [x8, #2424]
  405778:	add	x9, x9, #0x1
  40577c:	cmp	x9, #0x2
  405780:	b.cc	4057a0 <tigetstr@plt+0x3120>  // b.lo, b.ul, b.last
  405784:	ldr	x8, [x8, #2416]
  405788:	add	x8, x8, #0x1
  40578c:	cmp	x8, #0x1
  405790:	b.hi	4057a0 <tigetstr@plt+0x3120>  // b.pmore
  405794:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  405798:	add	x0, x0, #0xf94
  40579c:	bl	4024c0 <_nc_warning@plt>
  4057a0:	ldr	x8, [x19, #32]
  4057a4:	ldr	x9, [x8, #2416]
  4057a8:	add	x9, x9, #0x1
  4057ac:	cmp	x9, #0x2
  4057b0:	b.cc	4057d0 <tigetstr@plt+0x3150>  // b.lo, b.ul, b.last
  4057b4:	ldr	x8, [x8, #2424]
  4057b8:	add	x8, x8, #0x1
  4057bc:	cmp	x8, #0x1
  4057c0:	b.hi	4057d0 <tigetstr@plt+0x3150>  // b.pmore
  4057c4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4057c8:	add	x0, x0, #0xfb9
  4057cc:	bl	4024c0 <_nc_warning@plt>
  4057d0:	ldr	x8, [x19, #32]
  4057d4:	ldr	x9, [x8, #2880]
  4057d8:	add	x9, x9, #0x1
  4057dc:	cmp	x9, #0x2
  4057e0:	b.cc	405800 <tigetstr@plt+0x3180>  // b.lo, b.ul, b.last
  4057e4:	ldr	x8, [x8, #2872]
  4057e8:	add	x8, x8, #0x1
  4057ec:	cmp	x8, #0x1
  4057f0:	b.hi	405800 <tigetstr@plt+0x3180>  // b.pmore
  4057f4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4057f8:	add	x0, x0, #0xfde
  4057fc:	bl	4024c0 <_nc_warning@plt>
  405800:	ldr	x8, [x19, #32]
  405804:	ldr	x9, [x8, #2872]
  405808:	add	x9, x9, #0x1
  40580c:	cmp	x9, #0x2
  405810:	b.cc	405830 <tigetstr@plt+0x31b0>  // b.lo, b.ul, b.last
  405814:	ldr	x8, [x8, #2880]
  405818:	add	x8, x8, #0x1
  40581c:	cmp	x8, #0x1
  405820:	b.hi	405830 <tigetstr@plt+0x31b0>  // b.pmore
  405824:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405828:	add	x0, x0, #0x7
  40582c:	bl	4024c0 <_nc_warning@plt>
  405830:	ldr	x8, [x19, #32]
  405834:	ldr	x9, [x8, #2400]
  405838:	add	x9, x9, #0x1
  40583c:	cmp	x9, #0x2
  405840:	b.cc	405860 <tigetstr@plt+0x31e0>  // b.lo, b.ul, b.last
  405844:	ldr	x8, [x8, #2408]
  405848:	add	x8, x8, #0x1
  40584c:	cmp	x8, #0x1
  405850:	b.hi	405860 <tigetstr@plt+0x31e0>  // b.pmore
  405854:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405858:	add	x0, x0, #0x30
  40585c:	bl	4024c0 <_nc_warning@plt>
  405860:	ldr	x8, [x19, #32]
  405864:	ldr	x9, [x8, #2408]
  405868:	add	x9, x9, #0x1
  40586c:	cmp	x9, #0x2
  405870:	b.cc	405890 <tigetstr@plt+0x3210>  // b.lo, b.ul, b.last
  405874:	ldr	x8, [x8, #2400]
  405878:	add	x8, x8, #0x1
  40587c:	cmp	x8, #0x1
  405880:	b.hi	405890 <tigetstr@plt+0x3210>  // b.pmore
  405884:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405888:	add	x0, x0, #0x56
  40588c:	bl	4024c0 <_nc_warning@plt>
  405890:	ldr	x8, [x19, #32]
  405894:	ldr	x0, [x8, #2416]
  405898:	add	x9, x0, #0x1
  40589c:	cmp	x9, #0x2
  4058a0:	b.cc	4058ec <tigetstr@plt+0x326c>  // b.lo, b.ul, b.last
  4058a4:	ldr	x1, [x8, #2872]
  4058a8:	add	x8, x1, #0x1
  4058ac:	cmp	x8, #0x2
  4058b0:	b.cc	4058ec <tigetstr@plt+0x326c>  // b.lo, b.ul, b.last
  4058b4:	bl	402530 <_nc_capcmp@plt>
  4058b8:	cbz	w0, 4058e0 <tigetstr@plt+0x3260>
  4058bc:	ldp	x9, x8, [x19, #24]
  4058c0:	ldr	x0, [x8, #2416]
  4058c4:	ldr	x1, [x8, #2872]
  4058c8:	ldr	w2, [x9, #52]
  4058cc:	bl	407888 <tigetstr@plt+0x5208>
  4058d0:	tbz	w0, #0, 4058ec <tigetstr@plt+0x326c>
  4058d4:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4058d8:	add	x0, x0, #0xa0
  4058dc:	b	4058e8 <tigetstr@plt+0x3268>
  4058e0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4058e4:	add	x0, x0, #0x7c
  4058e8:	bl	4024c0 <_nc_warning@plt>
  4058ec:	ldr	x8, [x19, #32]
  4058f0:	ldr	x0, [x8, #2424]
  4058f4:	add	x9, x0, #0x1
  4058f8:	cmp	x9, #0x2
  4058fc:	b.cc	405948 <tigetstr@plt+0x32c8>  // b.lo, b.ul, b.last
  405900:	ldr	x1, [x8, #2880]
  405904:	add	x8, x1, #0x1
  405908:	cmp	x8, #0x2
  40590c:	b.cc	405948 <tigetstr@plt+0x32c8>  // b.lo, b.ul, b.last
  405910:	bl	402530 <_nc_capcmp@plt>
  405914:	cbz	w0, 40593c <tigetstr@plt+0x32bc>
  405918:	ldp	x9, x8, [x19, #24]
  40591c:	ldr	x0, [x8, #2424]
  405920:	ldr	x1, [x8, #2880]
  405924:	ldr	w2, [x9, #52]
  405928:	bl	407888 <tigetstr@plt+0x5208>
  40592c:	tbz	w0, #0, 405948 <tigetstr@plt+0x32c8>
  405930:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405934:	add	x0, x0, #0xde
  405938:	b	405944 <tigetstr@plt+0x32c4>
  40593c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405940:	add	x0, x0, #0xba
  405944:	bl	4024c0 <_nc_warning@plt>
  405948:	ldr	x8, [x19, #24]
  40594c:	ldr	w9, [x8, #52]
  405950:	tbnz	w9, #31, 4059d4 <tigetstr@plt+0x3354>
  405954:	ldr	w8, [x8, #56]
  405958:	tbnz	w8, #31, 4059d4 <tigetstr@plt+0x3354>
  40595c:	ldr	x8, [x19, #32]
  405960:	ldr	x9, [x8, #2416]
  405964:	add	x9, x9, #0x1
  405968:	cmp	x9, #0x2
  40596c:	b.cc	405980 <tigetstr@plt+0x3300>  // b.lo, b.ul, b.last
  405970:	ldr	x9, [x8, #2424]
  405974:	add	x9, x9, #0x1
  405978:	cmp	x9, #0x1
  40597c:	b.hi	4059a8 <tigetstr@plt+0x3328>  // b.pmore
  405980:	ldr	x9, [x8, #2872]
  405984:	add	x9, x9, #0x1
  405988:	cmp	x9, #0x2
  40598c:	b.cc	4059a0 <tigetstr@plt+0x3320>  // b.lo, b.ul, b.last
  405990:	ldr	x9, [x8, #2880]
  405994:	add	x9, x9, #0x1
  405998:	cmp	x9, #0x1
  40599c:	b.hi	4059a8 <tigetstr@plt+0x3328>  // b.pmore
  4059a0:	ldr	x9, [x8, #2408]
  4059a4:	cbz	x9, 4059d4 <tigetstr@plt+0x3354>
  4059a8:	ldr	x9, [x8, #2376]
  4059ac:	add	x9, x9, #0x1
  4059b0:	cmp	x9, #0x1
  4059b4:	b.hi	4059d4 <tigetstr@plt+0x3354>  // b.pmore
  4059b8:	ldr	x8, [x8, #2384]
  4059bc:	add	x8, x8, #0x1
  4059c0:	cmp	x8, #0x1
  4059c4:	b.hi	4059d4 <tigetstr@plt+0x3354>  // b.pmore
  4059c8:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4059cc:	add	x0, x0, #0xf8
  4059d0:	bl	4024c0 <_nc_warning@plt>
  4059d4:	ldr	x9, [x19, #16]
  4059d8:	ldr	x8, [x19, #32]
  4059dc:	ldrb	w10, [x9, #27]
  4059e0:	ldr	x9, [x8, #2400]
  4059e4:	add	x9, x9, #0x1
  4059e8:	cmp	x9, #0x1
  4059ec:	cbz	w10, 405a10 <tigetstr@plt+0x3390>
  4059f0:	b.hi	405a30 <tigetstr@plt+0x33b0>  // b.pmore
  4059f4:	ldr	x8, [x8, #2392]
  4059f8:	add	x8, x8, #0x1
  4059fc:	cmp	x8, #0x1
  405a00:	b.hi	405a30 <tigetstr@plt+0x33b0>  // b.pmore
  405a04:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405a08:	add	x0, x0, #0x12a
  405a0c:	b	405a2c <tigetstr@plt+0x33ac>
  405a10:	b.hi	405a24 <tigetstr@plt+0x33a4>  // b.pmore
  405a14:	ldr	x8, [x8, #2392]
  405a18:	add	x8, x8, #0x1
  405a1c:	cmp	x8, #0x2
  405a20:	b.cc	405a30 <tigetstr@plt+0x33b0>  // b.lo, b.ul, b.last
  405a24:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405a28:	add	x0, x0, #0x157
  405a2c:	bl	4024c0 <_nc_warning@plt>
  405a30:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405a34:	add	x0, x0, #0x17b
  405a38:	bl	402680 <tigetstr@plt>
  405a3c:	add	x8, x0, #0x1
  405a40:	cmp	x8, #0x2
  405a44:	b.cc	405aa4 <tigetstr@plt+0x3424>  // b.lo, b.ul, b.last
  405a48:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  405a4c:	add	x1, x1, #0x17f
  405a50:	add	x2, x29, #0x1c
  405a54:	add	x3, x29, #0x18
  405a58:	sub	x4, x29, #0x4
  405a5c:	add	x5, sp, #0x8
  405a60:	mov	x19, x0
  405a64:	bl	402590 <__isoc99_sscanf@plt>
  405a68:	cmp	w0, #0x3
  405a6c:	b.ne	405a94 <tigetstr@plt+0x3414>  // b.any
  405a70:	ldr	w8, [x29, #28]
  405a74:	cmp	w8, #0x1
  405a78:	b.lt	405a94 <tigetstr@plt+0x3414>  // b.tstop
  405a7c:	ldr	w8, [x29, #24]
  405a80:	cmp	w8, #0x1
  405a84:	b.lt	405a94 <tigetstr@plt+0x3414>  // b.tstop
  405a88:	ldur	w8, [x29, #-4]
  405a8c:	cmp	w8, #0x0
  405a90:	b.gt	405aa4 <tigetstr@plt+0x3424>
  405a94:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405a98:	add	x0, x0, #0x18a
  405a9c:	mov	x1, x19
  405aa0:	bl	4024c0 <_nc_warning@plt>
  405aa4:	ldr	x19, [sp, #32]
  405aa8:	ldp	x29, x30, [sp, #16]
  405aac:	add	sp, sp, #0x30
  405ab0:	ret
  405ab4:	sub	sp, sp, #0x60
  405ab8:	stp	x29, x30, [sp, #32]
  405abc:	stp	x24, x23, [sp, #48]
  405ac0:	stp	x22, x21, [sp, #64]
  405ac4:	stp	x20, x19, [sp, #80]
  405ac8:	ldr	x8, [x0, #16]
  405acc:	mov	x19, x0
  405ad0:	add	x29, sp, #0x20
  405ad4:	ldrb	w9, [x8, #7]
  405ad8:	cbz	w9, 405ae8 <tigetstr@plt+0x3468>
  405adc:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  405ae0:	add	x1, x1, #0x1b2
  405ae4:	b	405af8 <tigetstr@plt+0x3478>
  405ae8:	ldrb	w8, [x8, #6]
  405aec:	cbz	w8, 405e24 <tigetstr@plt+0x37a4>
  405af0:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  405af4:	add	x1, x1, #0x1bc
  405af8:	mov	x0, x19
  405afc:	bl	407948 <tigetstr@plt+0x52c8>
  405b00:	ldr	x8, [x19, #32]
  405b04:	ldr	x9, [x8, #880]
  405b08:	add	x9, x9, #0x1
  405b0c:	cmp	x9, #0x2
  405b10:	b.cc	405b30 <tigetstr@plt+0x34b0>  // b.lo, b.ul, b.last
  405b14:	ldr	x8, [x8, #424]
  405b18:	add	x8, x8, #0x1
  405b1c:	cmp	x8, #0x1
  405b20:	b.hi	405b30 <tigetstr@plt+0x34b0>  // b.pmore
  405b24:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405b28:	add	x0, x0, #0x237
  405b2c:	bl	4024c0 <_nc_warning@plt>
  405b30:	ldr	x8, [x19, #32]
  405b34:	ldr	x9, [x8, #848]
  405b38:	add	x9, x9, #0x1
  405b3c:	cmp	x9, #0x2
  405b40:	b.cc	405b60 <tigetstr@plt+0x34e0>  // b.lo, b.ul, b.last
  405b44:	ldr	x8, [x8, #176]
  405b48:	add	x8, x8, #0x1
  405b4c:	cmp	x8, #0x1
  405b50:	b.hi	405b60 <tigetstr@plt+0x34e0>  // b.pmore
  405b54:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405b58:	add	x0, x0, #0x25b
  405b5c:	bl	4024c0 <_nc_warning@plt>
  405b60:	ldr	x8, [x19, #32]
  405b64:	ldr	x9, [x8, #880]
  405b68:	add	x9, x9, #0x1
  405b6c:	cmp	x9, #0x2
  405b70:	b.cc	405b90 <tigetstr@plt+0x3510>  // b.lo, b.ul, b.last
  405b74:	ldr	x8, [x8, #848]
  405b78:	add	x8, x8, #0x1
  405b7c:	cmp	x8, #0x1
  405b80:	b.hi	405b90 <tigetstr@plt+0x3510>  // b.pmore
  405b84:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405b88:	add	x0, x0, #0x27f
  405b8c:	bl	4024c0 <_nc_warning@plt>
  405b90:	ldr	x8, [x19, #32]
  405b94:	ldr	x9, [x8, #856]
  405b98:	add	x9, x9, #0x1
  405b9c:	cmp	x9, #0x2
  405ba0:	b.cc	405bc0 <tigetstr@plt+0x3540>  // b.lo, b.ul, b.last
  405ba4:	ldr	x8, [x8, #88]
  405ba8:	add	x8, x8, #0x1
  405bac:	cmp	x8, #0x1
  405bb0:	b.hi	405bc0 <tigetstr@plt+0x3540>  // b.pmore
  405bb4:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405bb8:	add	x0, x0, #0x2a8
  405bbc:	bl	4024c0 <_nc_warning@plt>
  405bc0:	ldr	x8, [x19, #32]
  405bc4:	ldr	x9, [x8, #912]
  405bc8:	add	x9, x9, #0x1
  405bcc:	cmp	x9, #0x2
  405bd0:	b.cc	405bf0 <tigetstr@plt+0x3570>  // b.lo, b.ul, b.last
  405bd4:	ldr	x8, [x8, #152]
  405bd8:	add	x8, x8, #0x1
  405bdc:	cmp	x8, #0x1
  405be0:	b.hi	405bf0 <tigetstr@plt+0x3570>  // b.pmore
  405be4:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405be8:	add	x0, x0, #0x2cc
  405bec:	bl	4024c0 <_nc_warning@plt>
  405bf0:	ldr	x8, [x19, #32]
  405bf4:	ldr	x9, [x8, #888]
  405bf8:	add	x9, x9, #0x1
  405bfc:	cmp	x9, #0x2
  405c00:	b.cc	405c20 <tigetstr@plt+0x35a0>  // b.lo, b.ul, b.last
  405c04:	ldr	x8, [x8, #112]
  405c08:	add	x8, x8, #0x1
  405c0c:	cmp	x8, #0x1
  405c10:	b.hi	405c20 <tigetstr@plt+0x35a0>  // b.pmore
  405c14:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405c18:	add	x0, x0, #0x2ec
  405c1c:	bl	4024c0 <_nc_warning@plt>
  405c20:	ldr	x8, [x19, #32]
  405c24:	ldr	x9, [x8, #896]
  405c28:	add	x9, x9, #0x1
  405c2c:	cmp	x9, #0x2
  405c30:	b.cc	405c50 <tigetstr@plt+0x35d0>  // b.lo, b.ul, b.last
  405c34:	ldr	x8, [x8, #136]
  405c38:	add	x8, x8, #0x1
  405c3c:	cmp	x8, #0x1
  405c40:	b.hi	405c50 <tigetstr@plt+0x35d0>  // b.pmore
  405c44:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405c48:	add	x0, x0, #0x310
  405c4c:	bl	4024c0 <_nc_warning@plt>
  405c50:	ldr	x10, [x19, #32]
  405c54:	ldr	x8, [x10, #856]
  405c58:	add	x9, x8, #0x1
  405c5c:	cmp	x9, #0x2
  405c60:	b.cs	405c6c <tigetstr@plt+0x35ec>  // b.hs, b.nlast
  405c64:	mov	w9, wzr
  405c68:	b	405c74 <tigetstr@plt+0x35f4>
  405c6c:	mov	w9, #0x1                   	// #1
  405c70:	str	x8, [sp]
  405c74:	ldr	x11, [x10, #912]
  405c78:	add	x12, x11, #0x1
  405c7c:	cmp	x12, #0x2
  405c80:	b.cc	405c94 <tigetstr@plt+0x3614>  // b.lo, b.ul, b.last
  405c84:	add	w12, w9, #0x1
  405c88:	mov	x13, sp
  405c8c:	str	x11, [x13, w9, uxtw #3]
  405c90:	mov	w9, w12
  405c94:	ldr	x11, [x10, #888]
  405c98:	add	x12, x11, #0x1
  405c9c:	cmp	x12, #0x2
  405ca0:	b.cc	405cb4 <tigetstr@plt+0x3634>  // b.lo, b.ul, b.last
  405ca4:	add	w12, w9, #0x1
  405ca8:	mov	x13, sp
  405cac:	str	x11, [x13, w9, uxtw #3]
  405cb0:	mov	w9, w12
  405cb4:	ldr	x10, [x10, #896]
  405cb8:	add	x11, x10, #0x1
  405cbc:	cmp	x11, #0x2
  405cc0:	b.cs	405ccc <tigetstr@plt+0x364c>  // b.hs, b.nlast
  405cc4:	cbnz	w9, 405ce0 <tigetstr@plt+0x3660>
  405cc8:	b	405d6c <tigetstr@plt+0x36ec>
  405ccc:	add	w11, w9, #0x1
  405cd0:	mov	x12, sp
  405cd4:	str	x10, [x12, w9, uxtw #3]
  405cd8:	mov	w9, w11
  405cdc:	cbz	w9, 405d6c <tigetstr@plt+0x36ec>
  405ce0:	cmp	w9, #0x4
  405ce4:	b.ne	405cf4 <tigetstr@plt+0x3674>  // b.any
  405ce8:	mov	x0, sp
  405cec:	bl	407a64 <tigetstr@plt+0x53e4>
  405cf0:	b	405d6c <tigetstr@plt+0x36ec>
  405cf4:	add	x8, x8, #0x1
  405cf8:	cmp	x8, #0x1
  405cfc:	b.hi	405d0c <tigetstr@plt+0x368c>  // b.pmore
  405d00:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405d04:	add	x0, x0, #0x336
  405d08:	bl	4024c0 <_nc_warning@plt>
  405d0c:	ldr	x8, [x19, #32]
  405d10:	ldr	x8, [x8, #912]
  405d14:	add	x8, x8, #0x1
  405d18:	cmp	x8, #0x1
  405d1c:	b.hi	405d2c <tigetstr@plt+0x36ac>  // b.pmore
  405d20:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405d24:	add	x0, x0, #0x350
  405d28:	bl	4024c0 <_nc_warning@plt>
  405d2c:	ldr	x8, [x19, #32]
  405d30:	ldr	x8, [x8, #888]
  405d34:	add	x8, x8, #0x1
  405d38:	cmp	x8, #0x1
  405d3c:	b.hi	405d4c <tigetstr@plt+0x36cc>  // b.pmore
  405d40:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405d44:	add	x0, x0, #0x368
  405d48:	bl	4024c0 <_nc_warning@plt>
  405d4c:	ldr	x8, [x19, #32]
  405d50:	ldr	x8, [x8, #896]
  405d54:	add	x8, x8, #0x1
  405d58:	cmp	x8, #0x1
  405d5c:	b.hi	405d6c <tigetstr@plt+0x36ec>  // b.pmore
  405d60:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405d64:	add	x0, x0, #0x382
  405d68:	bl	4024c0 <_nc_warning@plt>
  405d6c:	ldr	x9, [x19, #32]
  405d70:	ldr	x20, [x9, #88]
  405d74:	add	x8, x20, #0x1
  405d78:	cmp	x8, #0x2
  405d7c:	b.cs	405d88 <tigetstr@plt+0x3708>  // b.hs, b.nlast
  405d80:	mov	w8, wzr
  405d84:	b	405d90 <tigetstr@plt+0x3710>
  405d88:	mov	w8, #0x1                   	// #1
  405d8c:	str	x20, [sp]
  405d90:	ldr	x21, [x9, #152]
  405d94:	add	x10, x21, #0x1
  405d98:	cmp	x10, #0x2
  405d9c:	b.cc	405db0 <tigetstr@plt+0x3730>  // b.lo, b.ul, b.last
  405da0:	add	w10, w8, #0x1
  405da4:	mov	x11, sp
  405da8:	str	x21, [x11, w8, uxtw #3]
  405dac:	mov	w8, w10
  405db0:	ldr	x23, [x9, #112]
  405db4:	add	x10, x23, #0x1
  405db8:	cmp	x10, #0x2
  405dbc:	b.cc	405dd0 <tigetstr@plt+0x3750>  // b.lo, b.ul, b.last
  405dc0:	add	w10, w8, #0x1
  405dc4:	mov	x11, sp
  405dc8:	str	x23, [x11, w8, uxtw #3]
  405dcc:	mov	w8, w10
  405dd0:	ldr	x22, [x9, #136]
  405dd4:	add	x9, x22, #0x1
  405dd8:	cmp	x9, #0x2
  405ddc:	b.cs	405de8 <tigetstr@plt+0x3768>  // b.hs, b.nlast
  405de0:	cbnz	w8, 405dfc <tigetstr@plt+0x377c>
  405de4:	b	405f48 <tigetstr@plt+0x38c8>
  405de8:	add	w9, w8, #0x1
  405dec:	mov	x10, sp
  405df0:	str	x22, [x10, w8, uxtw #3]
  405df4:	mov	w8, w9
  405df8:	cbz	w8, 405f48 <tigetstr@plt+0x38c8>
  405dfc:	cmp	w8, #0x4
  405e00:	b.ne	405e10 <tigetstr@plt+0x3790>  // b.any
  405e04:	mov	x0, sp
  405e08:	bl	407a64 <tigetstr@plt+0x53e4>
  405e0c:	b	405f48 <tigetstr@plt+0x38c8>
  405e10:	add	x8, x20, #0x1
  405e14:	cmp	x8, #0x2
  405e18:	b.cs	405e50 <tigetstr@plt+0x37d0>  // b.hs, b.nlast
  405e1c:	mov	w24, wzr
  405e20:	b	405e68 <tigetstr@plt+0x37e8>
  405e24:	ldr	x0, [x19]
  405e28:	mov	w1, #0x2b                  	// #43
  405e2c:	bl	4024d0 <strchr@plt>
  405e30:	cbnz	x0, 405b00 <tigetstr@plt+0x3480>
  405e34:	ldr	x8, [x19, #32]
  405e38:	ldr	x9, [x8, #64]
  405e3c:	add	x9, x9, #0x1
  405e40:	cmp	x9, #0x2
  405e44:	b.cs	405f60 <tigetstr@plt+0x38e0>  // b.hs, b.nlast
  405e48:	mov	w20, wzr
  405e4c:	b	405f64 <tigetstr@plt+0x38e4>
  405e50:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  405e54:	add	x1, x1, #0xc9a
  405e58:	mov	x0, x20
  405e5c:	bl	402450 <strcmp@plt>
  405e60:	cmp	w0, #0x0
  405e64:	cset	w24, ne  // ne = any
  405e68:	add	x8, x23, #0x1
  405e6c:	cmp	x8, #0x2
  405e70:	b.cc	405e8c <tigetstr@plt+0x380c>  // b.lo, b.ul, b.last
  405e74:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  405e78:	add	x1, x1, #0x39d
  405e7c:	mov	x0, x23
  405e80:	bl	402450 <strcmp@plt>
  405e84:	cmp	w0, #0x0
  405e88:	cinc	w24, w24, ne  // ne = any
  405e8c:	add	x8, x21, #0x1
  405e90:	cmp	x8, #0x2
  405e94:	b.cc	405ea8 <tigetstr@plt+0x3828>  // b.lo, b.ul, b.last
  405e98:	mov	x0, x21
  405e9c:	bl	402160 <strlen@plt>
  405ea0:	cmp	x0, #0x1
  405ea4:	cinc	w24, w24, hi  // hi = pmore
  405ea8:	add	x8, x22, #0x1
  405eac:	cmp	x8, #0x2
  405eb0:	b.cs	405ebc <tigetstr@plt+0x383c>  // b.hs, b.nlast
  405eb4:	cbnz	w24, 405ed0 <tigetstr@plt+0x3850>
  405eb8:	b	405f48 <tigetstr@plt+0x38c8>
  405ebc:	mov	x0, x22
  405ec0:	bl	402160 <strlen@plt>
  405ec4:	cmp	x0, #0x1
  405ec8:	cinc	w24, w24, hi  // hi = pmore
  405ecc:	cbz	w24, 405f48 <tigetstr@plt+0x38c8>
  405ed0:	add	x8, x20, #0x1
  405ed4:	cmp	x8, #0x1
  405ed8:	b.hi	405ee8 <tigetstr@plt+0x3868>  // b.pmore
  405edc:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405ee0:	add	x0, x0, #0x39f
  405ee4:	bl	4024c0 <_nc_warning@plt>
  405ee8:	ldr	x8, [x19, #32]
  405eec:	ldr	x8, [x8, #152]
  405ef0:	add	x8, x8, #0x1
  405ef4:	cmp	x8, #0x1
  405ef8:	b.hi	405f08 <tigetstr@plt+0x3888>  // b.pmore
  405efc:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405f00:	add	x0, x0, #0x3b4
  405f04:	bl	4024c0 <_nc_warning@plt>
  405f08:	ldr	x8, [x19, #32]
  405f0c:	ldr	x8, [x8, #112]
  405f10:	add	x8, x8, #0x1
  405f14:	cmp	x8, #0x1
  405f18:	b.hi	405f28 <tigetstr@plt+0x38a8>  // b.pmore
  405f1c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405f20:	add	x0, x0, #0x3c7
  405f24:	bl	4024c0 <_nc_warning@plt>
  405f28:	ldr	x8, [x19, #32]
  405f2c:	ldr	x8, [x8, #136]
  405f30:	add	x8, x8, #0x1
  405f34:	cmp	x8, #0x1
  405f38:	b.hi	405f48 <tigetstr@plt+0x38c8>  // b.pmore
  405f3c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  405f40:	add	x0, x0, #0x3dc
  405f44:	bl	4024c0 <_nc_warning@plt>
  405f48:	ldp	x20, x19, [sp, #80]
  405f4c:	ldp	x22, x21, [sp, #64]
  405f50:	ldp	x24, x23, [sp, #48]
  405f54:	ldp	x29, x30, [sp, #32]
  405f58:	add	sp, sp, #0x60
  405f5c:	ret
  405f60:	mov	w20, #0x1                   	// #1
  405f64:	ldr	x9, [x8, #80]
  405f68:	add	x9, x9, #0x1
  405f6c:	cmp	x9, #0x2
  405f70:	b.cs	405f7c <tigetstr@plt+0x38fc>  // b.hs, b.nlast
  405f74:	mov	w9, wzr
  405f78:	b	405f84 <tigetstr@plt+0x3904>
  405f7c:	mov	w20, #0xa                   	// #10
  405f80:	mov	w9, #0xa                   	// #10
  405f84:	ldr	x10, [x8, #96]
  405f88:	add	x10, x10, #0x1
  405f8c:	cmp	x10, #0x2
  405f90:	b.cc	405f9c <tigetstr@plt+0x391c>  // b.lo, b.ul, b.last
  405f94:	add	w20, w20, #0x1
  405f98:	orr	w9, w9, #0x1
  405f9c:	ldr	x10, [x8, #120]
  405fa0:	add	x10, x10, #0x1
  405fa4:	cmp	x10, #0x2
  405fa8:	b.cc	405fb4 <tigetstr@plt+0x3934>  // b.lo, b.ul, b.last
  405fac:	mov	w20, #0xa                   	// #10
  405fb0:	mov	w9, #0xa                   	// #10
  405fb4:	ldr	x10, [x8, #144]
  405fb8:	add	x10, x10, #0x1
  405fbc:	cmp	x10, #0x2
  405fc0:	b.cc	405fcc <tigetstr@plt+0x394c>  // b.lo, b.ul, b.last
  405fc4:	add	w20, w20, #0x1
  405fc8:	add	w9, w9, #0x1
  405fcc:	ldr	x10, [x8, #1016]
  405fd0:	add	x10, x10, #0x1
  405fd4:	cmp	x10, #0x2
  405fd8:	b.cc	405fe0 <tigetstr@plt+0x3960>  // b.lo, b.ul, b.last
  405fdc:	add	w9, w9, #0x1
  405fe0:	ldr	x10, [x8, #88]
  405fe4:	add	x10, x10, #0x1
  405fe8:	cmp	x10, #0x2
  405fec:	b.cc	405ff4 <tigetstr@plt+0x3974>  // b.lo, b.ul, b.last
  405ff0:	add	w20, w20, #0x1
  405ff4:	ldr	x10, [x8, #152]
  405ff8:	add	x10, x10, #0x1
  405ffc:	cmp	x10, #0x2
  406000:	b.cc	406008 <tigetstr@plt+0x3988>  // b.lo, b.ul, b.last
  406004:	add	w20, w20, #0x1
  406008:	ldr	x10, [x8, #112]
  40600c:	add	x10, x10, #0x1
  406010:	cmp	x10, #0x2
  406014:	b.cc	40601c <tigetstr@plt+0x399c>  // b.lo, b.ul, b.last
  406018:	add	w9, w9, #0x1
  40601c:	ldr	x8, [x8, #136]
  406020:	add	x8, x8, #0x1
  406024:	cmp	x8, #0x2
  406028:	b.cc	406030 <tigetstr@plt+0x39b0>  // b.lo, b.ul, b.last
  40602c:	add	w9, w9, #0x1
  406030:	cmp	w20, #0x1
  406034:	b.gt	40604c <tigetstr@plt+0x39cc>
  406038:	cmp	w9, #0x1
  40603c:	b.gt	40604c <tigetstr@plt+0x39cc>
  406040:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406044:	add	x0, x0, #0x1c9
  406048:	b	406070 <tigetstr@plt+0x39f0>
  40604c:	cmp	w9, #0x1
  406050:	b.gt	406060 <tigetstr@plt+0x39e0>
  406054:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406058:	add	x0, x0, #0x1ea
  40605c:	bl	4024c0 <_nc_warning@plt>
  406060:	cmp	w20, #0x1
  406064:	b.gt	405b00 <tigetstr@plt+0x3480>
  406068:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  40606c:	add	x0, x0, #0x212
  406070:	bl	4024c0 <_nc_warning@plt>
  406074:	b	405b00 <tigetstr@plt+0x3480>
  406078:	sub	sp, sp, #0xe0
  40607c:	stp	x29, x30, [sp, #128]
  406080:	stp	x28, x27, [sp, #144]
  406084:	stp	x26, x25, [sp, #160]
  406088:	stp	x24, x23, [sp, #176]
  40608c:	stp	x22, x21, [sp, #192]
  406090:	stp	x20, x19, [sp, #208]
  406094:	ldr	x25, [x0, #32]
  406098:	mov	x19, x0
  40609c:	add	x29, sp, #0x80
  4060a0:	ldr	x20, [x25, #1112]
  4060a4:	add	x8, x20, #0x1
  4060a8:	cmp	x8, #0x2
  4060ac:	b.cc	4060fc <tigetstr@plt+0x3a7c>  // b.lo, b.ul, b.last
  4060b0:	ldr	x21, [x25, #1120]
  4060b4:	add	x8, x21, #0x1
  4060b8:	cmp	x8, #0x2
  4060bc:	b.cc	4060f0 <tigetstr@plt+0x3a70>  // b.lo, b.ul, b.last
  4060c0:	ldr	x22, [x25, #1128]
  4060c4:	add	x8, x22, #0x1
  4060c8:	cmp	x8, #0x2
  4060cc:	b.cc	4060f0 <tigetstr@plt+0x3a70>  // b.lo, b.ul, b.last
  4060d0:	ldr	x23, [x25, #1136]
  4060d4:	add	x8, x23, #0x1
  4060d8:	cmp	x8, #0x2
  4060dc:	b.cc	4060f0 <tigetstr@plt+0x3a70>  // b.lo, b.ul, b.last
  4060e0:	ldr	x24, [x25, #1144]
  4060e4:	add	x8, x24, #0x1
  4060e8:	cmp	x8, #0x2
  4060ec:	b.cs	406284 <tigetstr@plt+0x3c04>  // b.hs, b.nlast
  4060f0:	add	x8, x20, #0x1
  4060f4:	cmp	x8, #0x1
  4060f8:	b.hi	40613c <tigetstr@plt+0x3abc>  // b.pmore
  4060fc:	ldr	x8, [x25, #1120]
  406100:	add	x8, x8, #0x1
  406104:	cmp	x8, #0x1
  406108:	b.hi	40613c <tigetstr@plt+0x3abc>  // b.pmore
  40610c:	ldr	x8, [x25, #1128]
  406110:	add	x8, x8, #0x1
  406114:	cmp	x8, #0x1
  406118:	b.hi	40613c <tigetstr@plt+0x3abc>  // b.pmore
  40611c:	ldr	x8, [x25, #1136]
  406120:	add	x8, x8, #0x1
  406124:	cmp	x8, #0x1
  406128:	b.hi	40613c <tigetstr@plt+0x3abc>  // b.pmore
  40612c:	ldr	x8, [x25, #1144]
  406130:	add	x8, x8, #0x1
  406134:	cmp	x8, #0x2
  406138:	b.cc	406234 <tigetstr@plt+0x3bb4>  // b.lo, b.ul, b.last
  40613c:	mov	x0, x20
  406140:	strb	wzr, [sp, #48]
  406144:	bl	407d10 <tigetstr@plt+0x5690>
  406148:	tbnz	x0, #63, 40616c <tigetstr@plt+0x3aec>
  40614c:	add	x0, sp, #0x30
  406150:	add	x20, sp, #0x30
  406154:	bl	402160 <strlen@plt>
  406158:	mov	w9, #0x6b20                	// #27424
  40615c:	add	x8, x20, x0
  406160:	movk	w9, #0x3161, lsl #16
  406164:	str	w9, [x8]
  406168:	strb	wzr, [x8, #4]
  40616c:	ldr	x0, [x25, #1120]
  406170:	bl	407d10 <tigetstr@plt+0x5690>
  406174:	tbnz	x0, #63, 406198 <tigetstr@plt+0x3b18>
  406178:	add	x0, sp, #0x30
  40617c:	add	x20, sp, #0x30
  406180:	bl	402160 <strlen@plt>
  406184:	mov	w9, #0x6b20                	// #27424
  406188:	add	x8, x20, x0
  40618c:	movk	w9, #0x3361, lsl #16
  406190:	str	w9, [x8]
  406194:	strb	wzr, [x8, #4]
  406198:	ldr	x0, [x25, #1128]
  40619c:	bl	407d10 <tigetstr@plt+0x5690>
  4061a0:	tbnz	x0, #63, 4061c4 <tigetstr@plt+0x3b44>
  4061a4:	add	x0, sp, #0x30
  4061a8:	add	x20, sp, #0x30
  4061ac:	bl	402160 <strlen@plt>
  4061b0:	mov	w9, #0x6b20                	// #27424
  4061b4:	add	x8, x20, x0
  4061b8:	movk	w9, #0x3262, lsl #16
  4061bc:	str	w9, [x8]
  4061c0:	strb	wzr, [x8, #4]
  4061c4:	ldr	x0, [x25, #1136]
  4061c8:	bl	407d10 <tigetstr@plt+0x5690>
  4061cc:	tbnz	x0, #63, 4061f0 <tigetstr@plt+0x3b70>
  4061d0:	add	x0, sp, #0x30
  4061d4:	add	x20, sp, #0x30
  4061d8:	bl	402160 <strlen@plt>
  4061dc:	mov	w9, #0x6b20                	// #27424
  4061e0:	add	x8, x20, x0
  4061e4:	movk	w9, #0x3163, lsl #16
  4061e8:	str	w9, [x8]
  4061ec:	strb	wzr, [x8, #4]
  4061f0:	ldr	x0, [x25, #1144]
  4061f4:	bl	407d10 <tigetstr@plt+0x5690>
  4061f8:	tbnz	x0, #63, 40621c <tigetstr@plt+0x3b9c>
  4061fc:	add	x0, sp, #0x30
  406200:	add	x20, sp, #0x30
  406204:	bl	402160 <strlen@plt>
  406208:	mov	w9, #0x6b20                	// #27424
  40620c:	add	x8, x20, x0
  406210:	movk	w9, #0x3363, lsl #16
  406214:	str	w9, [x8]
  406218:	strb	wzr, [x8, #4]
  40621c:	ldrb	w8, [sp, #48]
  406220:	cbz	w8, 406234 <tigetstr@plt+0x3bb4>
  406224:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406228:	add	x0, x0, #0x595
  40622c:	add	x1, sp, #0x30
  406230:	bl	4024c0 <_nc_warning@plt>
  406234:	ldr	x8, [x19, #32]
  406238:	ldr	x9, [x8, #616]
  40623c:	add	x9, x9, #0x1
  406240:	cmp	x9, #0x2
  406244:	b.cc	406264 <tigetstr@plt+0x3be4>  // b.lo, b.ul, b.last
  406248:	ldr	x8, [x8, #472]
  40624c:	add	x8, x8, #0x1
  406250:	cmp	x8, #0x1
  406254:	b.hi	406264 <tigetstr@plt+0x3be4>  // b.pmore
  406258:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  40625c:	add	x0, x0, #0x5b4
  406260:	bl	4024c0 <_nc_warning@plt>
  406264:	ldp	x20, x19, [sp, #208]
  406268:	ldp	x22, x21, [sp, #192]
  40626c:	ldp	x24, x23, [sp, #176]
  406270:	ldp	x26, x25, [sp, #160]
  406274:	ldp	x28, x27, [sp, #144]
  406278:	ldp	x29, x30, [sp, #128]
  40627c:	add	sp, sp, #0xe0
  406280:	ret
  406284:	mov	x0, x20
  406288:	bl	407cb4 <tigetstr@plt+0x5634>
  40628c:	strb	w0, [sp, #40]
  406290:	mov	x0, x21
  406294:	bl	407cb4 <tigetstr@plt+0x5634>
  406298:	strb	w0, [sp, #41]
  40629c:	mov	x0, x22
  4062a0:	bl	407cb4 <tigetstr@plt+0x5634>
  4062a4:	strb	w0, [sp, #42]
  4062a8:	mov	x0, x23
  4062ac:	bl	407cb4 <tigetstr@plt+0x5634>
  4062b0:	strb	w0, [sp, #43]
  4062b4:	mov	x0, x24
  4062b8:	bl	407cb4 <tigetstr@plt+0x5634>
  4062bc:	strb	w0, [sp, #44]
  4062c0:	ldr	w8, [sp, #40]
  4062c4:	strb	wzr, [sp, #45]
  4062c8:	ldrh	w9, [sp, #44]
  4062cc:	mov	w10, #0x7371                	// #29553
  4062d0:	movk	w10, #0x7072, lsl #16
  4062d4:	eor	w8, w8, w10
  4062d8:	mov	w10, #0x6e                  	// #110
  4062dc:	eor	w9, w9, w10
  4062e0:	orr	w8, w8, w9
  4062e4:	cbz	w8, 406264 <tigetstr@plt+0x3be4>
  4062e8:	mov	x0, x20
  4062ec:	bl	407d10 <tigetstr@plt+0x5690>
  4062f0:	str	x0, [sp]
  4062f4:	mov	x0, x21
  4062f8:	bl	407d10 <tigetstr@plt+0x5690>
  4062fc:	str	x0, [sp, #8]
  406300:	mov	x0, x22
  406304:	bl	407d10 <tigetstr@plt+0x5690>
  406308:	str	x0, [sp, #16]
  40630c:	mov	x0, x23
  406310:	bl	407d10 <tigetstr@plt+0x5690>
  406314:	str	x0, [sp, #24]
  406318:	mov	x0, x24
  40631c:	bl	407d10 <tigetstr@plt+0x5690>
  406320:	mov	x8, xzr
  406324:	mov	x9, sp
  406328:	str	x0, [sp, #32]
  40632c:	ldr	x10, [x9, x8]
  406330:	tbnz	x10, #63, 406264 <tigetstr@plt+0x3be4>
  406334:	add	x8, x8, #0x8
  406338:	cmp	x8, #0x28
  40633c:	b.ne	40632c <tigetstr@plt+0x3cac>  // b.any
  406340:	mov	x9, xzr
  406344:	mov	w8, wzr
  406348:	mov	x10, sp
  40634c:	add	x11, x10, x9
  406350:	ldp	x11, x12, [x11]
  406354:	add	x9, x9, #0x8
  406358:	cmp	x12, x11
  40635c:	cinc	w8, w8, gt
  406360:	cmp	x9, #0x20
  406364:	b.ne	40634c <tigetstr@plt+0x3ccc>  // b.any
  406368:	cmp	w8, #0x4
  40636c:	b.eq	406234 <tigetstr@plt+0x3bb4>  // b.none
  406370:	adrp	x22, 40b000 <tigetstr@plt+0x8980>
  406374:	mov	w25, #0x6b20                	// #27424
  406378:	mov	w27, #0x6b20                	// #27424
  40637c:	mov	w28, #0x6b20                	// #27424
  406380:	mov	w24, #0x6b20                	// #27424
  406384:	mov	w20, wzr
  406388:	mov	x26, #0xffffffffffffffff    	// #-1
  40638c:	mov	x21, sp
  406390:	add	x22, x22, #0x55c
  406394:	add	x23, sp, #0x30
  406398:	movk	w25, #0x3361, lsl #16
  40639c:	movk	w27, #0x3262, lsl #16
  4063a0:	movk	w28, #0x3163, lsl #16
  4063a4:	movk	w24, #0x3363, lsl #16
  4063a8:	strb	wzr, [sp, #48]
  4063ac:	b	4063d0 <tigetstr@plt+0x3d50>
  4063b0:	add	x0, sp, #0x30
  4063b4:	bl	402160 <strlen@plt>
  4063b8:	add	x8, x23, x0
  4063bc:	str	w24, [x8]
  4063c0:	strb	wzr, [x8, #4]
  4063c4:	add	w20, w20, #0x1
  4063c8:	cmp	w20, #0x5
  4063cc:	b.eq	406480 <tigetstr@plt+0x3e00>  // b.none
  4063d0:	mov	x9, xzr
  4063d4:	mov	x10, x26
  4063d8:	mov	w8, #0xffffffff            	// #-1
  4063dc:	mov	w26, #0x64                  	// #100
  4063e0:	ldr	x11, [x21, x9, lsl #3]
  4063e4:	cmp	x11, x10
  4063e8:	cset	w12, gt
  4063ec:	cmp	x11, x26
  4063f0:	cset	w13, lt  // lt = tstop
  4063f4:	tst	w12, w13
  4063f8:	csel	w8, w9, w8, ne  // ne = any
  4063fc:	add	x9, x9, #0x1
  406400:	csel	x26, x11, x26, ne  // ne = any
  406404:	cmp	x9, #0x5
  406408:	b.ne	4063e0 <tigetstr@plt+0x3d60>  // b.any
  40640c:	cmp	w8, #0x4
  406410:	b.hi	4063c4 <tigetstr@plt+0x3d44>  // b.pmore
  406414:	mov	w8, w8
  406418:	adr	x9, 4063b0 <tigetstr@plt+0x3d30>
  40641c:	ldrb	w10, [x22, x8]
  406420:	add	x9, x9, x10, lsl #2
  406424:	br	x9
  406428:	add	x0, sp, #0x30
  40642c:	bl	402160 <strlen@plt>
  406430:	mov	w9, #0x6b20                	// #27424
  406434:	add	x8, x23, x0
  406438:	movk	w9, #0x3161, lsl #16
  40643c:	str	w9, [x8]
  406440:	b	4063c0 <tigetstr@plt+0x3d40>
  406444:	add	x0, sp, #0x30
  406448:	bl	402160 <strlen@plt>
  40644c:	add	x8, x23, x0
  406450:	str	w25, [x8]
  406454:	b	4063c0 <tigetstr@plt+0x3d40>
  406458:	add	x0, sp, #0x30
  40645c:	bl	402160 <strlen@plt>
  406460:	add	x8, x23, x0
  406464:	str	w27, [x8]
  406468:	b	4063c0 <tigetstr@plt+0x3d40>
  40646c:	add	x0, sp, #0x30
  406470:	bl	402160 <strlen@plt>
  406474:	add	x8, x23, x0
  406478:	str	w28, [x8]
  40647c:	b	4063c0 <tigetstr@plt+0x3d40>
  406480:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406484:	add	x0, x0, #0x571
  406488:	b	40622c <tigetstr@plt+0x3bac>
  40648c:	stp	x29, x30, [sp, #-32]!
  406490:	str	x19, [sp, #16]
  406494:	mov	x19, x0
  406498:	ldr	x8, [x19, #32]!
  40649c:	mov	x29, sp
  4064a0:	ldr	x9, [x8, #2560]
  4064a4:	add	x9, x9, #0x1
  4064a8:	cmp	x9, #0x2
  4064ac:	b.cc	4064cc <tigetstr@plt+0x3e4c>  // b.lo, b.ul, b.last
  4064b0:	ldr	x8, [x8, #2472]
  4064b4:	add	x8, x8, #0x1
  4064b8:	cmp	x8, #0x1
  4064bc:	b.hi	4064cc <tigetstr@plt+0x3e4c>  // b.pmore
  4064c0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4064c4:	add	x0, x0, #0x5dc
  4064c8:	bl	4024c0 <_nc_warning@plt>
  4064cc:	ldr	x8, [x19]
  4064d0:	ldr	x9, [x8, #2472]
  4064d4:	add	x9, x9, #0x1
  4064d8:	cmp	x9, #0x2
  4064dc:	b.cc	4064fc <tigetstr@plt+0x3e7c>  // b.lo, b.ul, b.last
  4064e0:	ldr	x8, [x8, #2560]
  4064e4:	add	x8, x8, #0x1
  4064e8:	cmp	x8, #0x1
  4064ec:	b.hi	4064fc <tigetstr@plt+0x3e7c>  // b.pmore
  4064f0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4064f4:	add	x0, x0, #0x60e
  4064f8:	bl	4024c0 <_nc_warning@plt>
  4064fc:	ldr	x8, [x19]
  406500:	ldr	x9, [x8, #2568]
  406504:	add	x9, x9, #0x1
  406508:	cmp	x9, #0x2
  40650c:	b.cc	40652c <tigetstr@plt+0x3eac>  // b.lo, b.ul, b.last
  406510:	ldr	x8, [x8, #2488]
  406514:	add	x8, x8, #0x1
  406518:	cmp	x8, #0x1
  40651c:	b.hi	40652c <tigetstr@plt+0x3eac>  // b.pmore
  406520:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406524:	add	x0, x0, #0x640
  406528:	bl	4024c0 <_nc_warning@plt>
  40652c:	ldr	x8, [x19]
  406530:	ldr	x9, [x8, #2488]
  406534:	add	x9, x9, #0x1
  406538:	cmp	x9, #0x2
  40653c:	b.cc	40655c <tigetstr@plt+0x3edc>  // b.lo, b.ul, b.last
  406540:	ldr	x8, [x8, #2568]
  406544:	add	x8, x8, #0x1
  406548:	cmp	x8, #0x1
  40654c:	b.hi	40655c <tigetstr@plt+0x3edc>  // b.pmore
  406550:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406554:	add	x0, x0, #0x66c
  406558:	bl	4024c0 <_nc_warning@plt>
  40655c:	ldr	x8, [x19]
  406560:	ldr	x9, [x8, #2576]
  406564:	add	x9, x9, #0x1
  406568:	cmp	x9, #0x2
  40656c:	b.cc	40658c <tigetstr@plt+0x3f0c>  // b.lo, b.ul, b.last
  406570:	ldr	x8, [x8, #2496]
  406574:	add	x8, x8, #0x1
  406578:	cmp	x8, #0x1
  40657c:	b.hi	40658c <tigetstr@plt+0x3f0c>  // b.pmore
  406580:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406584:	add	x0, x0, #0x698
  406588:	bl	4024c0 <_nc_warning@plt>
  40658c:	ldr	x8, [x19]
  406590:	ldr	x9, [x8, #2496]
  406594:	add	x9, x9, #0x1
  406598:	cmp	x9, #0x2
  40659c:	b.cc	4065bc <tigetstr@plt+0x3f3c>  // b.lo, b.ul, b.last
  4065a0:	ldr	x8, [x8, #2576]
  4065a4:	add	x8, x8, #0x1
  4065a8:	cmp	x8, #0x1
  4065ac:	b.hi	4065bc <tigetstr@plt+0x3f3c>  // b.pmore
  4065b0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4065b4:	add	x0, x0, #0x6c6
  4065b8:	bl	4024c0 <_nc_warning@plt>
  4065bc:	ldr	x8, [x19]
  4065c0:	ldr	x9, [x8, #2584]
  4065c4:	add	x9, x9, #0x1
  4065c8:	cmp	x9, #0x2
  4065cc:	b.cc	4065ec <tigetstr@plt+0x3f6c>  // b.lo, b.ul, b.last
  4065d0:	ldr	x8, [x8, #2504]
  4065d4:	add	x8, x8, #0x1
  4065d8:	cmp	x8, #0x1
  4065dc:	b.hi	4065ec <tigetstr@plt+0x3f6c>  // b.pmore
  4065e0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4065e4:	add	x0, x0, #0x6f4
  4065e8:	bl	4024c0 <_nc_warning@plt>
  4065ec:	ldr	x8, [x19]
  4065f0:	ldr	x9, [x8, #2504]
  4065f4:	add	x9, x9, #0x1
  4065f8:	cmp	x9, #0x2
  4065fc:	b.cc	40661c <tigetstr@plt+0x3f9c>  // b.lo, b.ul, b.last
  406600:	ldr	x8, [x8, #2584]
  406604:	add	x8, x8, #0x1
  406608:	cmp	x8, #0x1
  40660c:	b.hi	40661c <tigetstr@plt+0x3f9c>  // b.pmore
  406610:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406614:	add	x0, x0, #0x71c
  406618:	bl	4024c0 <_nc_warning@plt>
  40661c:	ldr	x8, [x19]
  406620:	ldr	x9, [x8, #2592]
  406624:	add	x9, x9, #0x1
  406628:	cmp	x9, #0x2
  40662c:	b.cc	40664c <tigetstr@plt+0x3fcc>  // b.lo, b.ul, b.last
  406630:	ldr	x8, [x8, #2528]
  406634:	add	x8, x8, #0x1
  406638:	cmp	x8, #0x1
  40663c:	b.hi	40664c <tigetstr@plt+0x3fcc>  // b.pmore
  406640:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406644:	add	x0, x0, #0x744
  406648:	bl	4024c0 <_nc_warning@plt>
  40664c:	ldr	x8, [x19]
  406650:	ldr	x9, [x8, #2528]
  406654:	add	x9, x9, #0x1
  406658:	cmp	x9, #0x2
  40665c:	b.cc	40667c <tigetstr@plt+0x3ffc>  // b.lo, b.ul, b.last
  406660:	ldr	x8, [x8, #2592]
  406664:	add	x8, x8, #0x1
  406668:	cmp	x8, #0x1
  40666c:	b.hi	40667c <tigetstr@plt+0x3ffc>  // b.pmore
  406670:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406674:	add	x0, x0, #0x76e
  406678:	bl	4024c0 <_nc_warning@plt>
  40667c:	ldr	x8, [x19]
  406680:	ldr	x9, [x8, #2600]
  406684:	add	x9, x9, #0x1
  406688:	cmp	x9, #0x2
  40668c:	b.cc	4066ac <tigetstr@plt+0x402c>  // b.lo, b.ul, b.last
  406690:	ldr	x8, [x8, #2536]
  406694:	add	x8, x8, #0x1
  406698:	cmp	x8, #0x1
  40669c:	b.hi	4066ac <tigetstr@plt+0x402c>  // b.pmore
  4066a0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4066a4:	add	x0, x0, #0x798
  4066a8:	bl	4024c0 <_nc_warning@plt>
  4066ac:	ldr	x8, [x19]
  4066b0:	ldr	x9, [x8, #2536]
  4066b4:	add	x9, x9, #0x1
  4066b8:	cmp	x9, #0x2
  4066bc:	b.cc	4066dc <tigetstr@plt+0x405c>  // b.lo, b.ul, b.last
  4066c0:	ldr	x8, [x8, #2600]
  4066c4:	add	x8, x8, #0x1
  4066c8:	cmp	x8, #0x1
  4066cc:	b.hi	4066dc <tigetstr@plt+0x405c>  // b.pmore
  4066d0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4066d4:	add	x0, x0, #0x7c8
  4066d8:	bl	4024c0 <_nc_warning@plt>
  4066dc:	ldr	x8, [x19]
  4066e0:	ldr	x9, [x8, #2608]
  4066e4:	add	x9, x9, #0x1
  4066e8:	cmp	x9, #0x2
  4066ec:	b.cc	40670c <tigetstr@plt+0x408c>  // b.lo, b.ul, b.last
  4066f0:	ldr	x8, [x8, #2544]
  4066f4:	add	x8, x8, #0x1
  4066f8:	cmp	x8, #0x1
  4066fc:	b.hi	40670c <tigetstr@plt+0x408c>  // b.pmore
  406700:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406704:	add	x0, x0, #0x7f8
  406708:	bl	4024c0 <_nc_warning@plt>
  40670c:	ldr	x8, [x19]
  406710:	ldr	x9, [x8, #2544]
  406714:	add	x9, x9, #0x1
  406718:	cmp	x9, #0x2
  40671c:	b.cc	40673c <tigetstr@plt+0x40bc>  // b.lo, b.ul, b.last
  406720:	ldr	x8, [x8, #2608]
  406724:	add	x8, x8, #0x1
  406728:	cmp	x8, #0x1
  40672c:	b.hi	40673c <tigetstr@plt+0x40bc>  // b.pmore
  406730:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406734:	add	x0, x0, #0x82c
  406738:	bl	4024c0 <_nc_warning@plt>
  40673c:	ldr	x8, [x19]
  406740:	ldr	x9, [x8, #2616]
  406744:	add	x9, x9, #0x1
  406748:	cmp	x9, #0x2
  40674c:	b.cc	40676c <tigetstr@plt+0x40ec>  // b.lo, b.ul, b.last
  406750:	ldr	x8, [x8, #2552]
  406754:	add	x8, x8, #0x1
  406758:	cmp	x8, #0x1
  40675c:	b.hi	40676c <tigetstr@plt+0x40ec>  // b.pmore
  406760:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406764:	add	x0, x0, #0x860
  406768:	bl	4024c0 <_nc_warning@plt>
  40676c:	ldr	x8, [x19]
  406770:	ldr	x9, [x8, #2552]
  406774:	add	x9, x9, #0x1
  406778:	cmp	x9, #0x2
  40677c:	b.cc	40679c <tigetstr@plt+0x411c>  // b.lo, b.ul, b.last
  406780:	ldr	x8, [x8, #2616]
  406784:	add	x8, x8, #0x1
  406788:	cmp	x8, #0x1
  40678c:	b.hi	40679c <tigetstr@plt+0x411c>  // b.pmore
  406790:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406794:	add	x0, x0, #0x88a
  406798:	bl	4024c0 <_nc_warning@plt>
  40679c:	ldr	x8, [x19]
  4067a0:	ldr	x9, [x8, #2776]
  4067a4:	add	x9, x9, #0x1
  4067a8:	cmp	x9, #0x2
  4067ac:	b.cc	4067cc <tigetstr@plt+0x414c>  // b.lo, b.ul, b.last
  4067b0:	ldr	x8, [x8, #2792]
  4067b4:	add	x8, x8, #0x1
  4067b8:	cmp	x8, #0x1
  4067bc:	b.hi	4067cc <tigetstr@plt+0x414c>  // b.pmore
  4067c0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4067c4:	add	x0, x0, #0x8b4
  4067c8:	bl	4024c0 <_nc_warning@plt>
  4067cc:	ldr	x8, [x19]
  4067d0:	ldr	x9, [x8, #2728]
  4067d4:	add	x9, x9, #0x1
  4067d8:	cmp	x9, #0x2
  4067dc:	b.cc	4067fc <tigetstr@plt+0x417c>  // b.lo, b.ul, b.last
  4067e0:	ldr	x8, [x8, #2720]
  4067e4:	add	x8, x8, #0x1
  4067e8:	cmp	x8, #0x1
  4067ec:	b.hi	4067fc <tigetstr@plt+0x417c>  // b.pmore
  4067f0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4067f4:	add	x0, x0, #0x8e0
  4067f8:	bl	4024c0 <_nc_warning@plt>
  4067fc:	ldr	x8, [x19]
  406800:	ldr	x9, [x8, #2736]
  406804:	add	x9, x9, #0x1
  406808:	cmp	x9, #0x2
  40680c:	b.cc	40682c <tigetstr@plt+0x41ac>  // b.lo, b.ul, b.last
  406810:	ldr	x8, [x8, #2168]
  406814:	add	x8, x8, #0x1
  406818:	cmp	x8, #0x1
  40681c:	b.hi	40682c <tigetstr@plt+0x41ac>  // b.pmore
  406820:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406824:	add	x0, x0, #0x910
  406828:	bl	4024c0 <_nc_warning@plt>
  40682c:	ldr	x8, [x19]
  406830:	ldr	x9, [x8, #2744]
  406834:	add	x9, x9, #0x1
  406838:	cmp	x9, #0x2
  40683c:	b.cc	40685c <tigetstr@plt+0x41dc>  // b.lo, b.ul, b.last
  406840:	ldr	x8, [x8, #2176]
  406844:	add	x8, x8, #0x1
  406848:	cmp	x8, #0x1
  40684c:	b.hi	40685c <tigetstr@plt+0x41dc>  // b.pmore
  406850:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406854:	add	x0, x0, #0x93c
  406858:	bl	4024c0 <_nc_warning@plt>
  40685c:	ldr	x8, [x19]
  406860:	ldr	x9, [x8, #2760]
  406864:	add	x9, x9, #0x1
  406868:	cmp	x9, #0x2
  40686c:	b.cc	40688c <tigetstr@plt+0x420c>  // b.lo, b.ul, b.last
  406870:	ldr	x8, [x8, #2752]
  406874:	add	x8, x8, #0x1
  406878:	cmp	x8, #0x1
  40687c:	b.hi	40688c <tigetstr@plt+0x420c>  // b.pmore
  406880:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406884:	add	x0, x0, #0x96a
  406888:	bl	4024c0 <_nc_warning@plt>
  40688c:	ldr	x8, [x19]
  406890:	ldr	x9, [x8, #2680]
  406894:	add	x9, x9, #0x1
  406898:	cmp	x9, #0x2
  40689c:	b.cc	4068bc <tigetstr@plt+0x423c>  // b.lo, b.ul, b.last
  4068a0:	ldr	x8, [x8, #2632]
  4068a4:	add	x8, x8, #0x1
  4068a8:	cmp	x8, #0x1
  4068ac:	b.hi	4068bc <tigetstr@plt+0x423c>  // b.pmore
  4068b0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4068b4:	add	x0, x0, #0x994
  4068b8:	bl	4024c0 <_nc_warning@plt>
  4068bc:	ldr	x8, [x19]
  4068c0:	ldr	x9, [x8, #2688]
  4068c4:	add	x9, x9, #0x1
  4068c8:	cmp	x9, #0x2
  4068cc:	b.cc	4068ec <tigetstr@plt+0x426c>  // b.lo, b.ul, b.last
  4068d0:	ldr	x8, [x8, #2640]
  4068d4:	add	x8, x8, #0x1
  4068d8:	cmp	x8, #0x1
  4068dc:	b.hi	4068ec <tigetstr@plt+0x426c>  // b.pmore
  4068e0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4068e4:	add	x0, x0, #0x9b6
  4068e8:	bl	4024c0 <_nc_warning@plt>
  4068ec:	ldr	x8, [x19]
  4068f0:	ldr	x9, [x8, #2696]
  4068f4:	add	x9, x9, #0x1
  4068f8:	cmp	x9, #0x2
  4068fc:	b.cc	40691c <tigetstr@plt+0x429c>  // b.lo, b.ul, b.last
  406900:	ldr	x8, [x8, #2648]
  406904:	add	x8, x8, #0x1
  406908:	cmp	x8, #0x1
  40690c:	b.hi	40691c <tigetstr@plt+0x429c>  // b.pmore
  406910:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406914:	add	x0, x0, #0x9d8
  406918:	bl	4024c0 <_nc_warning@plt>
  40691c:	ldr	x8, [x19]
  406920:	ldr	x9, [x8, #2704]
  406924:	add	x9, x9, #0x1
  406928:	cmp	x9, #0x2
  40692c:	b.cc	40694c <tigetstr@plt+0x42cc>  // b.lo, b.ul, b.last
  406930:	ldr	x8, [x8, #2664]
  406934:	add	x8, x8, #0x1
  406938:	cmp	x8, #0x1
  40693c:	b.hi	40694c <tigetstr@plt+0x42cc>  // b.pmore
  406940:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406944:	add	x0, x0, #0x9fc
  406948:	bl	4024c0 <_nc_warning@plt>
  40694c:	ldr	x19, [sp, #16]
  406950:	ldp	x29, x30, [sp], #32
  406954:	ret
  406958:	sub	sp, sp, #0x70
  40695c:	stp	x29, x30, [sp, #16]
  406960:	stp	x28, x27, [sp, #32]
  406964:	stp	x26, x25, [sp, #48]
  406968:	stp	x24, x23, [sp, #64]
  40696c:	stp	x22, x21, [sp, #80]
  406970:	stp	x20, x19, [sp, #96]
  406974:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  406978:	ldr	x8, [x8, #3912]
  40697c:	add	x29, sp, #0x10
  406980:	ldrb	w8, [x8]
  406984:	cbz	w8, 406ad8 <tigetstr@plt+0x4458>
  406988:	mov	x19, x0
  40698c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406990:	add	x0, x0, #0xaee
  406994:	bl	4022e0 <tigetflag@plt>
  406998:	mov	w21, w0
  40699c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4069a0:	add	x0, x0, #0xa4b
  4069a4:	bl	4022e0 <tigetflag@plt>
  4069a8:	ldr	x8, [x19, #16]
  4069ac:	mov	w23, w0
  4069b0:	ldrb	w25, [x8, #28]
  4069b4:	ldr	x8, [x19]
  4069b8:	mov	x0, x8
  4069bc:	bl	402150 <_nc_first_name@plt>
  4069c0:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  4069c4:	add	x1, x1, #0xa1a
  4069c8:	mov	w2, #0x6                   	// #6
  4069cc:	mov	x20, x0
  4069d0:	bl	4022a0 <strncmp@plt>
  4069d4:	mov	w22, w0
  4069d8:	cbz	w0, 4069e4 <tigetstr@plt+0x4364>
  4069dc:	mov	w27, wzr
  4069e0:	b	4069f8 <tigetstr@plt+0x4378>
  4069e4:	mov	w1, #0x2e                  	// #46
  4069e8:	mov	x0, x20
  4069ec:	bl	4024d0 <strchr@plt>
  4069f0:	cmp	x0, #0x0
  4069f4:	cset	w27, eq  // eq = none
  4069f8:	ldr	x28, [x19, #32]
  4069fc:	stur	w25, [x29, #-4]
  406a00:	ldr	x24, [x28, #2840]
  406a04:	add	x8, x24, #0x1
  406a08:	cmp	x8, #0x2
  406a0c:	b.cs	406a18 <tigetstr@plt+0x4398>  // b.hs, b.nlast
  406a10:	mov	w9, wzr
  406a14:	b	406a30 <tigetstr@plt+0x43b0>
  406a18:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406a1c:	add	x0, x0, #0xa21
  406a20:	mov	x1, x24
  406a24:	bl	402450 <strcmp@plt>
  406a28:	cmp	w0, #0x0
  406a2c:	cset	w9, eq  // eq = none
  406a30:	ldr	x0, [x28, #2384]
  406a34:	and	w25, w23, #0xfe
  406a38:	and	w26, w21, #0xfe
  406a3c:	add	x8, x0, #0x1
  406a40:	cmp	x8, #0x2
  406a44:	b.cs	406a64 <tigetstr@plt+0x43e4>  // b.hs, b.nlast
  406a48:	ldr	x0, [x28, #2376]
  406a4c:	add	x8, x0, #0x1
  406a50:	cmp	x8, #0x2
  406a54:	b.cs	406a64 <tigetstr@plt+0x43e4>  // b.hs, b.nlast
  406a58:	mov	w28, w9
  406a5c:	mov	w0, wzr
  406a60:	b	406a6c <tigetstr@plt+0x43ec>
  406a64:	mov	w28, w9
  406a68:	bl	407d5c <tigetstr@plt+0x56dc>
  406a6c:	cmp	w26, #0x0
  406a70:	cset	w8, eq  // eq = none
  406a74:	cmp	w25, #0x0
  406a78:	cset	w10, eq  // eq = none
  406a7c:	cmp	w23, #0x0
  406a80:	cset	w11, ne  // ne = any
  406a84:	cmp	w21, #0x0
  406a88:	cset	w9, ne  // ne = any
  406a8c:	and	w9, w9, w8
  406a90:	cmp	w9, #0x1
  406a94:	and	w8, w11, w10
  406a98:	b.ne	406aac <tigetstr@plt+0x442c>  // b.any
  406a9c:	cbz	w8, 406aac <tigetstr@plt+0x442c>
  406aa0:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406aa4:	add	x0, x0, #0xa25
  406aa8:	b	406ad4 <tigetstr@plt+0x4454>
  406aac:	cmp	w21, #0x0
  406ab0:	cset	w10, ne  // ne = any
  406ab4:	cmp	w26, #0x0
  406ab8:	cset	w11, eq  // eq = none
  406abc:	and	w10, w10, w11
  406ac0:	and	w10, w10, w27
  406ac4:	cmp	w10, #0x1
  406ac8:	b.ne	406af8 <tigetstr@plt+0x4478>  // b.any
  406acc:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406ad0:	add	x0, x0, #0xa4e
  406ad4:	bl	4024c0 <_nc_warning@plt>
  406ad8:	ldp	x20, x19, [sp, #96]
  406adc:	ldp	x22, x21, [sp, #80]
  406ae0:	ldp	x24, x23, [sp, #64]
  406ae4:	ldp	x26, x25, [sp, #48]
  406ae8:	ldp	x28, x27, [sp, #32]
  406aec:	ldp	x29, x30, [sp, #16]
  406af0:	add	sp, sp, #0x70
  406af4:	ret
  406af8:	cbz	w9, 406b2c <tigetstr@plt+0x44ac>
  406afc:	ldur	w20, [x29, #-4]
  406b00:	cmp	w22, #0x0
  406b04:	cset	w8, ne  // ne = any
  406b08:	orr	w8, w28, w8
  406b0c:	tbnz	w8, #0, 406b68 <tigetstr@plt+0x44e8>
  406b10:	add	x8, x24, #0x1
  406b14:	mov	w21, w0
  406b18:	cmp	x8, #0x1
  406b1c:	b.hi	406b58 <tigetstr@plt+0x44d8>  // b.pmore
  406b20:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406b24:	add	x0, x0, #0xaaf
  406b28:	b	406b60 <tigetstr@plt+0x44e0>
  406b2c:	eor	w9, w28, #0x1
  406b30:	orr	w8, w8, w9
  406b34:	orr	w8, w27, w8
  406b38:	tbnz	w8, #0, 406ad8 <tigetstr@plt+0x4458>
  406b3c:	mov	w1, #0x2b                  	// #43
  406b40:	mov	x0, x20
  406b44:	bl	4024d0 <strchr@plt>
  406b48:	cbnz	x0, 406ad8 <tigetstr@plt+0x4458>
  406b4c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406b50:	add	x0, x0, #0xb5a
  406b54:	b	406ad4 <tigetstr@plt+0x4454>
  406b58:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406b5c:	add	x0, x0, #0xa7f
  406b60:	bl	4024c0 <_nc_warning@plt>
  406b64:	mov	w0, w21
  406b68:	cmp	w20, #0x1
  406b6c:	b.eq	406b94 <tigetstr@plt+0x4514>  // b.none
  406b70:	ldr	x8, [x19, #24]
  406b74:	ldr	w8, [x8, #52]
  406b78:	cmp	w8, #0x1
  406b7c:	b.lt	406b94 <tigetstr@plt+0x4514>  // b.tstop
  406b80:	mov	w21, w0
  406b84:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406b88:	add	x0, x0, #0xad1
  406b8c:	bl	4024c0 <_nc_warning@plt>
  406b90:	mov	w0, w21
  406b94:	cmp	w20, #0x1
  406b98:	b.ne	406bc0 <tigetstr@plt+0x4540>  // b.any
  406b9c:	eor	w8, w0, #0x1
  406ba0:	tbz	w8, #0, 406bc0 <tigetstr@plt+0x4540>
  406ba4:	ldr	x8, [x19, #24]
  406ba8:	ldr	w8, [x8, #52]
  406bac:	cmp	w8, #0x1
  406bb0:	b.lt	406bc0 <tigetstr@plt+0x4540>  // b.tstop
  406bb4:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406bb8:	add	x0, x0, #0xaf1
  406bbc:	bl	4024c0 <_nc_warning@plt>
  406bc0:	ldr	x8, [x19, #32]
  406bc4:	ldr	x8, [x8, #1080]
  406bc8:	add	x8, x8, #0x1
  406bcc:	cmp	x8, #0x2
  406bd0:	b.cc	406ad8 <tigetstr@plt+0x4458>  // b.lo, b.ul, b.last
  406bd4:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406bd8:	add	x0, x0, #0xb32
  406bdc:	b	406ad4 <tigetstr@plt+0x4454>
  406be0:	sub	sp, sp, #0x50
  406be4:	stp	x29, x30, [sp, #16]
  406be8:	stp	x24, x23, [sp, #32]
  406bec:	stp	x22, x21, [sp, #48]
  406bf0:	stp	x20, x19, [sp, #64]
  406bf4:	adrp	x24, 410000 <tigetstr@plt+0xd980>
  406bf8:	ldr	x24, [x24, #3992]
  406bfc:	cmp	w2, #0x1
  406c00:	mov	w19, w2
  406c04:	mov	x23, x1
  406c08:	str	wzr, [x24]
  406c0c:	cset	w1, eq  // eq = none
  406c10:	cmp	w2, #0x2
  406c14:	ldr	x8, [x0, #32]
  406c18:	cset	w2, eq  // eq = none
  406c1c:	cmp	w19, #0x3
  406c20:	mov	x22, x3
  406c24:	cset	w3, eq  // eq = none
  406c28:	cmp	w19, #0x4
  406c2c:	mov	x20, x4
  406c30:	cset	w4, eq  // eq = none
  406c34:	cmp	w19, #0x5
  406c38:	cset	w5, eq  // eq = none
  406c3c:	cmp	w19, #0x6
  406c40:	ldr	x0, [x8, #1048]
  406c44:	cset	w6, eq  // eq = none
  406c48:	cmp	w19, #0x7
  406c4c:	cset	w7, eq  // eq = none
  406c50:	cmp	w19, #0x8
  406c54:	cset	w8, eq  // eq = none
  406c58:	cmp	w19, #0x9
  406c5c:	cset	w9, eq  // eq = none
  406c60:	add	x29, sp, #0x10
  406c64:	stp	x8, x9, [sp]
  406c68:	bl	402290 <tparm@plt>
  406c6c:	mov	x21, x0
  406c70:	cbz	x0, 406c9c <tigetstr@plt+0x461c>
  406c74:	add	x8, x22, #0x1
  406c78:	cmp	x8, #0x2
  406c7c:	b.cs	406cc0 <tigetstr@plt+0x4640>  // b.hs, b.nlast
  406c80:	mov	x0, x21
  406c84:	mov	x1, x23
  406c88:	bl	402530 <_nc_capcmp@plt>
  406c8c:	cbz	w0, 406d14 <tigetstr@plt+0x4694>
  406c90:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406c94:	add	x0, x0, #0xbb4
  406c98:	b	406cb0 <tigetstr@plt+0x4630>
  406c9c:	add	x8, x22, #0x1
  406ca0:	cmp	x8, #0x2
  406ca4:	b.cc	406d14 <tigetstr@plt+0x4694>  // b.lo, b.ul, b.last
  406ca8:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406cac:	add	x0, x0, #0xbd0
  406cb0:	mov	w1, w19
  406cb4:	mov	x2, x20
  406cb8:	bl	4024c0 <_nc_warning@plt>
  406cbc:	b	406d14 <tigetstr@plt+0x4694>
  406cc0:	mov	w0, w19
  406cc4:	mov	x1, x21
  406cc8:	mov	x2, x22
  406ccc:	bl	407da8 <tigetstr@plt+0x5728>
  406cd0:	tbnz	w0, #0, 406d14 <tigetstr@plt+0x4694>
  406cd4:	mov	w0, #0x1                   	// #1
  406cd8:	mov	x1, x22
  406cdc:	bl	402660 <_nc_visbuf2@plt>
  406ce0:	mov	x22, x0
  406ce4:	mov	w0, #0x2                   	// #2
  406ce8:	mov	x1, x21
  406cec:	bl	402660 <_nc_visbuf2@plt>
  406cf0:	mov	x6, x0
  406cf4:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406cf8:	add	x0, x0, #0xb89
  406cfc:	mov	x1, x20
  406d00:	mov	w2, w19
  406d04:	mov	x3, x20
  406d08:	mov	x4, x22
  406d0c:	mov	w5, w19
  406d10:	bl	4024c0 <_nc_warning@plt>
  406d14:	ldr	w8, [x24]
  406d18:	cbz	w8, 406d2c <tigetstr@plt+0x46ac>
  406d1c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406d20:	add	x0, x0, #0xbf0
  406d24:	mov	w1, w19
  406d28:	bl	4024c0 <_nc_warning@plt>
  406d2c:	mov	x0, x21
  406d30:	ldp	x20, x19, [sp, #64]
  406d34:	ldp	x22, x21, [sp, #48]
  406d38:	ldp	x24, x23, [sp, #32]
  406d3c:	ldp	x29, x30, [sp, #16]
  406d40:	add	sp, sp, #0x50
  406d44:	ret
  406d48:	stp	x29, x30, [sp, #-48]!
  406d4c:	str	x21, [sp, #16]
  406d50:	stp	x20, x19, [sp, #32]
  406d54:	mov	x29, sp
  406d58:	cbz	x2, 406dac <tigetstr@plt+0x472c>
  406d5c:	add	x8, x1, #0x1
  406d60:	mov	x21, x1
  406d64:	cmp	x8, #0x2
  406d68:	b.cc	406dac <tigetstr@plt+0x472c>  // b.lo, b.ul, b.last
  406d6c:	mov	x19, x0
  406d70:	mov	w0, #0xffffffff            	// #-1
  406d74:	mov	x1, x2
  406d78:	mov	x2, x21
  406d7c:	mov	x20, x3
  406d80:	bl	407da8 <tigetstr@plt+0x5728>
  406d84:	tbnz	w0, #0, 406d9c <tigetstr@plt+0x471c>
  406d88:	mov	w0, #0xffffffff            	// #-1
  406d8c:	mov	x1, x20
  406d90:	mov	x2, x21
  406d94:	bl	407da8 <tigetstr@plt+0x5728>
  406d98:	tbz	w0, #0, 406dac <tigetstr@plt+0x472c>
  406d9c:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406da0:	add	x0, x0, #0xc55
  406da4:	mov	x1, x19
  406da8:	bl	4024c0 <_nc_warning@plt>
  406dac:	ldp	x20, x19, [sp, #32]
  406db0:	ldr	x21, [sp, #16]
  406db4:	ldp	x29, x30, [sp], #48
  406db8:	ret
  406dbc:	stp	x29, x30, [sp, #-80]!
  406dc0:	add	x8, x3, #0x1
  406dc4:	cmp	x8, #0x2
  406dc8:	str	x25, [sp, #16]
  406dcc:	stp	x24, x23, [sp, #32]
  406dd0:	stp	x22, x21, [sp, #48]
  406dd4:	stp	x20, x19, [sp, #64]
  406dd8:	mov	x29, sp
  406ddc:	b.cc	406ea8 <tigetstr@plt+0x4828>  // b.lo, b.ul, b.last
  406de0:	sub	w8, w1, #0x1
  406de4:	mov	w9, #0x1                   	// #1
  406de8:	mov	x19, x2
  406dec:	mov	w20, w1
  406df0:	mov	x21, x0
  406df4:	lsl	w8, w9, w8
  406df8:	cmp	w1, #0x0
  406dfc:	mov	x0, x3
  406e00:	mov	w1, wzr
  406e04:	mov	w2, wzr
  406e08:	mov	x23, x3
  406e0c:	csel	w24, wzr, w8, eq  // eq = none
  406e10:	bl	402210 <tgoto@plt>
  406e14:	mov	x22, x0
  406e18:	bl	408024 <tigetstr@plt+0x59a4>
  406e1c:	tbz	w0, #0, 406ea8 <tigetstr@plt+0x4828>
  406e20:	ldr	x8, [x21, #32]
  406e24:	ldr	x9, [x8, #2872]
  406e28:	cmp	x9, x23
  406e2c:	b.eq	406ec0 <tigetstr@plt+0x4840>  // b.none
  406e30:	ldr	x9, [x8, #2880]
  406e34:	cmp	x9, x23
  406e38:	b.eq	406ec0 <tigetstr@plt+0x4840>  // b.none
  406e3c:	ldr	x9, [x8, #2416]
  406e40:	cmp	x9, x23
  406e44:	b.eq	406ec0 <tigetstr@plt+0x4840>  // b.none
  406e48:	ldr	x8, [x8, #2424]
  406e4c:	cmp	x8, x23
  406e50:	cset	w23, eq  // eq = none
  406e54:	ldrb	w25, [x22]
  406e58:	cbnz	w25, 406ecc <tigetstr@plt+0x484c>
  406e5c:	mov	w14, wzr
  406e60:	mov	w11, wzr
  406e64:	cmp	w14, w20
  406e68:	b.ne	406ea8 <tigetstr@plt+0x4828>  // b.any
  406e6c:	cbz	w11, 406ea8 <tigetstr@plt+0x4828>
  406e70:	cbz	w20, 406e88 <tigetstr@plt+0x4808>
  406e74:	ldr	x8, [x21, #24]
  406e78:	ldr	w8, [x8, #60]
  406e7c:	tbnz	w8, #31, 406e88 <tigetstr@plt+0x4808>
  406e80:	and	w8, w8, w24
  406e84:	cbnz	w8, 406ea8 <tigetstr@plt+0x4828>
  406e88:	adrp	x8, 40b000 <tigetstr@plt+0x8980>
  406e8c:	add	x8, x8, #0xf42
  406e90:	mov	w9, #0xb                   	// #11
  406e94:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  406e98:	smaddl	x1, w20, w9, x8
  406e9c:	add	x0, x0, #0xc74
  406ea0:	mov	x2, x19
  406ea4:	bl	4024c0 <_nc_warning@plt>
  406ea8:	ldp	x20, x19, [sp, #64]
  406eac:	ldp	x22, x21, [sp, #48]
  406eb0:	ldp	x24, x23, [sp, #32]
  406eb4:	ldr	x25, [sp, #16]
  406eb8:	ldp	x29, x30, [sp], #80
  406ebc:	ret
  406ec0:	mov	w23, #0x1                   	// #1
  406ec4:	ldrb	w25, [x22]
  406ec8:	cbz	w25, 406e5c <tigetstr@plt+0x47dc>
  406ecc:	bl	402460 <__ctype_b_loc@plt>
  406ed0:	ldr	x8, [x0]
  406ed4:	mov	w12, wzr
  406ed8:	mov	w11, wzr
  406edc:	mov	w13, wzr
  406ee0:	add	x9, x22, #0x1
  406ee4:	mov	w10, #0xa                   	// #10
  406ee8:	b	406f10 <tigetstr@plt+0x4890>
  406eec:	mul	w13, w13, w10
  406ef0:	add	w13, w13, w25, uxtb
  406ef4:	sub	w14, w13, #0x30
  406ef8:	add	w11, w11, #0x1
  406efc:	mov	w15, w12
  406f00:	ldrb	w25, [x9], #1
  406f04:	mov	w12, w15
  406f08:	mov	w13, w14
  406f0c:	cbz	w25, 406e64 <tigetstr@plt+0x47e4>
  406f10:	and	x14, x25, #0xff
  406f14:	ldrh	w14, [x8, x14, lsl #1]
  406f18:	tbnz	w14, #11, 406eec <tigetstr@plt+0x486c>
  406f1c:	cbz	w11, 406f58 <tigetstr@plt+0x48d8>
  406f20:	cbz	w23, 406f38 <tigetstr@plt+0x48b8>
  406f24:	cmp	w13, #0x30
  406f28:	b.eq	406f34 <tigetstr@plt+0x48b4>  // b.none
  406f2c:	cmp	w13, #0x26
  406f30:	b.ne	406f38 <tigetstr@plt+0x48b8>  // b.any
  406f34:	mov	w12, #0x3                   	// #3
  406f38:	mov	w14, wzr
  406f3c:	cmp	w13, w20
  406f40:	sub	w15, w12, #0x1
  406f44:	b.ne	406f60 <tigetstr@plt+0x48e0>  // b.any
  406f48:	cmp	w12, #0x1
  406f4c:	mov	w11, w14
  406f50:	b.ge	406f00 <tigetstr@plt+0x4880>  // b.tcont
  406f54:	b	406f68 <tigetstr@plt+0x48e8>
  406f58:	mov	w14, wzr
  406f5c:	b	406efc <tigetstr@plt+0x487c>
  406f60:	mov	w11, w14
  406f64:	b	406f00 <tigetstr@plt+0x4880>
  406f68:	mov	w11, #0x1                   	// #1
  406f6c:	mov	w14, w13
  406f70:	cmp	w14, w20
  406f74:	b.eq	406e6c <tigetstr@plt+0x47ec>  // b.none
  406f78:	b	406ea8 <tigetstr@plt+0x4828>
  406f7c:	stp	x29, x30, [sp, #-32]!
  406f80:	stp	x20, x19, [sp, #16]
  406f84:	ldrh	w20, [x0, #60]
  406f88:	mov	w8, #0x18                  	// #24
  406f8c:	orr	x9, xzr, #0x18
  406f90:	mov	x19, x0
  406f94:	madd	x0, x20, x8, x9
  406f98:	mov	x29, sp
  406f9c:	bl	402280 <malloc@plt>
  406fa0:	cbz	x0, 4070ac <tigetstr@plt+0x4a2c>
  406fa4:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  406fa8:	ldr	x9, [x9, #3952]
  406fac:	ldr	w14, [x9, #4]
  406fb0:	cbz	w14, 407018 <tigetstr@plt+0x4998>
  406fb4:	adrp	x13, 410000 <tigetstr@plt+0xd980>
  406fb8:	ldr	x10, [x19, #32]
  406fbc:	ldr	x13, [x13, #4000]
  406fc0:	mov	x15, xzr
  406fc4:	mov	w8, wzr
  406fc8:	mov	w11, #0x1                   	// #1
  406fcc:	mov	w12, #0x18                  	// #24
  406fd0:	b	406fe8 <tigetstr@plt+0x4968>
  406fd4:	add	x14, x9, w11, uxtw #3
  406fd8:	ldr	w14, [x14, #4]
  406fdc:	mov	w15, w11
  406fe0:	add	w11, w11, #0x1
  406fe4:	cbz	w14, 40701c <tigetstr@plt+0x499c>
  406fe8:	lsl	x15, x15, #3
  406fec:	ldr	w15, [x9, x15]
  406ff0:	ldr	x16, [x10, x15, lsl #3]
  406ff4:	add	x17, x16, #0x1
  406ff8:	cmp	x17, #0x2
  406ffc:	b.cc	406fd4 <tigetstr@plt+0x4954>  // b.lo, b.ul, b.last
  407000:	ldr	x15, [x13, x15, lsl #3]
  407004:	smaddl	x17, w8, w12, x0
  407008:	add	w8, w8, #0x1
  40700c:	str	w14, [x17]
  407010:	stp	x15, x16, [x17, #8]
  407014:	b	406fd4 <tigetstr@plt+0x4954>
  407018:	mov	w8, wzr
  40701c:	cmp	w20, #0x19f
  407020:	b.cc	407094 <tigetstr@plt+0x4a14>  // b.lo, b.ul, b.last
  407024:	neg	w9, w20
  407028:	mov	w10, #0x19e                 	// #414
  40702c:	mov	w11, #0x18                  	// #24
  407030:	mov	w12, #0xffffffff            	// #-1
  407034:	b	407044 <tigetstr@plt+0x49c4>
  407038:	add	x10, x10, #0x1
  40703c:	cmp	x20, x10
  407040:	b.eq	407094 <tigetstr@plt+0x4a14>  // b.none
  407044:	ldrh	w13, [x19, #66]
  407048:	ldrh	w14, [x19, #64]
  40704c:	ldrh	w15, [x19, #62]
  407050:	ldr	x16, [x19, #48]
  407054:	add	w13, w13, w14
  407058:	add	w13, w13, w15
  40705c:	add	w14, w9, w10
  407060:	add	w13, w14, w13
  407064:	ldr	x13, [x16, w13, sxtw #3]
  407068:	ldrb	w14, [x13]
  40706c:	cmp	w14, #0x6b
  407070:	b.ne	407038 <tigetstr@plt+0x49b8>  // b.any
  407074:	smaddl	x14, w8, w11, x0
  407078:	str	w12, [x14]
  40707c:	str	x13, [x14, #8]
  407080:	ldr	x13, [x19, #32]
  407084:	add	w8, w8, #0x1
  407088:	ldr	x13, [x13, x10, lsl #3]
  40708c:	str	x13, [x14, #16]
  407090:	b	407038 <tigetstr@plt+0x49b8>
  407094:	ldp	x20, x19, [sp, #16]
  407098:	mov	w9, #0x18                  	// #24
  40709c:	smull	x8, w8, w9
  4070a0:	str	wzr, [x0, x8]
  4070a4:	ldp	x29, x30, [sp], #32
  4070a8:	ret
  4070ac:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4070b0:	add	x0, x0, #0x987
  4070b4:	bl	4040a8 <tigetstr@plt+0x1a28>
  4070b8:	stp	x29, x30, [sp, #-48]!
  4070bc:	str	x21, [sp, #16]
  4070c0:	stp	x20, x19, [sp, #32]
  4070c4:	adrp	x21, 410000 <tigetstr@plt+0xd980>
  4070c8:	mov	x19, x0
  4070cc:	ldr	w0, [x0]
  4070d0:	ldr	x21, [x21, #3856]
  4070d4:	mov	x29, sp
  4070d8:	cmp	w0, #0x1
  4070dc:	ldr	x20, [x21]
  4070e0:	b.lt	407110 <tigetstr@plt+0x4a90>  // b.tstop
  4070e4:	bl	402380 <keyname@plt>
  4070e8:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  4070ec:	mov	x2, x0
  4070f0:	add	x1, x1, #0xda2
  4070f4:	mov	x0, x20
  4070f8:	bl	402640 <fprintf@plt>
  4070fc:	ldr	x0, [x21]
  407100:	ldr	x2, [x19, #8]
  407104:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  407108:	add	x1, x1, #0x995
  40710c:	b	407120 <tigetstr@plt+0x4aa0>
  407110:	ldr	x2, [x19, #8]
  407114:	adrp	x1, 40c000 <tigetstr@plt+0x9980>
  407118:	add	x1, x1, #0x9a8
  40711c:	mov	x0, x20
  407120:	bl	402640 <fprintf@plt>
  407124:	ldp	x20, x19, [sp, #32]
  407128:	ldr	x21, [sp, #16]
  40712c:	ldp	x29, x30, [sp], #48
  407130:	ret
  407134:	stp	x29, x30, [sp, #-16]!
  407138:	ldrb	w8, [x0]
  40713c:	mov	x29, sp
  407140:	cmp	w8, #0x6b
  407144:	b.ne	407154 <tigetstr@plt+0x4ad4>  // b.any
  407148:	mov	x0, xzr
  40714c:	ldp	x29, x30, [sp], #16
  407150:	ret
  407154:	bl	402470 <_nc_find_user_entry@plt>
  407158:	ldp	x29, x30, [sp], #16
  40715c:	ret
  407160:	stp	x29, x30, [sp, #-48]!
  407164:	stp	x22, x21, [sp, #16]
  407168:	adrp	x22, 40b000 <tigetstr@plt+0x8980>
  40716c:	stp	x20, x19, [sp, #32]
  407170:	mov	x19, x0
  407174:	mov	x21, xzr
  407178:	add	x22, x22, #0xfbc
  40717c:	mov	x29, sp
  407180:	add	x20, x22, x21
  407184:	mov	x0, x19
  407188:	mov	x1, x20
  40718c:	bl	402450 <strcmp@plt>
  407190:	cbz	w0, 4071a8 <tigetstr@plt+0x4b28>
  407194:	add	x21, x21, #0x10
  407198:	cmp	x21, #0x400
  40719c:	b.ne	407180 <tigetstr@plt+0x4b00>  // b.any
  4071a0:	mov	w0, wzr
  4071a4:	b	4071ac <tigetstr@plt+0x4b2c>
  4071a8:	ldr	w0, [x20, #12]
  4071ac:	ldp	x20, x19, [sp, #32]
  4071b0:	ldp	x22, x21, [sp, #16]
  4071b4:	ldp	x29, x30, [sp], #48
  4071b8:	ret
  4071bc:	stp	x29, x30, [sp, #-48]!
  4071c0:	str	x21, [sp, #16]
  4071c4:	adrp	x21, 410000 <tigetstr@plt+0xd980>
  4071c8:	stp	x20, x19, [sp, #32]
  4071cc:	mov	x19, x0
  4071d0:	mov	x20, xzr
  4071d4:	add	x21, x21, #0xc20
  4071d8:	mov	x29, sp
  4071dc:	ldr	x1, [x21, x20]
  4071e0:	mov	x0, x19
  4071e4:	bl	402450 <strcmp@plt>
  4071e8:	cbz	w0, 407200 <tigetstr@plt+0x4b80>
  4071ec:	add	x20, x20, #0x8
  4071f0:	cmp	x20, #0xd8
  4071f4:	b.ne	4071dc <tigetstr@plt+0x4b5c>  // b.any
  4071f8:	mov	w0, wzr
  4071fc:	b	407204 <tigetstr@plt+0x4b84>
  407200:	mov	w0, #0x1                   	// #1
  407204:	ldp	x20, x19, [sp, #32]
  407208:	ldr	x21, [sp, #16]
  40720c:	ldp	x29, x30, [sp], #48
  407210:	ret
  407214:	stp	x29, x30, [sp, #-32]!
  407218:	stp	x20, x19, [sp, #16]
  40721c:	mov	x19, x0
  407220:	mov	w8, #0xffffffff            	// #-1
  407224:	mov	x29, sp
  407228:	str	w8, [x1]
  40722c:	cbz	x0, 407290 <tigetstr@plt+0x4c10>
  407230:	mov	x0, x19
  407234:	mov	x20, x1
  407238:	bl	4072a0 <tigetstr@plt+0x4c20>
  40723c:	cmp	w0, #0x1
  407240:	b.lt	407290 <tigetstr@plt+0x4c10>  // b.tstop
  407244:	sxtw	x8, w0
  407248:	ldrb	w9, [x19, x8]
  40724c:	cmp	w9, #0x3f
  407250:	b.ne	407290 <tigetstr@plt+0x4c10>  // b.any
  407254:	add	x9, x8, x19
  407258:	ldrb	w10, [x9, #1]
  40725c:	cmp	w10, #0x35
  407260:	b.ne	407290 <tigetstr@plt+0x4c10>  // b.any
  407264:	ldrb	w9, [x9, #2]
  407268:	cmp	w9, #0x68
  40726c:	b.eq	407280 <tigetstr@plt+0x4c00>  // b.none
  407270:	cmp	w9, #0x6c
  407274:	b.ne	407288 <tigetstr@plt+0x4c08>  // b.any
  407278:	mov	w9, wzr
  40727c:	b	407284 <tigetstr@plt+0x4c04>
  407280:	mov	w9, #0x1                   	// #1
  407284:	str	w9, [x20]
  407288:	add	x8, x8, x19
  40728c:	add	x19, x8, #0x3
  407290:	mov	x0, x19
  407294:	ldp	x20, x19, [sp, #16]
  407298:	ldp	x29, x30, [sp], #32
  40729c:	ret
  4072a0:	ldrb	w8, [x0]
  4072a4:	cmp	w8, #0x1b
  4072a8:	b.ne	4072c0 <tigetstr@plt+0x4c40>  // b.any
  4072ac:	ldrb	w9, [x0, #1]
  4072b0:	cmp	w9, #0x5b
  4072b4:	b.ne	4072c0 <tigetstr@plt+0x4c40>  // b.any
  4072b8:	mov	w0, #0x2                   	// #2
  4072bc:	ret
  4072c0:	cmp	w8, #0x9a
  4072c4:	cset	w0, eq  // eq = none
  4072c8:	ret
  4072cc:	sub	sp, sp, #0x1d0
  4072d0:	stp	x29, x30, [sp, #368]
  4072d4:	stp	x22, x21, [sp, #432]
  4072d8:	add	x29, sp, #0x170
  4072dc:	mov	w21, w2
  4072e0:	add	x8, sp, #0x1c
  4072e4:	adrp	x22, 40c000 <tigetstr@plt+0x9980>
  4072e8:	stp	x28, x27, [sp, #384]
  4072ec:	stp	x26, x25, [sp, #400]
  4072f0:	stp	x24, x23, [sp, #416]
  4072f4:	stp	x20, x19, [sp, #448]
  4072f8:	mov	x19, x1
  4072fc:	mov	x20, x0
  407300:	add	x24, sp, #0x78
  407304:	sxtw	x25, w21
  407308:	mov	w26, #0x8                   	// #8
  40730c:	sub	x27, x29, #0x60
  407310:	add	x22, x22, #0xda6
  407314:	orr	x23, x8, #0x1
  407318:	sub	x28, x29, #0xb0
  40731c:	strb	wzr, [sp, #28]
  407320:	mov	x0, x23
  407324:	mov	x1, x22
  407328:	mov	w2, w21
  40732c:	str	x25, [x27, x26]
  407330:	bl	4021d0 <sprintf@plt>
  407334:	mov	x0, x23
  407338:	str	x23, [x28, x26]
  40733c:	bl	402160 <strlen@plt>
  407340:	add	x8, x0, x23
  407344:	add	x26, x26, #0x8
  407348:	cmp	x26, #0x50
  40734c:	add	x23, x8, #0x1
  407350:	b.ne	407320 <tigetstr@plt+0x4ca0>  // b.any
  407354:	mov	x0, x20
  407358:	bl	40b360 <tigetstr@plt+0x8ce0>
  40735c:	cmp	w0, #0x2
  407360:	b.eq	407380 <tigetstr@plt+0x4d00>  // b.none
  407364:	cmp	w0, #0x1
  407368:	b.ne	407394 <tigetstr@plt+0x4d14>  // b.any
  40736c:	ldr	x1, [x24, #160]
  407370:	ldr	x2, [x24, #88]
  407374:	mov	x0, x19
  407378:	bl	402290 <tparm@plt>
  40737c:	b	407480 <tigetstr@plt+0x4e00>
  407380:	ldr	x1, [x24, #160]
  407384:	ldp	x2, x3, [x24, #88]
  407388:	mov	x0, x19
  40738c:	bl	402290 <tparm@plt>
  407390:	b	407480 <tigetstr@plt+0x4e00>
  407394:	add	x1, sp, #0x78
  407398:	sub	x2, x29, #0xc
  40739c:	mov	x0, x19
  4073a0:	bl	402300 <_nc_tparm_analyze@plt>
  4073a4:	ldp	x10, x11, [sp, #120]
  4073a8:	ldp	x12, x13, [sp, #136]
  4073ac:	sub	x8, x29, #0xb0
  4073b0:	sub	x9, x29, #0x60
  4073b4:	ldr	x14, [sp, #152]
  4073b8:	add	x0, x8, #0x8
  4073bc:	add	x1, x9, #0x8
  4073c0:	cmp	x10, #0x0
  4073c4:	ldp	x15, x16, [x24, #40]
  4073c8:	add	x10, x8, #0x10
  4073cc:	csel	x0, x1, x0, eq  // eq = none
  4073d0:	add	x1, x9, #0x10
  4073d4:	cmp	x11, #0x0
  4073d8:	add	x11, x8, #0x18
  4073dc:	csel	x10, x1, x10, eq  // eq = none
  4073e0:	add	x1, x9, #0x18
  4073e4:	cmp	x12, #0x0
  4073e8:	ldp	x17, x18, [x24, #56]
  4073ec:	add	x12, x8, #0x20
  4073f0:	csel	x11, x1, x11, eq  // eq = none
  4073f4:	add	x1, x9, #0x20
  4073f8:	cmp	x13, #0x0
  4073fc:	add	x13, x8, #0x28
  407400:	csel	x12, x1, x12, eq  // eq = none
  407404:	add	x1, x9, #0x28
  407408:	cmp	x14, #0x0
  40740c:	add	x14, x8, #0x30
  407410:	csel	x13, x1, x13, eq  // eq = none
  407414:	add	x1, x9, #0x30
  407418:	cmp	x15, #0x0
  40741c:	add	x15, x8, #0x38
  407420:	csel	x14, x1, x14, eq  // eq = none
  407424:	add	x1, x9, #0x38
  407428:	cmp	x16, #0x0
  40742c:	add	x16, x8, #0x40
  407430:	csel	x15, x1, x15, eq  // eq = none
  407434:	add	x20, x9, #0x40
  407438:	cmp	x17, #0x0
  40743c:	add	x8, x8, #0x48
  407440:	add	x9, x9, #0x48
  407444:	ldr	x2, [x10]
  407448:	csel	x10, x20, x16, eq  // eq = none
  40744c:	cmp	x18, #0x0
  407450:	csel	x8, x9, x8, eq  // eq = none
  407454:	ldr	x1, [x0]
  407458:	ldr	x3, [x11]
  40745c:	ldr	x4, [x12]
  407460:	ldr	x5, [x13]
  407464:	ldr	x6, [x14]
  407468:	ldr	x7, [x15]
  40746c:	ldr	x10, [x10]
  407470:	ldr	x8, [x8]
  407474:	mov	x0, x19
  407478:	stp	x10, x8, [sp]
  40747c:	bl	402290 <tparm@plt>
  407480:	bl	402360 <strdup@plt>
  407484:	ldp	x20, x19, [sp, #448]
  407488:	ldp	x22, x21, [sp, #432]
  40748c:	ldp	x24, x23, [sp, #416]
  407490:	ldp	x26, x25, [sp, #400]
  407494:	ldp	x28, x27, [sp, #384]
  407498:	ldp	x29, x30, [sp, #368]
  40749c:	add	sp, sp, #0x1d0
  4074a0:	ret
  4074a4:	sub	sp, sp, #0x60
  4074a8:	stp	x29, x30, [sp, #16]
  4074ac:	add	x29, sp, #0x10
  4074b0:	stp	x22, x21, [sp, #64]
  4074b4:	mov	x21, x1
  4074b8:	add	x1, x29, #0x18
  4074bc:	str	x25, [sp, #32]
  4074c0:	stp	x24, x23, [sp, #48]
  4074c4:	stp	x20, x19, [sp, #80]
  4074c8:	mov	x19, x2
  4074cc:	mov	x23, x0
  4074d0:	str	xzr, [x29, #24]
  4074d4:	str	xzr, [sp, #8]
  4074d8:	strb	wzr, [x2]
  4074dc:	bl	407640 <tigetstr@plt+0x4fc0>
  4074e0:	mov	x20, x0
  4074e4:	add	x1, sp, #0x8
  4074e8:	mov	x0, x21
  4074ec:	bl	4076f0 <tigetstr@plt+0x5070>
  4074f0:	adrp	x22, 40c000 <tigetstr@plt+0x9980>
  4074f4:	mov	x21, x0
  4074f8:	mov	w24, #0x1                   	// #1
  4074fc:	add	x22, x22, #0xdac
  407500:	b	407510 <tigetstr@plt+0x4e90>
  407504:	mov	w8, #0x1                   	// #1
  407508:	mov	x25, x23
  40750c:	cbnz	w8, 40758c <tigetstr@plt+0x4f0c>
  407510:	cmp	x23, x20
  407514:	b.cs	4075f8 <tigetstr@plt+0x4f78>  // b.hs, b.nlast
  407518:	ldrb	w8, [x21]
  40751c:	cbz	w8, 4075f8 <tigetstr@plt+0x4f78>
  407520:	ldrb	w25, [x23]
  407524:	cmp	w25, #0x24
  407528:	b.eq	407550 <tigetstr@plt+0x4ed0>  // b.none
  40752c:	cmp	w25, #0x5c
  407530:	b.ne	407588 <tigetstr@plt+0x4f08>  // b.any
  407534:	bl	402460 <__ctype_b_loc@plt>
  407538:	ldr	x9, [x0]
  40753c:	ldrb	w8, [x23, #1]
  407540:	ldrh	w9, [x9, x8, lsl #1]
  407544:	tbnz	w9, #2, 4075cc <tigetstr@plt+0x4f4c>
  407548:	cmp	w25, #0x24
  40754c:	b.ne	407588 <tigetstr@plt+0x4f08>  // b.any
  407550:	ldrb	w8, [x23, #1]
  407554:	cmp	w8, #0x3c
  407558:	b.ne	407588 <tigetstr@plt+0x4f08>  // b.any
  40755c:	mov	x1, sp
  407560:	mov	x0, x23
  407564:	bl	407640 <tigetstr@plt+0x4fc0>
  407568:	cmp	x0, x23
  40756c:	b.eq	407504 <tigetstr@plt+0x4e84>  // b.none
  407570:	mov	w8, wzr
  407574:	mov	x23, x0
  407578:	strb	w24, [x19]
  40757c:	mov	x25, x23
  407580:	cbz	w8, 407510 <tigetstr@plt+0x4e90>
  407584:	b	40758c <tigetstr@plt+0x4f0c>
  407588:	mov	x25, x23
  40758c:	ldrb	w8, [x21]
  407590:	cmp	w8, #0x5c
  407594:	b.ne	4075b4 <tigetstr@plt+0x4f34>  // b.any
  407598:	bl	402460 <__ctype_b_loc@plt>
  40759c:	mov	x9, x21
  4075a0:	ldr	x8, [x0]
  4075a4:	ldrb	w10, [x9, #1]!
  4075a8:	ldrh	w8, [x8, x10, lsl #1]
  4075ac:	tst	w8, #0x4
  4075b0:	csel	x21, x21, x9, eq  // eq = none
  4075b4:	ldrb	w8, [x25], #1
  4075b8:	ldrb	w9, [x21], #1
  4075bc:	mov	x23, x25
  4075c0:	cmp	w8, w9
  4075c4:	b.eq	407510 <tigetstr@plt+0x4e90>  // b.none
  4075c8:	b	407638 <tigetstr@plt+0x4fb8>
  4075cc:	cmp	w8, #0x5e
  4075d0:	add	x25, x23, #0x1
  4075d4:	b.ne	40758c <tigetstr@plt+0x4f0c>  // b.any
  4075d8:	mov	w2, #0x4                   	// #4
  4075dc:	mov	x0, x21
  4075e0:	mov	x1, x22
  4075e4:	bl	4022a0 <strncmp@plt>
  4075e8:	cbnz	w0, 40758c <tigetstr@plt+0x4f0c>
  4075ec:	add	x23, x23, #0x2
  4075f0:	add	x21, x21, #0x4
  4075f4:	b	407510 <tigetstr@plt+0x4e90>
  4075f8:	mov	w8, #0x1                   	// #1
  4075fc:	ldrb	w9, [x19]
  407600:	cmp	w9, #0x0
  407604:	cset	w10, eq  // eq = none
  407608:	and	w0, w8, w10
  40760c:	tbnz	w8, #0, 40761c <tigetstr@plt+0x4f9c>
  407610:	cbz	w9, 40761c <tigetstr@plt+0x4f9c>
  407614:	mov	w0, w8
  407618:	strb	wzr, [x19]
  40761c:	ldp	x20, x19, [sp, #80]
  407620:	ldp	x22, x21, [sp, #64]
  407624:	ldp	x24, x23, [sp, #48]
  407628:	ldr	x25, [sp, #32]
  40762c:	ldp	x29, x30, [sp, #16]
  407630:	add	sp, sp, #0x60
  407634:	ret
  407638:	mov	w8, wzr
  40763c:	b	4075fc <tigetstr@plt+0x4f7c>
  407640:	sub	sp, sp, #0x40
  407644:	stp	x20, x19, [sp, #48]
  407648:	mov	x20, x1
  40764c:	mov	x19, x0
  407650:	stp	x29, x30, [sp, #16]
  407654:	stp	x22, x21, [sp, #32]
  407658:	add	x29, sp, #0x10
  40765c:	str	xzr, [x1]
  407660:	b	407668 <tigetstr@plt+0x4fe8>
  407664:	add	x19, x19, #0x1
  407668:	ldrb	w8, [x19]
  40766c:	cmp	w8, #0x5c
  407670:	b.eq	40767c <tigetstr@plt+0x4ffc>  // b.none
  407674:	cbnz	w8, 407680 <tigetstr@plt+0x5000>
  407678:	b	4076d8 <tigetstr@plt+0x5058>
  40767c:	add	x19, x19, #0x1
  407680:	ldrb	w8, [x19]
  407684:	cmp	w8, #0x24
  407688:	b.ne	407664 <tigetstr@plt+0x4fe4>  // b.any
  40768c:	ldrb	w8, [x19, #1]
  407690:	cmp	w8, #0x3c
  407694:	b.ne	407664 <tigetstr@plt+0x4fe4>  // b.any
  407698:	mov	x21, x19
  40769c:	ldrb	w22, [x21, #2]!
  4076a0:	cmp	x22, #0x2e
  4076a4:	b.eq	4076b8 <tigetstr@plt+0x5038>  // b.none
  4076a8:	bl	402460 <__ctype_b_loc@plt>
  4076ac:	ldr	x8, [x0]
  4076b0:	ldrh	w8, [x8, x22, lsl #1]
  4076b4:	tbz	w8, #11, 407664 <tigetstr@plt+0x4fe4>
  4076b8:	sub	x2, x29, #0x4
  4076bc:	mov	x0, x21
  4076c0:	mov	x1, x20
  4076c4:	bl	407708 <tigetstr@plt+0x5088>
  4076c8:	ldrb	w8, [x0]
  4076cc:	cmp	w8, #0x3e
  4076d0:	csel	x19, x0, x19, eq  // eq = none
  4076d4:	b	407668 <tigetstr@plt+0x4fe8>
  4076d8:	mov	x0, x19
  4076dc:	ldp	x20, x19, [sp, #48]
  4076e0:	ldp	x22, x21, [sp, #32]
  4076e4:	ldp	x29, x30, [sp, #16]
  4076e8:	add	sp, sp, #0x40
  4076ec:	ret
  4076f0:	stp	x29, x30, [sp, #-16]!
  4076f4:	mov	x2, xzr
  4076f8:	mov	x29, sp
  4076fc:	bl	407708 <tigetstr@plt+0x5088>
  407700:	ldp	x29, x30, [sp], #16
  407704:	ret
  407708:	stp	x29, x30, [sp, #-48]!
  40770c:	str	x21, [sp, #16]
  407710:	stp	x20, x19, [sp, #32]
  407714:	mov	x21, x2
  407718:	mov	x20, x1
  40771c:	mov	x19, x0
  407720:	mov	x29, sp
  407724:	str	xzr, [x1]
  407728:	cbz	x2, 407730 <tigetstr@plt+0x50b0>
  40772c:	str	wzr, [x21]
  407730:	bl	402460 <__ctype_b_loc@plt>
  407734:	ldr	x8, [x0]
  407738:	ldrb	w9, [x19]
  40773c:	ldrh	w10, [x8, x9, lsl #1]
  407740:	tbz	w10, #11, 407774 <tigetstr@plt+0x50f4>
  407744:	ldr	x8, [x0]
  407748:	fmov	d0, #1.000000000000000000e+01
  40774c:	ldr	d1, [x20]
  407750:	and	w9, w9, #0xff
  407754:	sub	w9, w9, #0x30
  407758:	scvtf	d2, w9
  40775c:	fmul	d1, d1, d0
  407760:	fadd	d1, d1, d2
  407764:	str	d1, [x20]
  407768:	ldrb	w9, [x19, #1]!
  40776c:	ldrh	w10, [x8, x9, lsl #1]
  407770:	tbnz	w10, #11, 40774c <tigetstr@plt+0x50cc>
  407774:	cmp	w9, #0x2e
  407778:	b.ne	4077bc <tigetstr@plt+0x513c>  // b.any
  40777c:	ldrb	w9, [x19, #1]!
  407780:	ldrh	w10, [x8, x9, lsl #1]
  407784:	tbz	w10, #11, 4077bc <tigetstr@plt+0x513c>
  407788:	mov	w10, #0x1                   	// #1
  40778c:	and	w9, w9, #0xff
  407790:	add	w10, w10, w10, lsl #2
  407794:	ldr	d0, [x20]
  407798:	lsl	w10, w10, #1
  40779c:	sub	w9, w9, #0x30
  4077a0:	sdiv	w9, w9, w10
  4077a4:	scvtf	d1, w9
  4077a8:	fadd	d0, d0, d1
  4077ac:	str	d0, [x20]
  4077b0:	ldrb	w9, [x19, #1]!
  4077b4:	ldrh	w11, [x8, x9, lsl #1]
  4077b8:	tbnz	w11, #11, 40778c <tigetstr@plt+0x510c>
  4077bc:	mov	w8, wzr
  4077c0:	mov	w9, #0x1                   	// #1
  4077c4:	ldrb	w10, [x19]
  4077c8:	cmp	w10, #0x2f
  4077cc:	b.eq	4077d8 <tigetstr@plt+0x5158>  // b.none
  4077d0:	cmp	w10, #0x2a
  4077d4:	b.ne	407800 <tigetstr@plt+0x5180>  // b.any
  4077d8:	cbnz	x21, 4077e4 <tigetstr@plt+0x5164>
  4077dc:	cmp	w10, #0x2f
  4077e0:	b.eq	407800 <tigetstr@plt+0x5180>  // b.none
  4077e4:	cmp	w10, #0x2a
  4077e8:	add	x19, x19, #0x1
  4077ec:	b.eq	4077f8 <tigetstr@plt+0x5178>  // b.none
  4077f0:	str	w9, [x21]
  4077f4:	b	4077c4 <tigetstr@plt+0x5144>
  4077f8:	mov	w8, #0x1                   	// #1
  4077fc:	b	4077c4 <tigetstr@plt+0x5144>
  407800:	cbz	w8, 407810 <tigetstr@plt+0x5190>
  407804:	ldr	d0, [x20]
  407808:	fneg	d0, d0
  40780c:	str	d0, [x20]
  407810:	mov	x0, x19
  407814:	ldp	x20, x19, [sp, #32]
  407818:	ldr	x21, [sp, #16]
  40781c:	ldp	x29, x30, [sp], #48
  407820:	ret
  407824:	stp	x29, x30, [sp, #-32]!
  407828:	str	x19, [sp, #16]
  40782c:	mov	x19, x0
  407830:	mov	w0, wzr
  407834:	mov	x29, sp
  407838:	bl	402580 <_nc_get_hash_table@plt>
  40783c:	mov	x1, x0
  407840:	mov	x0, x19
  407844:	bl	4025b0 <_nc_find_entry@plt>
  407848:	cbz	x0, 407854 <tigetstr@plt+0x51d4>
  40784c:	ldr	w0, [x0, #8]
  407850:	b	407858 <tigetstr@plt+0x51d8>
  407854:	mov	w0, #0xffffffff            	// #-1
  407858:	ldr	x19, [sp, #16]
  40785c:	ldp	x29, x30, [sp], #32
  407860:	ret
  407864:	cmp	w0, #0x2
  407868:	b.hi	40787c <tigetstr@plt+0x51fc>  // b.pmore
  40786c:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  407870:	add	x8, x8, #0xcf8
  407874:	ldr	x0, [x8, w0, sxtw #3]
  407878:	ret
  40787c:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  407880:	add	x0, x0, #0xdf5
  407884:	ret
  407888:	stp	x29, x30, [sp, #-80]!
  40788c:	cmp	w2, #0x10
  407890:	mov	w8, #0x10                  	// #16
  407894:	stp	x24, x23, [sp, #32]
  407898:	csel	w24, w2, w8, lt  // lt = tstop
  40789c:	cmp	w24, #0x8
  4078a0:	stp	x26, x25, [sp, #16]
  4078a4:	stp	x22, x21, [sp, #48]
  4078a8:	stp	x20, x19, [sp, #64]
  4078ac:	mov	x29, sp
  4078b0:	b.lt	40792c <tigetstr@plt+0x52ac>  // b.tstop
  4078b4:	mov	x19, x1
  4078b8:	mov	x20, x0
  4078bc:	mov	x21, xzr
  4078c0:	mov	w25, wzr
  4078c4:	sxtw	x26, w24
  4078c8:	mov	x0, x20
  4078cc:	mov	x1, x21
  4078d0:	bl	402290 <tparm@plt>
  4078d4:	bl	402360 <strdup@plt>
  4078d8:	mov	x22, x0
  4078dc:	mov	x0, x19
  4078e0:	mov	x1, x21
  4078e4:	bl	402290 <tparm@plt>
  4078e8:	bl	402360 <strdup@plt>
  4078ec:	mov	x23, x0
  4078f0:	mov	x0, x22
  4078f4:	mov	x1, x23
  4078f8:	bl	402450 <strcmp@plt>
  4078fc:	cmp	w0, #0x0
  407900:	mov	x0, x22
  407904:	cinc	w25, w25, eq  // eq = none
  407908:	bl	402490 <free@plt>
  40790c:	mov	x0, x23
  407910:	bl	402490 <free@plt>
  407914:	add	x21, x21, #0x1
  407918:	cmp	x21, x26
  40791c:	b.lt	4078c8 <tigetstr@plt+0x5248>  // b.tstop
  407920:	cmp	w25, w24
  407924:	cset	w0, eq  // eq = none
  407928:	b	407930 <tigetstr@plt+0x52b0>
  40792c:	mov	w0, wzr
  407930:	ldp	x20, x19, [sp, #64]
  407934:	ldp	x22, x21, [sp, #48]
  407938:	ldp	x24, x23, [sp, #32]
  40793c:	ldp	x26, x25, [sp, #16]
  407940:	ldp	x29, x30, [sp], #80
  407944:	ret
  407948:	stp	x29, x30, [sp, #-32]!
  40794c:	stp	x20, x19, [sp, #16]
  407950:	ldr	x8, [x0, #32]
  407954:	mov	x20, x0
  407958:	mov	x19, x1
  40795c:	mov	x29, sp
  407960:	ldr	x8, [x8, #64]
  407964:	add	x8, x8, #0x1
  407968:	cmp	x8, #0x2
  40796c:	b.cc	407980 <tigetstr@plt+0x5300>  // b.lo, b.ul, b.last
  407970:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407974:	add	x0, x0, #0x3f2
  407978:	mov	x1, x19
  40797c:	bl	4024c0 <_nc_warning@plt>
  407980:	ldr	x8, [x20, #32]
  407984:	ldr	x8, [x8, #80]
  407988:	add	x8, x8, #0x1
  40798c:	cmp	x8, #0x2
  407990:	b.cc	4079a4 <tigetstr@plt+0x5324>  // b.lo, b.ul, b.last
  407994:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407998:	add	x0, x0, #0x414
  40799c:	mov	x1, x19
  4079a0:	bl	4024c0 <_nc_warning@plt>
  4079a4:	ldr	x8, [x20, #32]
  4079a8:	ldr	x8, [x8, #96]
  4079ac:	add	x8, x8, #0x1
  4079b0:	cmp	x8, #0x2
  4079b4:	b.cc	4079c8 <tigetstr@plt+0x5348>  // b.lo, b.ul, b.last
  4079b8:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4079bc:	add	x0, x0, #0x436
  4079c0:	mov	x1, x19
  4079c4:	bl	4024c0 <_nc_warning@plt>
  4079c8:	ldr	x8, [x20, #32]
  4079cc:	ldr	x8, [x8, #120]
  4079d0:	add	x8, x8, #0x1
  4079d4:	cmp	x8, #0x2
  4079d8:	b.cc	4079ec <tigetstr@plt+0x536c>  // b.lo, b.ul, b.last
  4079dc:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  4079e0:	add	x0, x0, #0x455
  4079e4:	mov	x1, x19
  4079e8:	bl	4024c0 <_nc_warning@plt>
  4079ec:	ldr	x8, [x20, #32]
  4079f0:	ldr	x8, [x8, #144]
  4079f4:	add	x8, x8, #0x1
  4079f8:	cmp	x8, #0x2
  4079fc:	b.cc	407a10 <tigetstr@plt+0x5390>  // b.lo, b.ul, b.last
  407a00:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407a04:	add	x0, x0, #0x47b
  407a08:	mov	x1, x19
  407a0c:	bl	4024c0 <_nc_warning@plt>
  407a10:	ldr	x8, [x20, #32]
  407a14:	ldr	x8, [x8, #1016]
  407a18:	add	x8, x8, #0x1
  407a1c:	cmp	x8, #0x2
  407a20:	b.cc	407a34 <tigetstr@plt+0x53b4>  // b.lo, b.ul, b.last
  407a24:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407a28:	add	x0, x0, #0x49b
  407a2c:	mov	x1, x19
  407a30:	bl	4024c0 <_nc_warning@plt>
  407a34:	ldr	x8, [x20, #32]
  407a38:	ldr	x8, [x8, #1016]
  407a3c:	add	x8, x8, #0x1
  407a40:	cmp	x8, #0x2
  407a44:	b.cc	407a58 <tigetstr@plt+0x53d8>  // b.lo, b.ul, b.last
  407a48:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407a4c:	add	x0, x0, #0x49b
  407a50:	mov	x1, x19
  407a54:	bl	4024c0 <_nc_warning@plt>
  407a58:	ldp	x20, x19, [sp, #16]
  407a5c:	ldp	x29, x30, [sp], #32
  407a60:	ret
  407a64:	sub	sp, sp, #0x70
  407a68:	stp	x29, x30, [sp, #16]
  407a6c:	stp	x20, x19, [sp, #96]
  407a70:	add	x29, sp, #0x10
  407a74:	adrp	x20, 40d000 <tigetstr@plt+0xa980>
  407a78:	stp	x24, x23, [sp, #64]
  407a7c:	stp	x22, x21, [sp, #80]
  407a80:	mov	x19, x0
  407a84:	mov	x22, xzr
  407a88:	mov	w24, wzr
  407a8c:	sub	x23, x29, #0x4
  407a90:	add	x20, x20, #0x4ba
  407a94:	stp	x28, x27, [sp, #32]
  407a98:	stp	x26, x25, [sp, #48]
  407a9c:	b	407aac <tigetstr@plt+0x542c>
  407aa0:	add	x22, x22, #0x1
  407aa4:	cmp	x22, #0x4
  407aa8:	b.eq	407b00 <tigetstr@plt+0x5480>  // b.none
  407aac:	strb	wzr, [x23, x22]
  407ab0:	cbz	x22, 407aa0 <tigetstr@plt+0x5420>
  407ab4:	mov	x25, xzr
  407ab8:	b	407ac8 <tigetstr@plt+0x5448>
  407abc:	add	x25, x25, #0x1
  407ac0:	cmp	x22, x25
  407ac4:	b.eq	407aa0 <tigetstr@plt+0x5420>  // b.none
  407ac8:	ldr	x21, [x19, x25, lsl #3]
  407acc:	ldr	x0, [x19, x22, lsl #3]
  407ad0:	mov	x1, x21
  407ad4:	bl	402450 <strcmp@plt>
  407ad8:	cbnz	w0, 407abc <tigetstr@plt+0x543c>
  407adc:	mov	w1, #0x1                   	// #1
  407ae0:	mov	x0, x21
  407ae4:	mov	w2, wzr
  407ae8:	mov	w24, #0x1                   	// #1
  407aec:	bl	402400 <_nc_tic_expand@plt>
  407af0:	mov	x1, x0
  407af4:	mov	x0, x20
  407af8:	bl	4024c0 <_nc_warning@plt>
  407afc:	b	407abc <tigetstr@plt+0x543c>
  407b00:	tbnz	w24, #0, 407c94 <tigetstr@plt+0x5614>
  407b04:	ldr	x20, [x19, #8]
  407b08:	mov	x0, x20
  407b0c:	bl	4072a0 <tigetstr@plt+0x4c20>
  407b10:	sxtw	x21, w0
  407b14:	cbz	w0, 407b54 <tigetstr@plt+0x54d4>
  407b18:	ldrb	w22, [x20, x21]
  407b1c:	mov	x28, x21
  407b20:	cbz	w22, 407b54 <tigetstr@plt+0x54d4>
  407b24:	bl	402460 <__ctype_b_loc@plt>
  407b28:	ldr	x8, [x0]
  407b2c:	add	x9, x20, #0x1
  407b30:	mov	x10, x21
  407b34:	and	x11, x22, #0xff
  407b38:	ldrh	w11, [x8, x11, lsl #1]
  407b3c:	tbz	w11, #11, 407c8c <tigetstr@plt+0x560c>
  407b40:	ldrb	w22, [x9, x10]
  407b44:	add	x28, x10, #0x1
  407b48:	mov	x10, x28
  407b4c:	cbnz	w22, 407b34 <tigetstr@plt+0x54b4>
  407b50:	b	407b54 <tigetstr@plt+0x54d4>
  407b54:	cbz	w21, 407c94 <tigetstr@plt+0x5614>
  407b58:	ldrb	w8, [x20, x28]
  407b5c:	cmp	w8, #0x41
  407b60:	b.ne	407c94 <tigetstr@plt+0x5614>  // b.any
  407b64:	mov	w22, #0x1                   	// #1
  407b68:	sturb	w22, [x29, #-3]
  407b6c:	ldr	x0, [x19]
  407b70:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  407b74:	add	x1, x1, #0xc9a
  407b78:	bl	402450 <strcmp@plt>
  407b7c:	cbnz	w0, 407b84 <tigetstr@plt+0x5504>
  407b80:	sturb	w22, [x29, #-4]
  407b84:	ldr	x0, [x19, #16]
  407b88:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  407b8c:	add	x1, x1, #0x39d
  407b90:	bl	402450 <strcmp@plt>
  407b94:	cbnz	w0, 407ba0 <tigetstr@plt+0x5520>
  407b98:	mov	w8, #0x1                   	// #1
  407b9c:	sturb	w8, [x29, #-2]
  407ba0:	adrp	x25, 40d000 <tigetstr@plt+0xa980>
  407ba4:	mov	x24, xzr
  407ba8:	add	w22, w28, #0x1
  407bac:	sub	x23, x29, #0x4
  407bb0:	add	x25, x25, #0x4d6
  407bb4:	b	407be0 <tigetstr@plt+0x5560>
  407bb8:	mov	w1, #0x1                   	// #1
  407bbc:	mov	x0, x26
  407bc0:	mov	w2, wzr
  407bc4:	bl	402400 <_nc_tic_expand@plt>
  407bc8:	mov	x1, x0
  407bcc:	mov	x0, x25
  407bd0:	bl	4024c0 <_nc_warning@plt>
  407bd4:	add	x24, x24, #0x1
  407bd8:	cmp	x24, #0x4
  407bdc:	b.eq	407c94 <tigetstr@plt+0x5614>  // b.none
  407be0:	ldrb	w8, [x23, x24]
  407be4:	cbnz	w8, 407bd4 <tigetstr@plt+0x5554>
  407be8:	ldr	x26, [x19, x24, lsl #3]
  407bec:	mov	x0, x26
  407bf0:	bl	402160 <strlen@plt>
  407bf4:	cmp	x0, #0x1
  407bf8:	b.eq	407bd4 <tigetstr@plt+0x5554>  // b.none
  407bfc:	mov	x27, x0
  407c00:	mov	x0, x26
  407c04:	mov	x1, x20
  407c08:	mov	x2, x21
  407c0c:	bl	402340 <bcmp@plt>
  407c10:	cbnz	w0, 407bb8 <tigetstr@plt+0x5538>
  407c14:	cmp	x27, x28
  407c18:	b.cs	407c44 <tigetstr@plt+0x55c4>  // b.hs, b.nlast
  407c1c:	mov	w1, #0x1                   	// #1
  407c20:	mov	x0, x26
  407c24:	mov	w2, wzr
  407c28:	bl	402400 <_nc_tic_expand@plt>
  407c2c:	mov	x1, x0
  407c30:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407c34:	add	x0, x0, #0x4f2
  407c38:	mov	w2, w22
  407c3c:	bl	4024c0 <_nc_warning@plt>
  407c40:	b	407bd4 <tigetstr@plt+0x5554>
  407c44:	adrp	x8, 40d000 <tigetstr@plt+0xa980>
  407c48:	add	x8, x8, #0x51b
  407c4c:	ldrb	w27, [x8, x24]
  407c50:	ldrb	w8, [x26, x28]
  407c54:	cmp	w8, w27
  407c58:	b.eq	407bd4 <tigetstr@plt+0x5554>  // b.none
  407c5c:	mov	w1, #0x1                   	// #1
  407c60:	mov	x0, x26
  407c64:	mov	w2, wzr
  407c68:	bl	402400 <_nc_tic_expand@plt>
  407c6c:	ldr	x8, [x19, x24, lsl #3]
  407c70:	mov	x1, x0
  407c74:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407c78:	add	x0, x0, #0x520
  407c7c:	ldrb	w3, [x8, x28]
  407c80:	mov	w2, w27
  407c84:	bl	4024c0 <_nc_warning@plt>
  407c88:	b	407bd4 <tigetstr@plt+0x5554>
  407c8c:	mov	x28, x10
  407c90:	cbnz	w21, 407b58 <tigetstr@plt+0x54d8>
  407c94:	ldp	x20, x19, [sp, #96]
  407c98:	ldp	x22, x21, [sp, #80]
  407c9c:	ldp	x24, x23, [sp, #64]
  407ca0:	ldp	x26, x25, [sp, #48]
  407ca4:	ldp	x28, x27, [sp, #32]
  407ca8:	ldp	x29, x30, [sp, #16]
  407cac:	add	sp, sp, #0x70
  407cb0:	ret
  407cb4:	stp	x29, x30, [sp, #-32]!
  407cb8:	add	x8, x0, #0x1
  407cbc:	cmp	x8, #0x2
  407cc0:	str	x19, [sp, #16]
  407cc4:	mov	x29, sp
  407cc8:	b.cs	407cdc <tigetstr@plt+0x565c>  // b.hs, b.nlast
  407ccc:	mov	w0, wzr
  407cd0:	ldr	x19, [sp, #16]
  407cd4:	ldp	x29, x30, [sp], #32
  407cd8:	ret
  407cdc:	ldrb	w8, [x0]
  407ce0:	cmp	w8, #0x1b
  407ce4:	b.ne	407ccc <tigetstr@plt+0x564c>  // b.any
  407ce8:	ldrb	w8, [x0, #1]
  407cec:	cmp	w8, #0x4f
  407cf0:	b.ne	407ccc <tigetstr@plt+0x564c>  // b.any
  407cf4:	add	x19, x0, #0x2
  407cf8:	mov	x0, x19
  407cfc:	bl	402160 <strlen@plt>
  407d00:	cmp	x0, #0x1
  407d04:	b.ne	407ccc <tigetstr@plt+0x564c>  // b.any
  407d08:	ldrb	w0, [x19]
  407d0c:	b	407cd0 <tigetstr@plt+0x5650>
  407d10:	stp	x29, x30, [sp, #-32]!
  407d14:	str	x19, [sp, #16]
  407d18:	mov	x29, sp
  407d1c:	bl	407cb4 <tigetstr@plt+0x5634>
  407d20:	tst	w0, #0xff
  407d24:	b.eq	407d4c <tigetstr@plt+0x56cc>  // b.none
  407d28:	adrp	x19, 40d000 <tigetstr@plt+0xa980>
  407d2c:	add	x19, x19, #0x5c9
  407d30:	and	w1, w0, #0xff
  407d34:	mov	w2, #0x13                  	// #19
  407d38:	mov	x0, x19
  407d3c:	bl	402540 <memchr@plt>
  407d40:	cbz	x0, 407d4c <tigetstr@plt+0x56cc>
  407d44:	sub	x0, x0, x19
  407d48:	b	407d50 <tigetstr@plt+0x56d0>
  407d4c:	mov	x0, #0xffffffffffffffff    	// #-1
  407d50:	ldr	x19, [sp, #16]
  407d54:	ldp	x29, x30, [sp], #32
  407d58:	ret
  407d5c:	stp	x29, x30, [sp, #-32]!
  407d60:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  407d64:	add	x1, x1, #0xb7d
  407d68:	str	x19, [sp, #16]
  407d6c:	mov	x29, sp
  407d70:	mov	x19, x0
  407d74:	bl	402570 <strstr@plt>
  407d78:	cbz	x0, 407d84 <tigetstr@plt+0x5704>
  407d7c:	mov	w0, #0x1                   	// #1
  407d80:	b	407d9c <tigetstr@plt+0x571c>
  407d84:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  407d88:	add	x1, x1, #0xb83
  407d8c:	mov	x0, x19
  407d90:	bl	402570 <strstr@plt>
  407d94:	cmp	x0, #0x0
  407d98:	cset	w0, ne  // ne = any
  407d9c:	ldr	x19, [sp, #16]
  407da0:	ldp	x29, x30, [sp], #32
  407da4:	ret
  407da8:	stp	x29, x30, [sp, #-80]!
  407dac:	stp	x24, x23, [sp, #32]
  407db0:	stp	x22, x21, [sp, #48]
  407db4:	stp	x20, x19, [sp, #64]
  407db8:	ldrb	w8, [x2]
  407dbc:	mov	x21, x1
  407dc0:	mov	w22, w0
  407dc4:	str	x25, [sp, #16]
  407dc8:	mov	x29, sp
  407dcc:	cbz	w8, 407ec8 <tigetstr@plt+0x5848>
  407dd0:	mov	x19, x2
  407dd4:	mov	w25, wzr
  407dd8:	mov	w24, #0x2                   	// #2
  407ddc:	mov	x23, x21
  407de0:	mov	x20, x2
  407de4:	b	407e00 <tigetstr@plt+0x5780>
  407de8:	mov	x0, x23
  407dec:	bl	407f5c <tigetstr@plt+0x58dc>
  407df0:	mov	x23, x0
  407df4:	mov	x0, x20
  407df8:	bl	407f5c <tigetstr@plt+0x58dc>
  407dfc:	mov	x20, x0
  407e00:	ldrb	w8, [x23]
  407e04:	ldrb	w9, [x20]
  407e08:	cmp	w8, w9
  407e0c:	b.eq	407e4c <tigetstr@plt+0x57cc>  // b.none
  407e10:	tst	w8, #0xff
  407e14:	b.eq	407e90 <tigetstr@plt+0x5810>  // b.none
  407e18:	cbnz	w25, 407de8 <tigetstr@plt+0x5768>
  407e1c:	and	w9, w9, #0xff
  407e20:	cmp	w9, #0x3b
  407e24:	b.eq	407e30 <tigetstr@plt+0x57b0>  // b.none
  407e28:	cmp	w9, #0x30
  407e2c:	b.ne	407e44 <tigetstr@plt+0x57c4>  // b.any
  407e30:	and	w8, w8, #0xff
  407e34:	cmp	w8, #0x6d
  407e38:	b.ne	407e44 <tigetstr@plt+0x57c4>  // b.any
  407e3c:	add	x20, x20, #0x1
  407e40:	b	407e00 <tigetstr@plt+0x5780>
  407e44:	add	x23, x23, #0x1
  407e48:	b	407e00 <tigetstr@plt+0x5780>
  407e4c:	cmp	w8, #0x3c
  407e50:	b.eq	407e68 <tigetstr@plt+0x57e8>  // b.none
  407e54:	cmp	w8, #0x24
  407e58:	b.ne	407e74 <tigetstr@plt+0x57f4>  // b.any
  407e5c:	cmp	w25, #0x0
  407e60:	csinc	w25, w25, wzr, ne  // ne = any
  407e64:	b	407e78 <tigetstr@plt+0x57f8>
  407e68:	cmp	w25, #0x1
  407e6c:	csel	w25, w24, w25, eq  // eq = none
  407e70:	b	407e78 <tigetstr@plt+0x57f8>
  407e74:	mov	w25, wzr
  407e78:	ldrb	w8, [x20, #1]!
  407e7c:	add	x23, x23, #0x1
  407e80:	cbnz	w8, 407e00 <tigetstr@plt+0x5780>
  407e84:	cbz	w22, 407ed0 <tigetstr@plt+0x5850>
  407e88:	mov	w0, #0x1                   	// #1
  407e8c:	b	407f44 <tigetstr@plt+0x58c4>
  407e90:	tbnz	w22, #31, 407f40 <tigetstr@plt+0x58c0>
  407e94:	and	w8, w9, #0xff
  407e98:	cmp	w8, #0x24
  407e9c:	b.ne	407ee8 <tigetstr@plt+0x5868>  // b.any
  407ea0:	ldrb	w8, [x20, #1]
  407ea4:	cmp	w8, #0x3c
  407ea8:	b.ne	407ee8 <tigetstr@plt+0x5868>  // b.any
  407eac:	mov	x0, x20
  407eb0:	bl	4023c0 <_nc_visbuf@plt>
  407eb4:	mov	x1, x0
  407eb8:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407ebc:	add	x0, x0, #0xc0e
  407ec0:	bl	4024c0 <_nc_warning@plt>
  407ec4:	b	407f40 <tigetstr@plt+0x58c0>
  407ec8:	mov	x23, x21
  407ecc:	cbnz	w22, 407e88 <tigetstr@plt+0x5808>
  407ed0:	mov	x0, x23
  407ed4:	bl	407fa0 <tigetstr@plt+0x5920>
  407ed8:	ldrb	w8, [x0]
  407edc:	cmp	w8, #0x0
  407ee0:	cset	w0, eq  // eq = none
  407ee4:	b	407f44 <tigetstr@plt+0x58c4>
  407ee8:	adrp	x8, 40b000 <tigetstr@plt+0x8980>
  407eec:	add	x8, x8, #0xf42
  407ef0:	mov	w9, #0xb                   	// #11
  407ef4:	mov	w0, #0x1                   	// #1
  407ef8:	mov	x1, x21
  407efc:	smaddl	x22, w22, w9, x8
  407f00:	bl	402660 <_nc_visbuf2@plt>
  407f04:	mov	x21, x0
  407f08:	mov	w0, #0x2                   	// #2
  407f0c:	mov	x1, x19
  407f10:	bl	402660 <_nc_visbuf2@plt>
  407f14:	mov	x19, x0
  407f18:	mov	w0, #0x3                   	// #3
  407f1c:	mov	x1, x20
  407f20:	bl	402660 <_nc_visbuf2@plt>
  407f24:	mov	x4, x0
  407f28:	adrp	x0, 40d000 <tigetstr@plt+0xa980>
  407f2c:	add	x0, x0, #0xc24
  407f30:	mov	x1, x22
  407f34:	mov	x2, x21
  407f38:	mov	x3, x19
  407f3c:	bl	4024c0 <_nc_warning@plt>
  407f40:	mov	w0, wzr
  407f44:	ldp	x20, x19, [sp, #64]
  407f48:	ldp	x22, x21, [sp, #48]
  407f4c:	ldp	x24, x23, [sp, #32]
  407f50:	ldr	x25, [sp, #16]
  407f54:	ldp	x29, x30, [sp], #80
  407f58:	ret
  407f5c:	stp	x29, x30, [sp, #-32]!
  407f60:	stp	x20, x19, [sp, #16]
  407f64:	mov	x19, x0
  407f68:	mov	x29, sp
  407f6c:	b	407f74 <tigetstr@plt+0x58f4>
  407f70:	add	x19, x19, #0x1
  407f74:	ldrb	w20, [x19]
  407f78:	cmp	x20, #0x2f
  407f7c:	b.eq	407f70 <tigetstr@plt+0x58f0>  // b.none
  407f80:	bl	402460 <__ctype_b_loc@plt>
  407f84:	ldr	x8, [x0]
  407f88:	ldrh	w8, [x8, x20, lsl #1]
  407f8c:	tbnz	w8, #11, 407f70 <tigetstr@plt+0x58f0>
  407f90:	mov	x0, x19
  407f94:	ldp	x20, x19, [sp, #16]
  407f98:	ldp	x29, x30, [sp], #32
  407f9c:	ret
  407fa0:	stp	x29, x30, [sp, #-32]!
  407fa4:	str	x19, [sp, #16]
  407fa8:	mov	w8, wzr
  407fac:	mov	w19, #0x2                   	// #2
  407fb0:	mov	x29, sp
  407fb4:	b	407fcc <tigetstr@plt+0x594c>
  407fb8:	cmp	w8, #0x1
  407fbc:	csel	w8, w19, w8, eq  // eq = none
  407fc0:	cmp	w8, #0x0
  407fc4:	cinc	x0, x0, ne  // ne = any
  407fc8:	cbz	w8, 408018 <tigetstr@plt+0x5998>
  407fcc:	ldrb	w9, [x0]
  407fd0:	cbz	w9, 407ff0 <tigetstr@plt+0x5970>
  407fd4:	cmp	w9, #0x3c
  407fd8:	b.eq	407fb8 <tigetstr@plt+0x5938>  // b.none
  407fdc:	cmp	w9, #0x24
  407fe0:	b.ne	407ff8 <tigetstr@plt+0x5978>  // b.any
  407fe4:	cmp	w8, #0x0
  407fe8:	csinc	w8, w8, wzr, ne  // ne = any
  407fec:	b	407fc0 <tigetstr@plt+0x5940>
  407ff0:	mov	w8, wzr
  407ff4:	b	407fc0 <tigetstr@plt+0x5940>
  407ff8:	cbz	w8, 407fc0 <tigetstr@plt+0x5940>
  407ffc:	bl	407f5c <tigetstr@plt+0x58dc>
  408000:	mov	x9, x0
  408004:	ldrb	w10, [x9], #1
  408008:	mov	w8, wzr
  40800c:	cmp	w10, #0x3e
  408010:	csel	x0, x9, x0, eq  // eq = none
  408014:	b	407fc0 <tigetstr@plt+0x5940>
  408018:	ldr	x19, [sp, #16]
  40801c:	ldp	x29, x30, [sp], #32
  408020:	ret
  408024:	stp	x29, x30, [sp, #-48]!
  408028:	add	x8, x0, #0x1
  40802c:	cmp	x8, #0x2
  408030:	str	x21, [sp, #16]
  408034:	stp	x20, x19, [sp, #32]
  408038:	mov	x29, sp
  40803c:	b.cs	408054 <tigetstr@plt+0x59d4>  // b.hs, b.nlast
  408040:	mov	w0, wzr
  408044:	ldp	x20, x19, [sp, #32]
  408048:	ldr	x21, [sp, #16]
  40804c:	ldp	x29, x30, [sp], #48
  408050:	ret
  408054:	mov	x19, x0
  408058:	bl	4072a0 <tigetstr@plt+0x4c20>
  40805c:	cbz	w0, 408044 <tigetstr@plt+0x59c4>
  408060:	sxtw	x21, w0
  408064:	ldrb	w20, [x19, x21]
  408068:	cbz	w20, 4080b8 <tigetstr@plt+0x5a38>
  40806c:	bl	402460 <__ctype_b_loc@plt>
  408070:	ldr	x8, [x0]
  408074:	add	x9, x21, x19
  408078:	add	x9, x9, #0x1
  40807c:	b	408088 <tigetstr@plt+0x5a08>
  408080:	ldrb	w20, [x9], #1
  408084:	cbz	w20, 4080b8 <tigetstr@plt+0x5a38>
  408088:	and	w10, w20, #0xff
  40808c:	cmp	w10, #0x3b
  408090:	b.eq	408080 <tigetstr@plt+0x5a00>  // b.none
  408094:	and	x10, x20, #0xff
  408098:	ldrh	w10, [x8, x10, lsl #1]
  40809c:	tbnz	w10, #11, 408080 <tigetstr@plt+0x5a00>
  4080a0:	and	w10, w20, #0xff
  4080a4:	cmp	w10, #0x6d
  4080a8:	b.ne	408040 <tigetstr@plt+0x59c0>  // b.any
  4080ac:	ldrb	w10, [x9]
  4080b0:	cbz	w10, 408080 <tigetstr@plt+0x5a00>
  4080b4:	b	408040 <tigetstr@plt+0x59c0>
  4080b8:	mov	w0, #0x1                   	// #1
  4080bc:	b	408044 <tigetstr@plt+0x59c4>
  4080c0:	stp	x29, x30, [sp, #-32]!
  4080c4:	str	x19, [sp, #16]
  4080c8:	mov	x19, x0
  4080cc:	mov	w0, wzr
  4080d0:	mov	x29, sp
  4080d4:	bl	402580 <_nc_get_hash_table@plt>
  4080d8:	mov	x1, x0
  4080dc:	mov	x0, x19
  4080e0:	bl	4025b0 <_nc_find_entry@plt>
  4080e4:	cbz	x0, 408180 <tigetstr@plt+0x5b00>
  4080e8:	ldr	w8, [x0, #8]
  4080ec:	cmp	w8, #0x2
  4080f0:	b.eq	408128 <tigetstr@plt+0x5aa8>  // b.none
  4080f4:	cmp	w8, #0x1
  4080f8:	b.eq	408150 <tigetstr@plt+0x5ad0>  // b.none
  4080fc:	cbnz	w8, 40816c <tigetstr@plt+0x5aec>
  408100:	ldrsh	x8, [x0, #12]
  408104:	cmp	x8, #0x2b
  408108:	b.gt	40816c <tigetstr@plt+0x5aec>
  40810c:	mov	x9, #0x1fffff              	// #2097151
  408110:	movk	x9, #0xee0, lsl #32
  408114:	lsr	x9, x9, x8
  408118:	tbz	w9, #0, 40816c <tigetstr@plt+0x5aec>
  40811c:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  408120:	ldr	x9, [x9, #4032]
  408124:	b	40817c <tigetstr@plt+0x5afc>
  408128:	ldrsh	x8, [x0, #12]
  40812c:	cmp	x8, #0x18f
  408130:	b.gt	40816c <tigetstr@plt+0x5aec>
  408134:	adrp	x9, 40f000 <tigetstr@plt+0xc980>
  408138:	add	x9, x9, #0x77c
  40813c:	ldrb	w9, [x9, x8]
  408140:	cbz	w9, 40816c <tigetstr@plt+0x5aec>
  408144:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  408148:	ldr	x9, [x9, #4008]
  40814c:	b	40817c <tigetstr@plt+0x5afc>
  408150:	ldrsh	x8, [x0, #12]
  408154:	cmp	x8, #0x25
  408158:	b.gt	40816c <tigetstr@plt+0x5aec>
  40815c:	mov	x9, #0x8ff                 	// #2303
  408160:	movk	x9, #0x3e, lsl #32
  408164:	lsr	x9, x9, x8
  408168:	tbnz	w9, #0, 408174 <tigetstr@plt+0x5af4>
  40816c:	mov	x0, xzr
  408170:	b	408180 <tigetstr@plt+0x5b00>
  408174:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  408178:	ldr	x9, [x9, #4056]
  40817c:	ldr	x0, [x9, x8, lsl #3]
  408180:	ldr	x19, [sp, #16]
  408184:	ldp	x29, x30, [sp], #32
  408188:	ret
  40818c:	stp	x29, x30, [sp, #-80]!
  408190:	mov	x29, sp
  408194:	ldrb	w9, [x29, #80]
  408198:	ldr	w8, [x29, #88]
  40819c:	and	w11, w7, #0x1
  4081a0:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  4081a4:	and	w10, w3, #0x1
  4081a8:	strb	w11, [x12, #840]
  4081ac:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  4081b0:	adrp	x11, 411000 <tigetstr@plt+0xe980>
  4081b4:	strb	w10, [x12, #844]
  4081b8:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  4081bc:	cmp	w4, #0x1
  4081c0:	and	w9, w9, #0x1
  4081c4:	stp	x26, x25, [sp, #16]
  4081c8:	stp	x24, x23, [sp, #32]
  4081cc:	stp	x22, x21, [sp, #48]
  4081d0:	stp	x20, x19, [sp, #64]
  4081d4:	mov	w19, w6
  4081d8:	mov	w22, w5
  4081dc:	mov	w21, w4
  4081e0:	mov	w20, w2
  4081e4:	mov	w23, w1
  4081e8:	adrp	x25, 411000 <tigetstr@plt+0xe980>
  4081ec:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  4081f0:	str	w5, [x11, #708]
  4081f4:	adrp	x11, 411000 <tigetstr@plt+0xe980>
  4081f8:	strb	w9, [x10, #848]
  4081fc:	cset	w9, lt  // lt = tstop
  408200:	and	w8, w8, #0x3
  408204:	str	w4, [x25, #704]
  408208:	str	w8, [x12, #852]
  40820c:	strb	w9, [x11, #856]
  408210:	cbz	x0, 4082a0 <tigetstr@plt+0x5c20>
  408214:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408218:	add	x1, x1, #0x91a
  40821c:	mov	x24, x0
  408220:	bl	402450 <strcmp@plt>
  408224:	cbz	w0, 408298 <tigetstr@plt+0x5c18>
  408228:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  40822c:	add	x1, x1, #0x91f
  408230:	mov	x0, x24
  408234:	bl	402450 <strcmp@plt>
  408238:	cbz	w0, 408298 <tigetstr@plt+0x5c18>
  40823c:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408240:	add	x1, x1, #0x924
  408244:	mov	x0, x24
  408248:	bl	402450 <strcmp@plt>
  40824c:	cbz	w0, 408298 <tigetstr@plt+0x5c18>
  408250:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408254:	add	x1, x1, #0x92b
  408258:	mov	x0, x24
  40825c:	bl	402450 <strcmp@plt>
  408260:	cbz	w0, 4084a4 <tigetstr@plt+0x5e24>
  408264:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408268:	add	x1, x1, #0x92e
  40826c:	mov	x0, x24
  408270:	bl	402450 <strcmp@plt>
  408274:	cbz	w0, 4084e0 <tigetstr@plt+0x5e60>
  408278:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  40827c:	add	x1, x1, #0x932
  408280:	mov	x0, x24
  408284:	bl	402450 <strcmp@plt>
  408288:	cmp	w0, #0x0
  40828c:	cset	w8, eq  // eq = none
  408290:	lsl	w8, w8, #2
  408294:	b	4082a4 <tigetstr@plt+0x5c24>
  408298:	mov	w8, #0x1                   	// #1
  40829c:	b	4082a4 <tigetstr@plt+0x5c24>
  4082a0:	mov	w8, wzr
  4082a4:	adrp	x24, 411000 <tigetstr@plt+0xe980>
  4082a8:	adrp	x26, 411000 <tigetstr@plt+0xe980>
  4082ac:	cmp	w23, #0x4
  4082b0:	str	w8, [x24, #860]
  4082b4:	str	w23, [x26, #864]
  4082b8:	b.hi	40839c <tigetstr@plt+0x5d1c>  // b.pmore
  4082bc:	adrp	x9, 40d000 <tigetstr@plt+0xa980>
  4082c0:	mov	w8, w23
  4082c4:	add	x9, x9, #0xc94
  4082c8:	adr	x10, 4082d8 <tigetstr@plt+0x5c58>
  4082cc:	ldrb	w11, [x9, x8]
  4082d0:	add	x10, x10, x11, lsl #2
  4082d4:	br	x10
  4082d8:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  4082dc:	adrp	x11, 410000 <tigetstr@plt+0xd980>
  4082e0:	adrp	x13, 410000 <tigetstr@plt+0xd980>
  4082e4:	ldr	x9, [x9, #3920]
  4082e8:	ldr	x11, [x11, #4064]
  4082ec:	ldr	x13, [x13, #4000]
  4082f0:	b	408350 <tigetstr@plt+0x5cd0>
  4082f4:	adrp	x10, 410000 <tigetstr@plt+0xd980>
  4082f8:	ldr	x10, [x10, #4032]
  4082fc:	adrp	x12, 410000 <tigetstr@plt+0xd980>
  408300:	adrp	x14, 410000 <tigetstr@plt+0xd980>
  408304:	ldr	x12, [x12, #4056]
  408308:	ldr	x14, [x14, #4008]
  40830c:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  408310:	adrp	x8, 40f000 <tigetstr@plt+0xc980>
  408314:	str	x10, [x9, #872]
  408318:	adrp	x9, 40f000 <tigetstr@plt+0xc980>
  40831c:	adrp	x11, 411000 <tigetstr@plt+0xe980>
  408320:	adrp	x13, 411000 <tigetstr@plt+0xe980>
  408324:	add	x8, x8, #0x93b
  408328:	add	x9, x9, #0x93e
  40832c:	str	x12, [x11, #880]
  408330:	str	x14, [x13, #888]
  408334:	b	40838c <tigetstr@plt+0x5d0c>
  408338:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  40833c:	adrp	x11, 410000 <tigetstr@plt+0xd980>
  408340:	adrp	x13, 410000 <tigetstr@plt+0xd980>
  408344:	ldr	x9, [x9, #4040]
  408348:	ldr	x11, [x11, #3976]
  40834c:	ldr	x13, [x13, #3888]
  408350:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408354:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  408358:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  40835c:	cmp	w22, #0x1
  408360:	adrp	x14, 40f000 <tigetstr@plt+0xc980>
  408364:	adrp	x15, 40c000 <tigetstr@plt+0x9980>
  408368:	add	x14, x14, #0x936
  40836c:	add	x15, x15, #0x8f5
  408370:	str	x9, [x8, #872]
  408374:	ccmp	w21, #0x0, #0x4, gt
  408378:	adrp	x8, 40f000 <tigetstr@plt+0xc980>
  40837c:	str	x11, [x10, #880]
  408380:	str	x13, [x12, #888]
  408384:	csel	x9, x15, x14, gt
  408388:	add	x8, x8, #0x938
  40838c:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  408390:	adrp	x11, 411000 <tigetstr@plt+0xe980>
  408394:	str	x9, [x10, #712]
  408398:	str	x8, [x11, #720]
  40839c:	sub	w8, w20, #0x1
  4083a0:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  4083a4:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  4083a8:	cmp	w8, #0x3
  4083ac:	strb	wzr, [x9, #896]
  4083b0:	str	w20, [x10, #900]
  4083b4:	b.hi	408488 <tigetstr@plt+0x5e08>  // b.pmore
  4083b8:	adrp	x9, 40d000 <tigetstr@plt+0xa980>
  4083bc:	add	x9, x9, #0xc99
  4083c0:	adr	x10, 4083d0 <tigetstr@plt+0x5d50>
  4083c4:	ldrb	w11, [x9, x8]
  4083c8:	add	x10, x10, x11, lsl #2
  4083cc:	br	x10
  4083d0:	cbz	w19, 40848c <tigetstr@plt+0x5e0c>
  4083d4:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4083d8:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  4083dc:	ldr	x8, [x8, #3856]
  4083e0:	ldr	x9, [x9, #3968]
  4083e4:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4083e8:	add	x1, x1, #0x940
  4083ec:	ldr	x0, [x8]
  4083f0:	ldr	x2, [x9]
  4083f4:	bl	402640 <fprintf@plt>
  4083f8:	b	408488 <tigetstr@plt+0x5e08>
  4083fc:	cbnz	w19, 4084e8 <tigetstr@plt+0x5e68>
  408400:	adrp	x9, 40d000 <tigetstr@plt+0xa980>
  408404:	adrp	x11, 40d000 <tigetstr@plt+0xa980>
  408408:	adrp	x13, 40d000 <tigetstr@plt+0xa980>
  40840c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408410:	add	x9, x9, #0xcf4
  408414:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  408418:	add	x11, x11, #0xda4
  40841c:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  408420:	add	x13, x13, #0xe40
  408424:	b	40847c <tigetstr@plt+0x5dfc>
  408428:	cbnz	w19, 408510 <tigetstr@plt+0x5e90>
  40842c:	adrp	x9, 40e000 <tigetstr@plt+0xb980>
  408430:	adrp	x11, 40e000 <tigetstr@plt+0xb980>
  408434:	adrp	x13, 40e000 <tigetstr@plt+0xb980>
  408438:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40843c:	add	x9, x9, #0x4b8
  408440:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  408444:	add	x11, x11, #0x568
  408448:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  40844c:	add	x13, x13, #0x604
  408450:	b	40847c <tigetstr@plt+0x5dfc>
  408454:	cbnz	w19, 408538 <tigetstr@plt+0x5eb8>
  408458:	adrp	x9, 40e000 <tigetstr@plt+0xb980>
  40845c:	adrp	x11, 40e000 <tigetstr@plt+0xb980>
  408460:	adrp	x13, 40e000 <tigetstr@plt+0xb980>
  408464:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408468:	add	x9, x9, #0xc7c
  40846c:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  408470:	add	x11, x11, #0xd2c
  408474:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  408478:	add	x13, x13, #0xdc8
  40847c:	str	x9, [x8, #904]
  408480:	str	x11, [x10, #912]
  408484:	str	x13, [x12, #920]
  408488:	cbnz	w19, 4084ac <tigetstr@plt+0x5e2c>
  40848c:	ldp	x20, x19, [sp, #64]
  408490:	ldp	x22, x21, [sp, #48]
  408494:	ldp	x24, x23, [sp, #32]
  408498:	ldp	x26, x25, [sp, #16]
  40849c:	ldp	x29, x30, [sp], #80
  4084a0:	ret
  4084a4:	mov	w8, #0x2                   	// #2
  4084a8:	b	4082a4 <tigetstr@plt+0x5c24>
  4084ac:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4084b0:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  4084b4:	ldr	x8, [x8, #3856]
  4084b8:	ldr	x9, [x9, #3968]
  4084bc:	ldr	w3, [x25, #704]
  4084c0:	ldr	w4, [x24, #860]
  4084c4:	ldr	x0, [x8]
  4084c8:	ldr	x2, [x9]
  4084cc:	ldr	w5, [x26, #864]
  4084d0:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4084d4:	add	x1, x1, #0x9cd
  4084d8:	bl	402640 <fprintf@plt>
  4084dc:	b	40848c <tigetstr@plt+0x5e0c>
  4084e0:	mov	w8, #0x3                   	// #3
  4084e4:	b	4082a4 <tigetstr@plt+0x5c24>
  4084e8:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4084ec:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  4084f0:	ldr	x8, [x8, #3856]
  4084f4:	ldr	x9, [x9, #3968]
  4084f8:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4084fc:	add	x1, x1, #0x965
  408500:	ldr	x0, [x8]
  408504:	ldr	x2, [x9]
  408508:	bl	402640 <fprintf@plt>
  40850c:	b	408400 <tigetstr@plt+0x5d80>
  408510:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  408514:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  408518:	ldr	x8, [x8, #3856]
  40851c:	ldr	x9, [x9, #3968]
  408520:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408524:	add	x1, x1, #0x989
  408528:	ldr	x0, [x8]
  40852c:	ldr	x2, [x9]
  408530:	bl	402640 <fprintf@plt>
  408534:	b	40842c <tigetstr@plt+0x5dac>
  408538:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40853c:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  408540:	ldr	x8, [x8, #3856]
  408544:	ldr	x9, [x9, #3968]
  408548:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  40854c:	add	x1, x1, #0x9aa
  408550:	ldr	x0, [x8]
  408554:	ldr	x2, [x9]
  408558:	bl	402640 <fprintf@plt>
  40855c:	b	408458 <tigetstr@plt+0x5dd8>
  408560:	stp	x29, x30, [sp, #-64]!
  408564:	stp	x24, x23, [sp, #16]
  408568:	stp	x22, x21, [sp, #32]
  40856c:	stp	x20, x19, [sp, #48]
  408570:	mov	x29, sp
  408574:	mov	x20, x0
  408578:	bl	402160 <strlen@plt>
  40857c:	mov	x19, x0
  408580:	cmp	w19, #0x2
  408584:	b.lt	4085ec <tigetstr@plt+0x5f6c>  // b.tstop
  408588:	adrp	x21, 40f000 <tigetstr@plt+0xc980>
  40858c:	adrp	x22, 40f000 <tigetstr@plt+0xc980>
  408590:	mov	w23, wzr
  408594:	sub	w24, w19, #0x1
  408598:	add	x21, x21, #0x9fa
  40859c:	add	x22, x22, #0x9fd
  4085a0:	b	4085b4 <tigetstr@plt+0x5f34>
  4085a4:	mov	w23, #0x1                   	// #1
  4085a8:	subs	x24, x24, #0x1
  4085ac:	add	x20, x20, #0x1
  4085b0:	b.eq	4085f0 <tigetstr@plt+0x5f70>  // b.none
  4085b4:	mov	w2, #0x2                   	// #2
  4085b8:	mov	x0, x20
  4085bc:	mov	x1, x21
  4085c0:	bl	4022a0 <strncmp@plt>
  4085c4:	cbz	w0, 4085a4 <tigetstr@plt+0x5f24>
  4085c8:	mov	w2, #0x2                   	// #2
  4085cc:	mov	x0, x20
  4085d0:	mov	x1, x22
  4085d4:	bl	4022a0 <strncmp@plt>
  4085d8:	cbnz	w0, 4085a8 <tigetstr@plt+0x5f28>
  4085dc:	mov	w9, #0x1                   	// #1
  4085e0:	mov	w8, w23
  4085e4:	tbz	w9, #0, 4085fc <tigetstr@plt+0x5f7c>
  4085e8:	b	408608 <tigetstr@plt+0x5f88>
  4085ec:	mov	w23, wzr
  4085f0:	mov	w8, wzr
  4085f4:	mov	w9, wzr
  4085f8:	tbnz	w9, #0, 408608 <tigetstr@plt+0x5f88>
  4085fc:	cmp	w19, #0x32
  408600:	cset	w8, gt
  408604:	and	w8, w8, w23
  408608:	ldp	x20, x19, [sp, #48]
  40860c:	ldp	x22, x21, [sp, #32]
  408610:	ldp	x24, x23, [sp, #16]
  408614:	and	w0, w8, #0x1
  408618:	ldp	x29, x30, [sp], #64
  40861c:	ret
  408620:	stp	x29, x30, [sp, #-96]!
  408624:	stp	x28, x27, [sp, #16]
  408628:	stp	x26, x25, [sp, #32]
  40862c:	stp	x24, x23, [sp, #48]
  408630:	stp	x22, x21, [sp, #64]
  408634:	stp	x20, x19, [sp, #80]
  408638:	mov	x29, sp
  40863c:	sub	sp, sp, #0x1, lsl #12
  408640:	sub	sp, sp, #0x50
  408644:	mov	w27, w4
  408648:	mov	w20, w2
  40864c:	mov	x21, x0
  408650:	str	w5, [sp, #8]
  408654:	str	w3, [sp]
  408658:	str	x1, [sp, #32]
  40865c:	cbnz	x1, 408674 <tigetstr@plt+0x5ff4>
  408660:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408664:	str	x21, [x8, #928]
  408668:	adrp	x8, 409000 <tigetstr@plt+0x6980>
  40866c:	add	x8, x8, #0x314
  408670:	str	x8, [sp, #32]
  408674:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  408678:	add	x0, x0, #0x3a8
  40867c:	mov	x1, xzr
  408680:	bl	409380 <tigetstr@plt+0x6d00>
  408684:	adrp	x19, 411000 <tigetstr@plt+0xe980>
  408688:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40868c:	cbz	w20, 4086a8 <tigetstr@plt+0x6028>
  408690:	ldrb	w8, [x8, #896]
  408694:	cmp	w8, #0x0
  408698:	mov	w8, #0x8                   	// #8
  40869c:	csel	w8, wzr, w8, ne  // ne = any
  4086a0:	str	w8, [x19, #960]
  4086a4:	b	408714 <tigetstr@plt+0x6094>
  4086a8:	ldr	x1, [x21]
  4086ac:	adrp	x20, 411000 <tigetstr@plt+0xe980>
  4086b0:	add	x20, x20, #0x3a8
  4086b4:	mov	x0, x20
  4086b8:	bl	409380 <tigetstr@plt+0x6d00>
  4086bc:	cbnz	w27, 4086e8 <tigetstr@plt+0x6068>
  4086c0:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4086c4:	ldr	x8, [x8, #936]
  4086c8:	mov	w9, #0x3d                  	// #61
  4086cc:	b	4086d8 <tigetstr@plt+0x6058>
  4086d0:	strb	w9, [x8]
  4086d4:	add	x8, x8, #0x1
  4086d8:	ldrb	w10, [x8]
  4086dc:	cmp	w10, #0x3a
  4086e0:	b.eq	4086d0 <tigetstr@plt+0x6050>  // b.none
  4086e4:	cbnz	w10, 4086d4 <tigetstr@plt+0x6054>
  4086e8:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4086ec:	ldr	x1, [x8, #712]
  4086f0:	mov	x0, x20
  4086f4:	bl	409380 <tigetstr@plt+0x6d00>
  4086f8:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4086fc:	ldr	w8, [x8, #708]
  408700:	ldr	x9, [x20, #8]
  408704:	cmp	w8, #0x2
  408708:	str	w9, [x19, #960]
  40870c:	b.lt	408714 <tigetstr@plt+0x6094>  // b.tstop
  408710:	bl	4093d4 <tigetstr@plt+0x6d54>
  408714:	ldrh	w8, [x21, #56]
  408718:	cbz	w8, 408854 <tigetstr@plt+0x61d4>
  40871c:	adrp	x26, 411000 <tigetstr@plt+0xe980>
  408720:	mov	x22, xzr
  408724:	mov	w19, wzr
  408728:	add	x24, x21, #0x30
  40872c:	add	x26, x26, #0x368
  408730:	adrp	x28, 411000 <tigetstr@plt+0xe980>
  408734:	str	wzr, [sp, #28]
  408738:	b	408768 <tigetstr@plt+0x60e8>
  40873c:	add	w8, w20, #0x1
  408740:	cmp	w8, w19
  408744:	csinc	w19, w19, w20, ls  // ls = plast
  408748:	add	x0, sp, #0x34
  40874c:	bl	409580 <tigetstr@plt+0x6f00>
  408750:	mov	w8, #0x1                   	// #1
  408754:	str	w8, [sp, #28]
  408758:	ldrh	w8, [x21, #56]
  40875c:	add	x22, x22, #0x1
  408760:	cmp	x22, x8
  408764:	b.cs	40885c <tigetstr@plt+0x61dc>  // b.hs, b.nlast
  408768:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  40876c:	ldr	w25, [x9, #900]
  408770:	cmp	x22, #0x2b
  408774:	b.hi	40878c <tigetstr@plt+0x610c>  // b.pmore
  408778:	cmp	w25, #0x1
  40877c:	b.eq	40878c <tigetstr@plt+0x610c>  // b.none
  408780:	ldr	x9, [x28, #904]
  408784:	ldr	w20, [x9, x22, lsl #2]
  408788:	b	408790 <tigetstr@plt+0x6110>
  40878c:	mov	w20, w22
  408790:	cmp	w20, #0x2c
  408794:	mov	w9, w20
  408798:	mov	x10, x26
  40879c:	b.lt	4087b4 <tigetstr@plt+0x6134>  // b.tstop
  4087a0:	ldrh	w9, [x21, #62]
  4087a4:	and	w8, w8, #0xffff
  4087a8:	sub	w8, w20, w8
  4087ac:	mov	x10, x24
  4087b0:	add	w9, w8, w9
  4087b4:	ldr	x8, [x10]
  4087b8:	mov	w0, wzr
  4087bc:	mov	w1, w20
  4087c0:	ldr	x23, [x8, w9, sxtw #3]
  4087c4:	bl	40942c <tigetstr@plt+0x6dac>
  4087c8:	tbz	w0, #0, 408758 <tigetstr@plt+0x60d8>
  4087cc:	cmp	w25, #0x3
  4087d0:	b.eq	40880c <tigetstr@plt+0x618c>  // b.none
  4087d4:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4087d8:	ldr	w8, [x8, #864]
  4087dc:	cmp	w8, #0x1
  4087e0:	b.hi	40880c <tigetstr@plt+0x618c>  // b.pmore
  4087e4:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4087e8:	ldr	x8, [x8, #3912]
  4087ec:	ldrb	w8, [x8]
  4087f0:	cbnz	w8, 40880c <tigetstr@plt+0x618c>
  4087f4:	ldrb	w8, [x23]
  4087f8:	cmp	w8, #0x4f
  4087fc:	b.ne	40880c <tigetstr@plt+0x618c>  // b.any
  408800:	ldrb	w8, [x23, #1]
  408804:	cmp	w8, #0x54
  408808:	b.eq	408758 <tigetstr@plt+0x60d8>  // b.none
  40880c:	ldr	x8, [sp, #32]
  408810:	mov	w0, wzr
  408814:	mov	w1, w20
  408818:	blr	x8
  40881c:	cmn	w0, #0x1
  408820:	b.eq	408758 <tigetstr@plt+0x60d8>  // b.none
  408824:	mov	w25, w0
  408828:	add	x0, sp, #0x34
  40882c:	mov	x1, x23
  408830:	bl	402510 <strcpy@plt>
  408834:	cmp	w25, #0x0
  408838:	b.gt	40873c <tigetstr@plt+0x60bc>
  40883c:	add	x0, sp, #0x34
  408840:	bl	402160 <strlen@plt>
  408844:	add	x8, sp, #0x34
  408848:	mov	w9, #0x40                  	// #64
  40884c:	strh	w9, [x8, x0]
  408850:	b	408748 <tigetstr@plt+0x60c8>
  408854:	str	wzr, [sp, #28]
  408858:	mov	w19, wzr
  40885c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408860:	ldrb	w8, [x8, #896]
  408864:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  408868:	ldr	w9, [x9, #960]
  40886c:	cmp	w8, #0x0
  408870:	mov	w8, #0x8                   	// #8
  408874:	csel	w8, wzr, w8, ne  // ne = any
  408878:	cmp	w9, w8
  40887c:	b.eq	408894 <tigetstr@plt+0x6214>  // b.none
  408880:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408884:	ldr	w8, [x8, #708]
  408888:	cmp	w8, #0x2
  40888c:	b.lt	408894 <tigetstr@plt+0x6214>  // b.tstop
  408890:	bl	4093d4 <tigetstr@plt+0x6d54>
  408894:	ldrh	w8, [x21, #58]
  408898:	str	w27, [sp, #4]
  40889c:	cbz	w8, 408a18 <tigetstr@plt+0x6398>
  4088a0:	adrp	x24, 411000 <tigetstr@plt+0xe980>
  4088a4:	mov	x20, xzr
  4088a8:	mov	w28, wzr
  4088ac:	add	x23, x21, #0x30
  4088b0:	add	x24, x24, #0x370
  4088b4:	adrp	x22, 411000 <tigetstr@plt+0xe980>
  4088b8:	b	408930 <tigetstr@plt+0x62b0>
  4088bc:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4088c0:	add	x0, sp, #0x34
  4088c4:	add	x1, x1, #0xa04
  4088c8:	mov	x2, x26
  4088cc:	mov	w27, w25
  4088d0:	bl	4021d0 <sprintf@plt>
  4088d4:	add	x0, sp, #0x34
  4088d8:	bl	402160 <strlen@plt>
  4088dc:	ldr	x8, [x21, #24]
  4088e0:	ldr	w26, [x8, x27, lsl #2]
  4088e4:	add	x8, sp, #0x34
  4088e8:	add	x27, x8, x0
  4088ec:	mov	w0, w26
  4088f0:	bl	4095b0 <tigetstr@plt+0x6f30>
  4088f4:	mov	x1, x0
  4088f8:	mov	x0, x27
  4088fc:	mov	w2, w26
  408900:	bl	4021d0 <sprintf@plt>
  408904:	add	w8, w25, #0x1
  408908:	cmp	w8, w28
  40890c:	csinc	w28, w28, w25, ls  // ls = plast
  408910:	add	x0, sp, #0x34
  408914:	bl	409580 <tigetstr@plt+0x6f00>
  408918:	mov	w8, #0x1                   	// #1
  40891c:	str	w8, [sp, #28]
  408920:	ldrh	w8, [x21, #58]
  408924:	add	x20, x20, #0x1
  408928:	cmp	x20, x8
  40892c:	b.cs	408a1c <tigetstr@plt+0x639c>  // b.hs, b.nlast
  408930:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  408934:	ldr	w27, [x9, #900]
  408938:	cmp	x20, #0x26
  40893c:	b.hi	408954 <tigetstr@plt+0x62d4>  // b.pmore
  408940:	cmp	w27, #0x1
  408944:	b.eq	408954 <tigetstr@plt+0x62d4>  // b.none
  408948:	ldr	x9, [x22, #912]
  40894c:	ldr	w25, [x9, x20, lsl #2]
  408950:	b	408958 <tigetstr@plt+0x62d8>
  408954:	mov	w25, w20
  408958:	cmp	w25, #0x27
  40895c:	mov	w9, w25
  408960:	mov	x10, x24
  408964:	b.lt	408984 <tigetstr@plt+0x6304>  // b.tstop
  408968:	ldrh	w9, [x21, #64]
  40896c:	ldrh	w10, [x21, #62]
  408970:	and	w8, w8, #0xffff
  408974:	sub	w8, w25, w8
  408978:	add	w8, w8, w9
  40897c:	add	w9, w8, w10
  408980:	mov	x10, x23
  408984:	ldr	x8, [x10]
  408988:	mov	w0, #0x1                   	// #1
  40898c:	mov	w1, w25
  408990:	ldr	x26, [x8, w9, sxtw #3]
  408994:	bl	40942c <tigetstr@plt+0x6dac>
  408998:	tbz	w0, #0, 408920 <tigetstr@plt+0x62a0>
  40899c:	cmp	w27, #0x3
  4089a0:	b.eq	4089dc <tigetstr@plt+0x635c>  // b.none
  4089a4:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4089a8:	ldr	w8, [x8, #864]
  4089ac:	cmp	w8, #0x1
  4089b0:	b.hi	4089dc <tigetstr@plt+0x635c>  // b.pmore
  4089b4:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  4089b8:	ldr	x8, [x8, #3912]
  4089bc:	ldrb	w8, [x8]
  4089c0:	cbnz	w8, 4089dc <tigetstr@plt+0x635c>
  4089c4:	ldrb	w8, [x26]
  4089c8:	cmp	w8, #0x4f
  4089cc:	b.ne	4089dc <tigetstr@plt+0x635c>  // b.any
  4089d0:	ldrb	w8, [x26, #1]
  4089d4:	cmp	w8, #0x54
  4089d8:	b.eq	408920 <tigetstr@plt+0x62a0>  // b.none
  4089dc:	ldr	x8, [sp, #32]
  4089e0:	mov	w0, #0x1                   	// #1
  4089e4:	mov	w1, w25
  4089e8:	blr	x8
  4089ec:	cmn	w0, #0x1
  4089f0:	b.eq	408920 <tigetstr@plt+0x62a0>  // b.none
  4089f4:	ldr	x8, [x21, #24]
  4089f8:	ldr	w8, [x8, w25, uxtw #2]
  4089fc:	tbz	w8, #31, 4088bc <tigetstr@plt+0x623c>
  408a00:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408a04:	add	x0, sp, #0x34
  408a08:	add	x1, x1, #0xa00
  408a0c:	mov	x2, x26
  408a10:	bl	4021d0 <sprintf@plt>
  408a14:	b	408910 <tigetstr@plt+0x6290>
  408a18:	mov	w28, wzr
  408a1c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408a20:	ldrb	w8, [x8, #896]
  408a24:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  408a28:	ldr	w9, [x9, #960]
  408a2c:	cmp	w8, #0x0
  408a30:	mov	w8, #0x8                   	// #8
  408a34:	csel	w8, wzr, w8, ne  // ne = any
  408a38:	cmp	w9, w8
  408a3c:	b.eq	408a54 <tigetstr@plt+0x63d4>  // b.none
  408a40:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408a44:	ldr	w8, [x8, #708]
  408a48:	cmp	w8, #0x2
  408a4c:	b.lt	408a54 <tigetstr@plt+0x63d4>  // b.tstop
  408a50:	bl	4093d4 <tigetstr@plt+0x6d54>
  408a54:	ldr	x0, [x21]
  408a58:	add	w19, w19, w28, lsl #1
  408a5c:	bl	402160 <strlen@plt>
  408a60:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  408a64:	ldr	w9, [x9, #864]
  408a68:	add	w8, w19, w0
  408a6c:	add	w10, w8, #0xd
  408a70:	add	w8, w8, #0xe
  408a74:	tst	w10, #0x1
  408a78:	csel	w27, w10, w8, eq  // eq = none
  408a7c:	cmp	w9, #0x2
  408a80:	b.ne	408ad8 <tigetstr@plt+0x6458>  // b.any
  408a84:	ldr	x19, [x21, #32]
  408a88:	ldr	x1, [x19, #3160]
  408a8c:	add	x8, x1, #0x1
  408a90:	cmp	x8, #0x2
  408a94:	b.cc	408ad8 <tigetstr@plt+0x6458>  // b.lo, b.ul, b.last
  408a98:	ldr	x0, [x19, #400]
  408a9c:	add	x8, x0, #0x1
  408aa0:	cmp	x8, #0x2
  408aa4:	b.cc	408ab4 <tigetstr@plt+0x6434>  // b.lo, b.ul, b.last
  408aa8:	bl	402450 <strcmp@plt>
  408aac:	cbnz	w0, 408ab4 <tigetstr@plt+0x6434>
  408ab0:	str	xzr, [x19, #400]
  408ab4:	ldr	x19, [x21, #32]
  408ab8:	ldr	x0, [x19, #984]
  408abc:	add	x8, x0, #0x1
  408ac0:	cmp	x8, #0x2
  408ac4:	b.cc	408ad8 <tigetstr@plt+0x6458>  // b.lo, b.ul, b.last
  408ac8:	ldr	x1, [x19, #3160]
  408acc:	bl	402450 <strcmp@plt>
  408ad0:	cbnz	w0, 408ad8 <tigetstr@plt+0x6458>
  408ad4:	str	xzr, [x19, #984]
  408ad8:	ldrh	w8, [x21, #60]
  408adc:	str	w27, [sp, #12]
  408ae0:	cbz	w8, 40903c <tigetstr@plt+0x69bc>
  408ae4:	adrp	x24, 411000 <tigetstr@plt+0xe980>
  408ae8:	mov	x25, xzr
  408aec:	mov	w27, wzr
  408af0:	add	x9, x21, #0x30
  408af4:	add	x24, x24, #0x378
  408af8:	str	x9, [sp, #16]
  408afc:	b	408b14 <tigetstr@plt+0x6494>
  408b00:	mov	x24, x28
  408b04:	ldrh	w8, [x21, #60]
  408b08:	add	x25, x25, #0x1
  408b0c:	cmp	x25, x8
  408b10:	b.cs	409040 <tigetstr@plt+0x69c0>  // b.hs, b.nlast
  408b14:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  408b18:	ldr	w22, [x9, #900]
  408b1c:	cmp	x25, #0x19d
  408b20:	b.hi	408b40 <tigetstr@plt+0x64c0>  // b.pmore
  408b24:	cmp	w22, #0x1
  408b28:	mov	w23, w25
  408b2c:	b.eq	408b44 <tigetstr@plt+0x64c4>  // b.none
  408b30:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  408b34:	ldr	x9, [x9, #920]
  408b38:	ldr	w23, [x9, x25, lsl #2]
  408b3c:	b	408b44 <tigetstr@plt+0x64c4>
  408b40:	mov	w23, w25
  408b44:	cmp	w23, #0x19e
  408b48:	mov	w9, w23
  408b4c:	mov	x10, x24
  408b50:	b.lt	408b78 <tigetstr@plt+0x64f8>  // b.tstop
  408b54:	ldrh	w9, [x21, #66]
  408b58:	ldrh	w10, [x21, #64]
  408b5c:	and	w8, w8, #0xffff
  408b60:	sub	w8, w23, w8
  408b64:	ldrh	w11, [x21, #62]
  408b68:	add	w8, w8, w9
  408b6c:	add	w8, w8, w10
  408b70:	ldr	x10, [sp, #16]
  408b74:	add	w9, w8, w11
  408b78:	ldr	x8, [x10]
  408b7c:	ldr	x19, [x21, #32]
  408b80:	mov	w0, #0x2                   	// #2
  408b84:	mov	w1, w23
  408b88:	ldr	x20, [x8, w9, sxtw #3]
  408b8c:	ldr	x26, [x19, w23, uxtw #3]
  408b90:	bl	40942c <tigetstr@plt+0x6dac>
  408b94:	tbz	w0, #0, 408b04 <tigetstr@plt+0x6484>
  408b98:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408b9c:	mov	x28, x24
  408ba0:	ldr	w24, [x8, #864]
  408ba4:	cmp	w22, #0x3
  408ba8:	b.eq	408bdc <tigetstr@plt+0x655c>  // b.none
  408bac:	cmp	w24, #0x1
  408bb0:	b.hi	408bdc <tigetstr@plt+0x655c>  // b.pmore
  408bb4:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  408bb8:	ldr	x8, [x8, #3912]
  408bbc:	ldrb	w8, [x8]
  408bc0:	cbnz	w8, 408bdc <tigetstr@plt+0x655c>
  408bc4:	ldrb	w8, [x20]
  408bc8:	cmp	w8, #0x4f
  408bcc:	b.ne	408bdc <tigetstr@plt+0x655c>  // b.any
  408bd0:	ldrb	w8, [x20, #1]
  408bd4:	cmp	w8, #0x54
  408bd8:	b.eq	408b00 <tigetstr@plt+0x6480>  // b.none
  408bdc:	cmp	w24, #0x2
  408be0:	b.ne	408c94 <tigetstr@plt+0x6614>  // b.any
  408be4:	mov	x0, x20
  408be8:	bl	402160 <strlen@plt>
  408bec:	cmp	x0, #0x2
  408bf0:	b.hi	408b00 <tigetstr@plt+0x6480>  // b.pmore
  408bf4:	cmp	w24, #0x2
  408bf8:	b.ne	408c94 <tigetstr@plt+0x6614>  // b.any
  408bfc:	ldr	x8, [x19, #416]
  408c00:	mov	x24, x28
  408c04:	add	x8, x8, #0x1
  408c08:	cmp	x8, #0x1
  408c0c:	b.hi	408c20 <tigetstr@plt+0x65a0>  // b.pmore
  408c10:	ldr	x8, [x19, #864]
  408c14:	add	x8, x8, #0x1
  408c18:	cmp	x8, #0x2
  408c1c:	b.cc	408c48 <tigetstr@plt+0x65c8>  // b.lo, b.ul, b.last
  408c20:	cmp	w23, #0x2a
  408c24:	b.eq	408c40 <tigetstr@plt+0x65c0>  // b.none
  408c28:	cmp	w23, #0x1f
  408c2c:	b.ne	408c48 <tigetstr@plt+0x65c8>  // b.any
  408c30:	ldr	x8, [x19, #248]
  408c34:	cbz	x8, 408ebc <tigetstr@plt+0x683c>
  408c38:	cmp	w23, #0x2a
  408c3c:	b.ne	408c48 <tigetstr@plt+0x65c8>  // b.any
  408c40:	ldr	x8, [x19, #336]
  408c44:	cbz	x8, 408eb0 <tigetstr@plt+0x6830>
  408c48:	ldr	x8, [x19, #312]
  408c4c:	add	x8, x8, #0x1
  408c50:	cmp	x8, #0x2
  408c54:	b.cc	408c98 <tigetstr@plt+0x6618>  // b.lo, b.ul, b.last
  408c58:	cmp	w23, #0x27
  408c5c:	b.ne	408c98 <tigetstr@plt+0x6618>  // b.any
  408c60:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408c64:	ldr	x8, [x8, #968]
  408c68:	ldr	x22, [x19, #1048]
  408c6c:	mov	x0, x21
  408c70:	str	x8, [x19, #1048]
  408c74:	bl	4025c0 <_nc_trim_sgr0@plt>
  408c78:	mov	x19, x0
  408c7c:	mov	x0, x26
  408c80:	mov	x1, x19
  408c84:	bl	402450 <strcmp@plt>
  408c88:	cbz	w0, 408ee0 <tigetstr@plt+0x6860>
  408c8c:	mov	x26, x19
  408c90:	b	408ef8 <tigetstr@plt+0x6878>
  408c94:	mov	x24, x28
  408c98:	ldr	x8, [sp, #32]
  408c9c:	mov	w0, #0x2                   	// #2
  408ca0:	mov	w1, w23
  408ca4:	mov	w19, w23
  408ca8:	blr	x8
  408cac:	cmn	w0, #0x1
  408cb0:	strb	wzr, [sp, #52]
  408cb4:	b.eq	408cf0 <tigetstr@plt+0x6670>  // b.none
  408cb8:	add	x8, x26, #0x1
  408cbc:	cmp	x8, #0x2
  408cc0:	b.cs	408d18 <tigetstr@plt+0x6698>  // b.hs, b.nlast
  408cc4:	cmp	x8, #0x1
  408cc8:	b.hi	408d2c <tigetstr@plt+0x66ac>  // b.pmore
  408ccc:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408cd0:	add	x0, sp, #0x34
  408cd4:	add	x1, x1, #0xa00
  408cd8:	mov	x2, x20
  408cdc:	bl	4021d0 <sprintf@plt>
  408ce0:	add	x0, sp, #0x34
  408ce4:	bl	409580 <tigetstr@plt+0x6f00>
  408ce8:	mov	w8, #0x1                   	// #1
  408cec:	str	w8, [sp, #28]
  408cf0:	add	x8, x26, #0x1
  408cf4:	cmp	x8, #0x2
  408cf8:	b.cc	408b04 <tigetstr@plt+0x6484>  // b.lo, b.ul, b.last
  408cfc:	ldr	x8, [x21, #32]
  408d00:	ldr	x8, [x8, x19, lsl #3]
  408d04:	cmp	x26, x8
  408d08:	b.eq	408b04 <tigetstr@plt+0x6484>  // b.none
  408d0c:	mov	x0, x26
  408d10:	bl	402490 <free@plt>
  408d14:	b	408b04 <tigetstr@plt+0x6484>
  408d18:	add	w9, w23, #0x1
  408d1c:	cmp	w9, w27
  408d20:	csinc	w27, w27, w23, ls  // ls = plast
  408d24:	cmp	x8, #0x1
  408d28:	b.ls	408ccc <tigetstr@plt+0x664c>  // b.plast
  408d2c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408d30:	ldr	w8, [x8, #864]
  408d34:	orr	w9, w8, #0x1
  408d38:	cmp	w9, #0x3
  408d3c:	b.ne	408d6c <tigetstr@plt+0x66ec>  // b.any
  408d40:	ldr	w2, [sp, #8]
  408d44:	mov	w1, #0x1                   	// #1
  408d48:	mov	x0, x26
  408d4c:	bl	402400 <_nc_tic_expand@plt>
  408d50:	cmp	w23, #0x19d
  408d54:	mov	x23, x0
  408d58:	b.hi	408de8 <tigetstr@plt+0x6768>  // b.pmore
  408d5c:	adrp	x8, 40f000 <tigetstr@plt+0xc980>
  408d60:	add	x8, x8, #0x440
  408d64:	ldrsh	w2, [x8, x19, lsl #1]
  408d68:	b	408e40 <tigetstr@plt+0x67c0>
  408d6c:	ldr	w2, [sp, #8]
  408d70:	cmp	w8, #0x0
  408d74:	cset	w1, eq  // eq = none
  408d78:	mov	x0, x26
  408d7c:	bl	402400 <_nc_tic_expand@plt>
  408d80:	adrp	x22, 411000 <tigetstr@plt+0xe980>
  408d84:	add	x22, x22, #0x3d0
  408d88:	mov	x23, x0
  408d8c:	mov	x0, x22
  408d90:	mov	x1, xzr
  408d94:	bl	409380 <tigetstr@plt+0x6d00>
  408d98:	mov	x0, x22
  408d9c:	mov	x1, x20
  408da0:	bl	409380 <tigetstr@plt+0x6d00>
  408da4:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408da8:	mov	x0, x22
  408dac:	add	x1, x1, #0xa65
  408db0:	bl	409380 <tigetstr@plt+0x6d00>
  408db4:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408db8:	ldrb	w8, [x8, #840]
  408dbc:	cbz	w8, 408dfc <tigetstr@plt+0x677c>
  408dc0:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408dc4:	ldr	w8, [x8, #864]
  408dc8:	cmp	w8, #0x1
  408dcc:	b.hi	408dfc <tigetstr@plt+0x677c>  // b.pmore
  408dd0:	mov	w3, #0x1                   	// #1
  408dd4:	mov	x0, x21
  408dd8:	mov	x1, x20
  408ddc:	mov	x2, x23
  408de0:	bl	4099cc <tigetstr@plt+0x734c>
  408de4:	b	408e0c <tigetstr@plt+0x678c>
  408de8:	ldrb	w8, [x23]
  408dec:	cmp	w8, #0x6b
  408df0:	b.ne	408e34 <tigetstr@plt+0x67b4>  // b.any
  408df4:	mov	w2, wzr
  408df8:	b	408e40 <tigetstr@plt+0x67c0>
  408dfc:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  408e00:	add	x0, x0, #0x3d0
  408e04:	mov	x1, x23
  408e08:	bl	409380 <tigetstr@plt+0x6d00>
  408e0c:	mov	x0, x26
  408e10:	bl	402160 <strlen@plt>
  408e14:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408e18:	ldr	w9, [sp, #12]
  408e1c:	ldr	x8, [x8, #976]
  408e20:	add	w9, w9, w0
  408e24:	add	w9, w9, #0x1
  408e28:	mov	x0, x8
  408e2c:	str	w9, [sp, #12]
  408e30:	b	408ce4 <tigetstr@plt+0x6664>
  408e34:	mov	x0, x23
  408e38:	bl	408560 <tigetstr@plt+0x5ee0>
  408e3c:	and	w2, w0, #0x1
  408e40:	mov	x0, x20
  408e44:	mov	x1, x23
  408e48:	bl	4021a0 <_nc_infotocap@plt>
  408e4c:	cbz	x0, 408e60 <tigetstr@plt+0x67e0>
  408e50:	mov	x1, x0
  408e54:	mov	x0, x20
  408e58:	bl	409950 <tigetstr@plt+0x72d0>
  408e5c:	b	409018 <tigetstr@plt+0x6998>
  408e60:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  408e64:	ldr	w8, [x8, #864]
  408e68:	cmp	w8, #0x3
  408e6c:	b.ne	408e9c <tigetstr@plt+0x681c>  // b.any
  408e70:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408e74:	add	x0, sp, #0x34
  408e78:	add	x1, x1, #0xa08
  408e7c:	mov	x2, x20
  408e80:	mov	x3, x23
  408e84:	bl	4021d0 <sprintf@plt>
  408e88:	add	x0, sp, #0x34
  408e8c:	bl	409580 <tigetstr@plt+0x6f00>
  408e90:	mov	w8, #0x1                   	// #1
  408e94:	str	w8, [sp, #28]
  408e98:	b	409018 <tigetstr@plt+0x6998>
  408e9c:	ldr	w8, [sp]
  408ea0:	cbz	w8, 408f04 <tigetstr@plt+0x6884>
  408ea4:	mov	w8, wzr
  408ea8:	tbz	wzr, #0, 408b04 <tigetstr@plt+0x6484>
  408eac:	b	408cf0 <tigetstr@plt+0x6670>
  408eb0:	mov	w8, #0x6965                	// #26981
  408eb4:	movk	w8, #0x3d, lsl #16
  408eb8:	b	408ec8 <tigetstr@plt+0x6848>
  408ebc:	mov	w8, #0x6965                	// #26981
  408ec0:	movk	w8, #0x3d, lsl #16
  408ec4:	add	w8, w8, #0x404
  408ec8:	add	x0, sp, #0x34
  408ecc:	str	w8, [sp, #52]
  408ed0:	bl	409580 <tigetstr@plt+0x6f00>
  408ed4:	mov	w8, #0x1                   	// #1
  408ed8:	str	w8, [sp, #28]
  408edc:	b	408b04 <tigetstr@plt+0x6484>
  408ee0:	ldr	x8, [x21, #32]
  408ee4:	ldr	x8, [x8, #312]
  408ee8:	cmp	x19, x8
  408eec:	b.eq	408ef8 <tigetstr@plt+0x6878>  // b.none
  408ef0:	mov	x0, x19
  408ef4:	bl	402490 <free@plt>
  408ef8:	ldr	x8, [x21, #32]
  408efc:	str	x22, [x8, #1048]
  408f00:	b	408c98 <tigetstr@plt+0x6618>
  408f04:	mov	x0, x20
  408f08:	bl	402160 <strlen@plt>
  408f0c:	ldrb	w8, [x23]
  408f10:	add	w22, w0, #0x3
  408f14:	add	x24, sp, #0x34
  408f18:	strb	w8, [sp, #52]
  408f1c:	cbnz	w8, 408f44 <tigetstr@plt+0x68c4>
  408f20:	b	408fa8 <tigetstr@plt+0x6928>
  408f24:	ldrb	w8, [x23, #1]
  408f28:	strb	w8, [x24, #1]!
  408f2c:	cbz	w8, 408fa8 <tigetstr@plt+0x6928>
  408f30:	add	x23, x23, #0x2
  408f34:	strb	wzr, [x24, #1]!
  408f38:	ldrb	w8, [x23]
  408f3c:	strb	w8, [x24]
  408f40:	cbz	w8, 408fa8 <tigetstr@plt+0x6928>
  408f44:	add	x9, sp, #0x34
  408f48:	sub	x9, x24, x9
  408f4c:	mov	w10, #0x1013                	// #4115
  408f50:	cmp	x9, x10
  408f54:	b.ge	408f7c <tigetstr@plt+0x68fc>  // b.tcont
  408f58:	and	w8, w8, #0xff
  408f5c:	cmp	w8, #0x5c
  408f60:	b.eq	408f24 <tigetstr@plt+0x68a4>  // b.none
  408f64:	cmp	w8, #0x3a
  408f68:	add	x23, x23, #0x1
  408f6c:	b.ne	408f34 <tigetstr@plt+0x68b4>  // b.any
  408f70:	mov	w8, #0x3a5c                	// #14940
  408f74:	strh	w8, [x24], #1
  408f78:	b	408f34 <tigetstr@plt+0x68b4>
  408f7c:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  408f80:	ldr	x8, [x8, #3856]
  408f84:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  408f88:	add	x1, x1, #0xa27
  408f8c:	mov	x3, x20
  408f90:	ldr	x0, [x8]
  408f94:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  408f98:	ldr	x8, [x8, #3968]
  408f9c:	ldr	x2, [x8]
  408fa0:	bl	402640 <fprintf@plt>
  408fa4:	strb	wzr, [x24]
  408fa8:	add	x8, sp, #0x34
  408fac:	sub	w8, w24, w8
  408fb0:	add	w23, w22, w8
  408fb4:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  408fb8:	mov	w2, #0x9                   	// #9
  408fbc:	add	x0, x0, #0x8e2
  408fc0:	mov	w1, w23
  408fc4:	bl	409624 <tigetstr@plt+0x6fa4>
  408fc8:	sub	w23, w23, #0x2
  408fcc:	mov	w2, #0x8                   	// #8
  408fd0:	mov	x0, x20
  408fd4:	mov	w1, w23
  408fd8:	bl	409624 <tigetstr@plt+0x6fa4>
  408fdc:	mov	x0, x20
  408fe0:	bl	402160 <strlen@plt>
  408fe4:	sub	w20, w23, w0
  408fe8:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  408fec:	mov	w2, #0xa                   	// #10
  408ff0:	add	x0, x0, #0xa65
  408ff4:	mov	w1, w20
  408ff8:	bl	409624 <tigetstr@plt+0x6fa4>
  408ffc:	sub	w1, w20, #0x1
  409000:	add	x0, sp, #0x34
  409004:	mov	w2, #0xc                   	// #12
  409008:	bl	409624 <tigetstr@plt+0x6fa4>
  40900c:	mov	w8, #0x1                   	// #1
  409010:	str	w8, [sp, #28]
  409014:	mov	x24, x28
  409018:	mov	x0, x26
  40901c:	bl	402160 <strlen@plt>
  409020:	ldr	w8, [sp, #12]
  409024:	add	w8, w8, w0
  409028:	add	w8, w8, #0x1
  40902c:	str	w8, [sp, #12]
  409030:	mov	w8, #0x1                   	// #1
  409034:	tbz	w8, #0, 408b04 <tigetstr@plt+0x6484>
  409038:	b	408cf0 <tigetstr@plt+0x6670>
  40903c:	mov	w27, wzr
  409040:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409044:	ldr	w8, [x8, #860]
  409048:	ldr	w9, [sp, #12]
  40904c:	cmp	w8, #0x3
  409050:	add	w20, w9, w27, lsl #1
  409054:	b.eq	4090cc <tigetstr@plt+0x6a4c>  // b.none
  409058:	ldr	w25, [sp, #28]
  40905c:	cmp	w8, #0x2
  409060:	adrp	x24, 411000 <tigetstr@plt+0xe980>
  409064:	b.ne	4091f0 <tigetstr@plt+0x6b70>  // b.any
  409068:	ldr	x8, [x21, #32]
  40906c:	ldr	x2, [x8, #3288]
  409070:	add	x8, x2, #0x1
  409074:	cmp	x8, #0x2
  409078:	b.cc	409098 <tigetstr@plt+0x6a18>  // b.lo, b.ul, b.last
  40907c:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  409080:	add	x1, x1, #0xa45
  409084:	add	x0, sp, #0x34
  409088:	bl	4021d0 <sprintf@plt>
  40908c:	add	x0, sp, #0x34
  409090:	bl	409580 <tigetstr@plt+0x6f00>
  409094:	mov	w25, #0x1                   	// #1
  409098:	ldr	x8, [x21, #32]
  40909c:	ldr	w19, [sp, #4]
  4090a0:	ldr	x2, [x8, #3296]
  4090a4:	add	x8, x2, #0x1
  4090a8:	cmp	x8, #0x2
  4090ac:	b.cc	4091f4 <tigetstr@plt+0x6b74>  // b.lo, b.ul, b.last
  4090b0:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4090b4:	add	x1, x1, #0xa4d
  4090b8:	add	x0, sp, #0x34
  4090bc:	bl	4021d0 <sprintf@plt>
  4090c0:	add	x0, sp, #0x34
  4090c4:	bl	409580 <tigetstr@plt+0x6f00>
  4090c8:	b	4091f8 <tigetstr@plt+0x6b78>
  4090cc:	ldr	x8, [x21, #32]
  4090d0:	ldr	w25, [sp, #28]
  4090d4:	adrp	x24, 411000 <tigetstr@plt+0xe980>
  4090d8:	ldr	x8, [x8, #1168]
  4090dc:	add	x8, x8, #0x1
  4090e0:	cmp	x8, #0x2
  4090e4:	b.cc	4091f0 <tigetstr@plt+0x6b70>  // b.lo, b.ul, b.last
  4090e8:	adrp	x23, 40f000 <tigetstr@plt+0xc980>
  4090ec:	mov	x19, xzr
  4090f0:	mov	w8, #0x6c                  	// #108
  4090f4:	add	x22, sp, #0x28
  4090f8:	add	x23, x23, #0xa55
  4090fc:	ldr	x9, [x21, #32]
  409100:	and	w1, w8, #0xff
  409104:	ldr	x0, [x9, #1168]
  409108:	bl	4024d0 <strchr@plt>
  40910c:	cbz	x0, 4091e8 <tigetstr@plt+0x6b68>
  409110:	ldrb	w9, [x0, #1]
  409114:	add	x8, x23, x19
  409118:	ldrb	w8, [x8, #1]
  40911c:	strb	w9, [x22, x19]
  409120:	add	x19, x19, #0x1
  409124:	cmp	x19, #0xb
  409128:	b.ne	4090fc <tigetstr@plt+0x6a7c>  // b.any
  40912c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409130:	ldr	w8, [x8, #864]
  409134:	ldr	w2, [sp, #8]
  409138:	add	x9, sp, #0x28
  40913c:	add	x0, sp, #0x28
  409140:	cmp	w8, #0x0
  409144:	cset	w1, eq  // eq = none
  409148:	strb	wzr, [x9, x19]
  40914c:	bl	402400 <_nc_tic_expand@plt>
  409150:	mov	w8, #0x6f62                	// #28514
  409154:	movk	w8, #0x3178, lsl #16
  409158:	mov	w9, #0x3d                  	// #61
  40915c:	str	w8, [sp, #52]
  409160:	strh	w9, [sp, #56]
  409164:	ldrb	w8, [x0]
  409168:	cbz	w8, 4091d8 <tigetstr@plt+0x6b58>
  40916c:	mov	x21, x0
  409170:	add	x0, sp, #0x34
  409174:	bl	402160 <strlen@plt>
  409178:	mov	x23, x0
  40917c:	mov	x0, x21
  409180:	bl	402160 <strlen@plt>
  409184:	add	x8, x23, x0
  409188:	add	x8, x8, #0x1
  40918c:	lsr	x8, x8, #2
  409190:	mov	x22, x0
  409194:	cmp	x8, #0x405
  409198:	b.cc	4091a8 <tigetstr@plt+0x6b28>  // b.lo, b.ul, b.last
  40919c:	ldrb	w19, [x21, x22]
  4091a0:	strb	wzr, [x21, x22]
  4091a4:	b	4091ac <tigetstr@plt+0x6b2c>
  4091a8:	mov	w19, wzr
  4091ac:	add	x0, sp, #0x34
  4091b0:	mov	x1, x21
  4091b4:	bl	4022c0 <strcat@plt>
  4091b8:	cbz	w19, 4091d8 <tigetstr@plt+0x6b58>
  4091bc:	mov	x8, x21
  4091c0:	strb	w19, [x21, x22]
  4091c4:	ldrb	w9, [x8, x22]
  4091c8:	strb	w9, [x8], #1
  4091cc:	cbnz	w9, 4091c4 <tigetstr@plt+0x6b44>
  4091d0:	ldrb	w8, [x21]
  4091d4:	cbnz	w8, 409170 <tigetstr@plt+0x6af0>
  4091d8:	add	x0, sp, #0x34
  4091dc:	bl	409580 <tigetstr@plt+0x6f00>
  4091e0:	mov	w25, #0x1                   	// #1
  4091e4:	b	4091f0 <tigetstr@plt+0x6b70>
  4091e8:	add	x8, sp, #0x28
  4091ec:	strb	wzr, [x8, x19]
  4091f0:	ldr	w19, [sp, #4]
  4091f4:	tbz	w25, #0, 4092d8 <tigetstr@plt+0x6c58>
  4091f8:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4091fc:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  409200:	ldrb	w9, [x9, #844]
  409204:	ldr	x8, [x8, #944]
  409208:	cbz	w9, 409218 <tigetstr@plt+0x6b98>
  40920c:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  409210:	ldrb	w9, [x9, #856]
  409214:	cbnz	w9, 4092d8 <tigetstr@plt+0x6c58>
  409218:	cmp	w8, #0x2
  40921c:	b.cc	409280 <tigetstr@plt+0x6c00>  // b.lo, b.ul, b.last
  409220:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  409224:	ldr	x9, [x9, #936]
  409228:	sub	w10, w8, #0x1
  40922c:	ldrb	w10, [x9, w10, uxtw]
  409230:	cmp	w10, #0x9
  409234:	b.ne	409280 <tigetstr@plt+0x6c00>  // b.any
  409238:	sub	w10, w8, #0x2
  40923c:	ldrb	w9, [x9, w10, uxtw]
  409240:	cmp	w9, #0xa
  409244:	b.ne	409280 <tigetstr@plt+0x6c00>  // b.any
  409248:	mov	x9, #0xfffffffffffffffe    	// #-2
  40924c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409250:	add	x0, x0, #0x3a8
  409254:	ldr	x10, [x0]
  409258:	add	x8, x8, x9
  40925c:	str	x8, [x0, #8]
  409260:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  409264:	strb	wzr, [x10, x8]
  409268:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40926c:	ldr	w8, [x8, #1000]
  409270:	add	x1, x1, #0xd0a
  409274:	str	w8, [x24, #960]
  409278:	bl	409380 <tigetstr@plt+0x6d00>
  40927c:	b	4092d8 <tigetstr@plt+0x6c58>
  409280:	cmp	w8, #0x4
  409284:	b.cc	4092d8 <tigetstr@plt+0x6c58>  // b.lo, b.ul, b.last
  409288:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  40928c:	ldr	x9, [x9, #936]
  409290:	sub	w10, w8, #0x1
  409294:	ldrb	w10, [x9, w10, uxtw]
  409298:	cmp	w10, #0x3a
  40929c:	b.ne	4092d8 <tigetstr@plt+0x6c58>  // b.any
  4092a0:	sub	w10, w8, #0x2
  4092a4:	ldrb	w10, [x9, w10, uxtw]
  4092a8:	cmp	w10, #0x9
  4092ac:	b.ne	4092d8 <tigetstr@plt+0x6c58>  // b.any
  4092b0:	sub	w10, w8, #0x3
  4092b4:	ldrb	w10, [x9, w10, uxtw]
  4092b8:	cmp	w10, #0xa
  4092bc:	b.ne	4092d8 <tigetstr@plt+0x6c58>  // b.any
  4092c0:	sub	w10, w8, #0x4
  4092c4:	ldrb	w9, [x9, w10, uxtw]
  4092c8:	cmp	w9, #0x5c
  4092cc:	b.ne	4092d8 <tigetstr@plt+0x6c58>  // b.any
  4092d0:	mov	x9, #0xfffffffffffffffc    	// #-4
  4092d4:	b	40924c <tigetstr@plt+0x6bcc>
  4092d8:	cbnz	w19, 4092ec <tigetstr@plt+0x6c6c>
  4092dc:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4092e0:	ldr	x0, [x8, #936]
  4092e4:	bl	402160 <strlen@plt>
  4092e8:	mov	x20, x0
  4092ec:	mov	w0, w20
  4092f0:	add	sp, sp, #0x1, lsl #12
  4092f4:	add	sp, sp, #0x50
  4092f8:	ldp	x20, x19, [sp, #80]
  4092fc:	ldp	x22, x21, [sp, #64]
  409300:	ldp	x24, x23, [sp, #48]
  409304:	ldp	x26, x25, [sp, #32]
  409308:	ldp	x28, x27, [sp, #16]
  40930c:	ldp	x29, x30, [sp], #96
  409310:	ret
  409314:	cmp	w0, #0x2
  409318:	b.eq	409344 <tigetstr@plt+0x6cc4>  // b.none
  40931c:	cmp	w0, #0x1
  409320:	b.eq	409364 <tigetstr@plt+0x6ce4>  // b.none
  409324:	cbnz	w0, 409378 <tigetstr@plt+0x6cf8>
  409328:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40932c:	ldr	x8, [x8, #928]
  409330:	ldr	x8, [x8, #16]
  409334:	ldrb	w8, [x8, w1, uxtw]
  409338:	cmp	w8, #0x0
  40933c:	csinv	w0, w8, wzr, ne  // ne = any
  409340:	ret
  409344:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409348:	ldr	x8, [x8, #928]
  40934c:	ldr	x8, [x8, #32]
  409350:	ldr	x8, [x8, w1, uxtw #3]
  409354:	cmp	x8, #0x0
  409358:	mov	w8, #0xffffffff            	// #-1
  40935c:	cneg	w0, w8, ne  // ne = any
  409360:	ret
  409364:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409368:	ldr	x8, [x8, #928]
  40936c:	ldr	x8, [x8, #24]
  409370:	ldr	w0, [x8, w1, uxtw #2]
  409374:	ret
  409378:	mov	w0, wzr
  40937c:	ret
  409380:	stp	x29, x30, [sp, #-32]!
  409384:	stp	x20, x19, [sp, #16]
  409388:	mov	x19, x0
  40938c:	mov	x29, sp
  409390:	cbz	x1, 4093b4 <tigetstr@plt+0x6d34>
  409394:	mov	x0, x1
  409398:	mov	x20, x1
  40939c:	bl	402160 <strlen@plt>
  4093a0:	mov	x2, x0
  4093a4:	mov	x0, x19
  4093a8:	mov	x1, x20
  4093ac:	bl	40adcc <tigetstr@plt+0x874c>
  4093b0:	b	4093c8 <tigetstr@plt+0x6d48>
  4093b4:	adrp	x1, 40d000 <tigetstr@plt+0xa980>
  4093b8:	add	x1, x1, #0x39e
  4093bc:	mov	x0, x19
  4093c0:	str	xzr, [x19, #8]
  4093c4:	bl	409380 <tigetstr@plt+0x6d00>
  4093c8:	ldp	x20, x19, [sp, #16]
  4093cc:	ldp	x29, x30, [sp], #32
  4093d0:	ret
  4093d4:	stp	x29, x30, [sp, #-32]!
  4093d8:	str	x19, [sp, #16]
  4093dc:	adrp	x19, 411000 <tigetstr@plt+0xe980>
  4093e0:	ldr	w8, [x19, #960]
  4093e4:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  4093e8:	mov	x29, sp
  4093ec:	str	w8, [x9, #1000]
  4093f0:	bl	40a808 <tigetstr@plt+0x8188>
  4093f4:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4093f8:	ldr	x1, [x8, #720]
  4093fc:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409400:	add	x0, x0, #0x3a8
  409404:	bl	409380 <tigetstr@plt+0x6d00>
  409408:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40940c:	ldrb	w8, [x8, #896]
  409410:	cmp	w8, #0x0
  409414:	mov	w8, #0x8                   	// #8
  409418:	csel	w8, wzr, w8, ne  // ne = any
  40941c:	str	w8, [x19, #960]
  409420:	ldr	x19, [sp, #16]
  409424:	ldp	x29, x30, [sp], #32
  409428:	ret
  40942c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409430:	ldr	w9, [x8, #860]
  409434:	cmp	w9, #0x4
  409438:	b.hi	409530 <tigetstr@plt+0x6eb0>  // b.pmore
  40943c:	adrp	x10, 40d000 <tigetstr@plt+0xa980>
  409440:	add	x10, x10, #0xc9d
  409444:	adr	x11, 40945c <tigetstr@plt+0x6ddc>
  409448:	ldrb	w12, [x10, x9]
  40944c:	add	x11, x11, x12, lsl #2
  409450:	mov	w8, w0
  409454:	mov	w0, #0x1                   	// #1
  409458:	br	x11
  40945c:	ret
  409460:	cmp	w8, #0x2
  409464:	b.eq	4094dc <tigetstr@plt+0x6e5c>  // b.none
  409468:	cmp	w8, #0x1
  40946c:	b.ne	4094cc <tigetstr@plt+0x6e4c>  // b.any
  409470:	cmp	w1, #0xb
  409474:	cset	w0, cc  // cc = lo, ul, last
  409478:	ret
  40947c:	cmp	w8, #0x2
  409480:	b.eq	409510 <tigetstr@plt+0x6e90>  // b.none
  409484:	cmp	w8, #0x1
  409488:	b.eq	409538 <tigetstr@plt+0x6eb8>  // b.none
  40948c:	cbnz	w8, 409530 <tigetstr@plt+0x6eb0>
  409490:	mov	x8, #0x1fffff              	// #2097151
  409494:	cmp	w1, #0x2c
  409498:	movk	x8, #0xee0, lsl #32
  40949c:	b	409544 <tigetstr@plt+0x6ec4>
  4094a0:	cmp	w8, #0x2
  4094a4:	b.eq	409554 <tigetstr@plt+0x6ed4>  // b.none
  4094a8:	cmp	w8, #0x1
  4094ac:	b.ne	4094cc <tigetstr@plt+0x6e4c>  // b.any
  4094b0:	cmp	w1, #0x8
  4094b4:	cset	w0, cc  // cc = lo, ul, last
  4094b8:	ret
  4094bc:	cmp	w8, #0x2
  4094c0:	b.eq	409560 <tigetstr@plt+0x6ee0>  // b.none
  4094c4:	cmp	w8, #0x1
  4094c8:	b.eq	4094b0 <tigetstr@plt+0x6e30>  // b.none
  4094cc:	cbnz	w8, 409530 <tigetstr@plt+0x6eb0>
  4094d0:	cmp	w1, #0x15
  4094d4:	cset	w0, cc  // cc = lo, ul, last
  4094d8:	ret
  4094dc:	cmp	w1, #0x91
  4094e0:	mov	w0, #0x1                   	// #1
  4094e4:	b.cc	40945c <tigetstr@plt+0x6ddc>  // b.lo, b.ul, b.last
  4094e8:	sub	w8, w1, #0xd8
  4094ec:	cmp	w8, #0x35
  4094f0:	b.cc	40945c <tigetstr@plt+0x6ddc>  // b.lo, b.ul, b.last
  4094f4:	sub	w8, w1, #0x93
  4094f8:	cmp	w8, #0xb
  4094fc:	b.cs	409530 <tigetstr@plt+0x6eb0>  // b.hs, b.nlast
  409500:	mov	w9, #0x601                 	// #1537
  409504:	lsr	w8, w9, w8
  409508:	and	w0, w8, #0x1
  40950c:	ret
  409510:	cmp	w1, #0x19d
  409514:	b.hi	409530 <tigetstr@plt+0x6eb0>  // b.pmore
  409518:	adrp	x8, 40f000 <tigetstr@plt+0xc980>
  40951c:	add	x8, x8, #0x77c
  409520:	ldrb	w8, [x8, w1, uxtw]
  409524:	cmp	w8, #0x0
  409528:	cset	w0, ne  // ne = any
  40952c:	ret
  409530:	mov	w0, wzr
  409534:	ret
  409538:	mov	x8, #0x8ff                 	// #2303
  40953c:	cmp	w1, #0x27
  409540:	movk	x8, #0x3e, lsl #32
  409544:	cset	w9, cc  // cc = lo, ul, last
  409548:	lsr	x8, x8, x1
  40954c:	and	w0, w8, w9
  409550:	ret
  409554:	cmp	w1, #0x91
  409558:	cset	w0, cc  // cc = lo, ul, last
  40955c:	ret
  409560:	cmp	w1, #0x91
  409564:	b.cs	409570 <tigetstr@plt+0x6ef0>  // b.hs, b.nlast
  409568:	mov	w0, #0x1                   	// #1
  40956c:	ret
  409570:	sub	w8, w1, #0xd8
  409574:	cmp	w8, #0x35
  409578:	cset	w0, cc  // cc = lo, ul, last
  40957c:	ret
  409580:	stp	x29, x30, [sp, #-32]!
  409584:	str	x19, [sp, #16]
  409588:	mov	x29, sp
  40958c:	mov	x19, x0
  409590:	bl	402160 <strlen@plt>
  409594:	mov	x1, x0
  409598:	mov	w2, #0x5                   	// #5
  40959c:	mov	x0, x19
  4095a0:	bl	409624 <tigetstr@plt+0x6fa4>
  4095a4:	ldr	x19, [sp, #16]
  4095a8:	ldp	x29, x30, [sp], #32
  4095ac:	ret
  4095b0:	mov	w8, w0
  4095b4:	cmp	w0, #0x100
  4095b8:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4095bc:	add	x0, x0, #0xb3a
  4095c0:	b.lt	409620 <tigetstr@plt+0x6fa0>  // b.tstop
  4095c4:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  4095c8:	ldr	w9, [x9, #864]
  4095cc:	cmp	w9, #0x2
  4095d0:	b.eq	409620 <tigetstr@plt+0x6fa0>  // b.none
  4095d4:	adrp	x10, 40f000 <tigetstr@plt+0xc980>
  4095d8:	adrp	x0, 40c000 <tigetstr@plt+0x9980>
  4095dc:	sxtw	x8, w8
  4095e0:	mov	w9, #0x8                   	// #8
  4095e4:	mov	w11, #0x1                   	// #1
  4095e8:	add	x10, x10, #0xd03
  4095ec:	add	x0, x0, #0xb3a
  4095f0:	b	409600 <tigetstr@plt+0x6f80>
  4095f4:	add	x9, x9, #0x1
  4095f8:	cmp	x9, #0x40
  4095fc:	b.eq	409620 <tigetstr@plt+0x6fa0>  // b.none
  409600:	lsl	x12, x11, x9
  409604:	sub	x13, x12, #0x10
  409608:	cmp	x13, x8
  40960c:	b.hi	4095f4 <tigetstr@plt+0x6f74>  // b.pmore
  409610:	add	x12, x12, #0x10
  409614:	cmp	x12, x8
  409618:	b.ls	4095f4 <tigetstr@plt+0x6f74>  // b.plast
  40961c:	mov	x0, x10
  409620:	ret
  409624:	sub	sp, sp, #0x80
  409628:	stp	x24, x23, [sp, #80]
  40962c:	adrp	x24, 411000 <tigetstr@plt+0xe980>
  409630:	ldr	x8, [x24, #712]
  409634:	stp	x20, x19, [sp, #112]
  409638:	mov	x20, x0
  40963c:	stp	x29, x30, [sp, #32]
  409640:	mov	x0, x8
  409644:	stp	x28, x27, [sp, #48]
  409648:	stp	x26, x25, [sp, #64]
  40964c:	stp	x22, x21, [sp, #96]
  409650:	add	x29, sp, #0x20
  409654:	mov	w22, w2
  409658:	mov	w21, w1
  40965c:	bl	402160 <strlen@plt>
  409660:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  409664:	ldr	w8, [x23, #704]
  409668:	mov	x19, x0
  40966c:	add	w21, w19, w21
  409670:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  409674:	cmp	w8, #0x1
  409678:	cset	w9, lt  // lt = tstop
  40967c:	adrp	x27, 411000 <tigetstr@plt+0xe980>
  409680:	strb	w9, [x10, #856]
  409684:	tbz	w22, #0, 4096b8 <tigetstr@plt+0x7038>
  409688:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  40968c:	ldr	w9, [x27, #960]
  409690:	ldrb	w10, [x10, #896]
  409694:	mov	w11, #0x8                   	// #8
  409698:	add	w12, w9, w21
  40969c:	cmp	w10, #0x0
  4096a0:	csel	w10, wzr, w11, ne  // ne = any
  4096a4:	cmp	w12, w8
  4096a8:	b.le	4096b8 <tigetstr@plt+0x7038>
  4096ac:	cmp	w9, w10
  4096b0:	b.le	4096b8 <tigetstr@plt+0x7038>
  4096b4:	bl	4093d4 <tigetstr@plt+0x6d54>
  4096b8:	and	w8, w22, #0xc
  4096bc:	cmp	w8, #0x4
  4096c0:	b.ne	409734 <tigetstr@plt+0x70b4>  // b.any
  4096c4:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4096c8:	ldrb	w8, [x8, #844]
  4096cc:	cbz	w8, 409734 <tigetstr@plt+0x70b4>
  4096d0:	ldr	w8, [x23, #704]
  4096d4:	tbnz	w8, #31, 409734 <tigetstr@plt+0x70b4>
  4096d8:	ldr	w9, [x27, #960]
  4096dc:	add	w9, w9, w21
  4096e0:	cmp	w9, w8
  4096e4:	b.le	409734 <tigetstr@plt+0x70b4>
  4096e8:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  4096ec:	ldr	x24, [x23, #720]
  4096f0:	cmp	w8, #0x20
  4096f4:	mov	w9, #0x20                  	// #32
  4096f8:	mov	x0, x20
  4096fc:	csel	w26, w8, w9, gt
  409700:	bl	40ae6c <tigetstr@plt+0x87ec>
  409704:	mov	x20, x0
  409708:	bl	402160 <strlen@plt>
  40970c:	adrp	x25, 411000 <tigetstr@plt+0xe980>
  409710:	ldr	w8, [x25, #864]
  409714:	mov	x21, x0
  409718:	orr	w8, w8, #0x1
  40971c:	cmp	w8, #0x3
  409720:	b.ne	40978c <tigetstr@plt+0x710c>  // b.any
  409724:	adrp	x8, 40f000 <tigetstr@plt+0xc980>
  409728:	add	x8, x8, #0xd07
  40972c:	str	x8, [x23, #720]
  409730:	b	4097b4 <tigetstr@plt+0x7134>
  409734:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409738:	add	x0, x0, #0x3a8
  40973c:	mov	x1, x20
  409740:	bl	409380 <tigetstr@plt+0x6d00>
  409744:	tbz	w22, #2, 409758 <tigetstr@plt+0x70d8>
  409748:	ldr	x1, [x24, #712]
  40974c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409750:	add	x0, x0, #0x3a8
  409754:	bl	409380 <tigetstr@plt+0x6d00>
  409758:	mov	x0, x20
  40975c:	bl	402160 <strlen@plt>
  409760:	ldr	w8, [x27, #960]
  409764:	add	w8, w8, w0
  409768:	str	w8, [x27, #960]
  40976c:	ldp	x20, x19, [sp, #112]
  409770:	ldp	x22, x21, [sp, #96]
  409774:	ldp	x24, x23, [sp, #80]
  409778:	ldp	x26, x25, [sp, #64]
  40977c:	ldp	x28, x27, [sp, #48]
  409780:	ldp	x29, x30, [sp, #32]
  409784:	add	sp, sp, #0x80
  409788:	ret
  40978c:	mov	w1, #0x3d                  	// #61
  409790:	mov	x0, x20
  409794:	bl	4024d0 <strchr@plt>
  409798:	cbz	x0, 4097b4 <tigetstr@plt+0x7134>
  40979c:	sub	w8, w0, w20
  4097a0:	add	w9, w8, #0x1
  4097a4:	cmp	w9, #0x8
  4097a8:	mov	w9, #0x8                   	// #8
  4097ac:	csinc	w2, w9, w8, ge  // ge = tcont
  4097b0:	b	4097d0 <tigetstr@plt+0x7150>
  4097b4:	ldr	w8, [x27, #960]
  4097b8:	cmp	w8, #0x9
  4097bc:	b.lt	4097f0 <tigetstr@plt+0x7170>  // b.tstop
  4097c0:	cmp	w8, #0x10
  4097c4:	mov	w9, #0x10                  	// #16
  4097c8:	csel	w8, w8, w9, lt  // lt = tstop
  4097cc:	sub	w2, w8, #0x8
  4097d0:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  4097d4:	adrp	x3, 40f000 <tigetstr@plt+0xc980>
  4097d8:	add	x1, x1, #0xd0c
  4097dc:	add	x3, x3, #0xd0a
  4097e0:	sub	x0, x29, #0xc
  4097e4:	str	w2, [sp, #16]
  4097e8:	bl	4021d0 <sprintf@plt>
  4097ec:	b	4097f8 <tigetstr@plt+0x7178>
  4097f0:	str	wzr, [sp, #16]
  4097f4:	sturb	wzr, [x29, #-12]
  4097f8:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4097fc:	ldrb	w8, [x8, #840]
  409800:	str	x24, [sp, #8]
  409804:	cbz	w8, 409818 <tigetstr@plt+0x7198>
  409808:	mov	w1, #0xa                   	// #10
  40980c:	mov	x0, x20
  409810:	bl	4024d0 <strchr@plt>
  409814:	cbnz	x0, 4098ec <tigetstr@plt+0x726c>
  409818:	ldr	w8, [x27, #960]
  40981c:	add	w9, w21, w19
  409820:	add	w8, w9, w8
  409824:	cmp	w8, w26
  409828:	b.le	4098ec <tigetstr@plt+0x726c>
  40982c:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  409830:	ldr	w8, [x25, #864]
  409834:	ldr	x9, [x9, #944]
  409838:	tst	w22, #0x1
  40983c:	mov	w10, #0x3                   	// #3
  409840:	csel	w10, wzr, w10, ne  // ne = any
  409844:	orr	w8, w8, #0x1
  409848:	cmp	x9, #0x0
  40984c:	adrp	x22, 411000 <tigetstr@plt+0xe980>
  409850:	ccmp	w8, #0x3, #0x0, ne  // ne = any
  409854:	mov	w24, wzr
  409858:	add	x22, x22, #0x3a8
  40985c:	csel	w23, w10, wzr, eq  // eq = none
  409860:	mov	w28, w21
  409864:	b	40987c <tigetstr@plt+0x71fc>
  409868:	ldr	w8, [x27, #960]
  40986c:	add	w9, w28, w19
  409870:	add	w8, w9, w8
  409874:	cmp	w8, w26
  409878:	b.le	4098f4 <tigetstr@plt+0x7274>
  40987c:	sub	w25, w26, w23
  409880:	cbz	w24, 409898 <tigetstr@plt+0x7218>
  409884:	sub	x1, x29, #0xc
  409888:	mov	x0, x22
  40988c:	bl	409380 <tigetstr@plt+0x6d00>
  409890:	ldr	w8, [sp, #16]
  409894:	sub	w25, w25, w8
  409898:	sub	w8, w21, w24
  40989c:	cmp	w25, w8
  4098a0:	csel	w2, w8, w25, gt
  4098a4:	mov	x0, x20
  4098a8:	mov	w1, w24
  4098ac:	bl	40af3c <tigetstr@plt+0x88bc>
  4098b0:	mov	w25, w0
  4098b4:	add	x1, x20, w24, sxtw
  4098b8:	sxtw	x2, w25
  4098bc:	mov	x0, x22
  4098c0:	bl	40adcc <tigetstr@plt+0x874c>
  4098c4:	sub	w28, w28, w25
  4098c8:	cmp	w28, #0x1
  4098cc:	add	w24, w25, w24
  4098d0:	b.lt	409868 <tigetstr@plt+0x71e8>  // b.tstop
  4098d4:	bl	4093d4 <tigetstr@plt+0x6d54>
  4098d8:	mov	w23, wzr
  4098dc:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  4098e0:	mov	w9, #0x1                   	// #1
  4098e4:	strb	w9, [x8, #856]
  4098e8:	b	409868 <tigetstr@plt+0x71e8>
  4098ec:	mov	w24, wzr
  4098f0:	mov	w28, w21
  4098f4:	cmp	w28, #0x1
  4098f8:	adrp	x19, 411000 <tigetstr@plt+0xe980>
  4098fc:	b.lt	409924 <tigetstr@plt+0x72a4>  // b.tstop
  409900:	cbz	w24, 409914 <tigetstr@plt+0x7294>
  409904:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409908:	add	x0, x0, #0x3a8
  40990c:	sub	x1, x29, #0xc
  409910:	bl	409380 <tigetstr@plt+0x6d00>
  409914:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409918:	add	x1, x20, w24, sxtw
  40991c:	add	x0, x0, #0x3a8
  409920:	bl	409380 <tigetstr@plt+0x6d00>
  409924:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409928:	ldr	x1, [x8, #712]
  40992c:	adrp	x0, 411000 <tigetstr@plt+0xe980>
  409930:	add	x0, x0, #0x3a8
  409934:	bl	409380 <tigetstr@plt+0x6d00>
  409938:	ldr	x8, [sp, #8]
  40993c:	str	x8, [x19, #720]
  409940:	bl	4093d4 <tigetstr@plt+0x6d54>
  409944:	mov	x0, x20
  409948:	bl	402490 <free@plt>
  40994c:	b	40976c <tigetstr@plt+0x70ec>
  409950:	stp	x29, x30, [sp, #-64]!
  409954:	str	x23, [sp, #16]
  409958:	stp	x22, x21, [sp, #32]
  40995c:	stp	x20, x19, [sp, #48]
  409960:	mov	x29, sp
  409964:	mov	x19, x1
  409968:	mov	x20, x0
  40996c:	bl	402160 <strlen@plt>
  409970:	mov	x21, x0
  409974:	mov	x0, x19
  409978:	bl	402160 <strlen@plt>
  40997c:	mov	x22, x0
  409980:	add	w23, w22, #0x1
  409984:	add	w1, w23, w21
  409988:	mov	w2, #0x1                   	// #1
  40998c:	mov	x0, x20
  409990:	bl	409624 <tigetstr@plt+0x6fa4>
  409994:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409998:	add	x0, x0, #0xa65
  40999c:	mov	w2, #0x2                   	// #2
  4099a0:	mov	w1, w23
  4099a4:	bl	409624 <tigetstr@plt+0x6fa4>
  4099a8:	mov	w2, #0x4                   	// #4
  4099ac:	mov	x0, x19
  4099b0:	mov	w1, w22
  4099b4:	bl	409624 <tigetstr@plt+0x6fa4>
  4099b8:	ldp	x20, x19, [sp, #48]
  4099bc:	ldp	x22, x21, [sp, #32]
  4099c0:	ldr	x23, [sp, #16]
  4099c4:	ldp	x29, x30, [sp], #64
  4099c8:	ret
  4099cc:	sub	sp, sp, #0x70
  4099d0:	stp	x24, x23, [sp, #64]
  4099d4:	mov	x23, x0
  4099d8:	mov	x0, x2
  4099dc:	stp	x29, x30, [sp, #16]
  4099e0:	stp	x28, x27, [sp, #32]
  4099e4:	stp	x26, x25, [sp, #48]
  4099e8:	stp	x22, x21, [sp, #80]
  4099ec:	stp	x20, x19, [sp, #96]
  4099f0:	add	x29, sp, #0x10
  4099f4:	mov	w19, w3
  4099f8:	mov	x20, x2
  4099fc:	str	x1, [sp, #8]
  409a00:	bl	408560 <tigetstr@plt+0x5ee0>
  409a04:	adrp	x21, 411000 <tigetstr@plt+0xe980>
  409a08:	adrp	x25, 40f000 <tigetstr@plt+0xc980>
  409a0c:	adrp	x27, 40d000 <tigetstr@plt+0xa980>
  409a10:	mov	w26, w0
  409a14:	mov	w22, wzr
  409a18:	add	w24, w19, #0x1
  409a1c:	add	x21, x21, #0x3d0
  409a20:	add	x25, x25, #0xd10
  409a24:	add	x27, x27, #0xca2
  409a28:	b	409a3c <tigetstr@plt+0x73bc>
  409a2c:	mov	w2, #0x2                   	// #2
  409a30:	mov	x0, x21
  409a34:	mov	x1, x25
  409a38:	bl	40adcc <tigetstr@plt+0x874c>
  409a3c:	add	x20, x20, #0x1
  409a40:	ldurb	w8, [x20, #-1]
  409a44:	cmp	w8, #0x20
  409a48:	b.eq	409a2c <tigetstr@plt+0x73ac>  // b.none
  409a4c:	sub	w9, w8, #0x25
  409a50:	cmp	w9, #0x4f
  409a54:	b.hi	409af4 <tigetstr@plt+0x7474>  // b.pmore
  409a58:	adr	x8, 409a68 <tigetstr@plt+0x73e8>
  409a5c:	ldrb	w10, [x27, x9]
  409a60:	add	x8, x8, x10, lsl #2
  409a64:	br	x8
  409a68:	sub	x28, x20, #0x1
  409a6c:	tbz	w22, #0, 409b4c <tigetstr@plt+0x74cc>
  409a70:	ldp	x8, x9, [x21]
  409a74:	add	x8, x9, x8
  409a78:	mov	w9, #0xa                   	// #10
  409a7c:	sturb	w9, [x8, #-1]
  409a80:	ldrb	w8, [x28]
  409a84:	cmp	w8, #0x65
  409a88:	b.ne	409bb8 <tigetstr@plt+0x7538>  // b.any
  409a8c:	mov	w0, w19
  409a90:	bl	40b150 <tigetstr@plt+0x8ad0>
  409a94:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  409a98:	mov	w2, #0x1                   	// #1
  409a9c:	mov	x0, x21
  409aa0:	add	x1, x1, #0xd23
  409aa4:	bl	40adcc <tigetstr@plt+0x874c>
  409aa8:	mov	w2, #0x1                   	// #1
  409aac:	mov	x0, x21
  409ab0:	mov	x1, x28
  409ab4:	bl	40adcc <tigetstr@plt+0x874c>
  409ab8:	mov	x0, x20
  409abc:	bl	408560 <tigetstr@plt+0x5ee0>
  409ac0:	mov	w26, w0
  409ac4:	mov	w22, wzr
  409ac8:	tbnz	w0, #0, 409a3c <tigetstr@plt+0x73bc>
  409acc:	ldrb	w8, [x20]
  409ad0:	mov	w22, wzr
  409ad4:	cbnz	w8, 409c14 <tigetstr@plt+0x7594>
  409ad8:	b	409a3c <tigetstr@plt+0x73bc>
  409adc:	sub	x1, x20, #0x1
  409ae0:	mov	w2, #0x1                   	// #1
  409ae4:	mov	x0, x21
  409ae8:	bl	40adcc <tigetstr@plt+0x874c>
  409aec:	mov	w22, wzr
  409af0:	b	409b9c <tigetstr@plt+0x751c>
  409af4:	cbz	w8, 409c80 <tigetstr@plt+0x7600>
  409af8:	mov	w22, wzr
  409afc:	sub	x20, x20, #0x1
  409b00:	b	409b9c <tigetstr@plt+0x751c>
  409b04:	sub	x20, x20, #0x1
  409b08:	mov	w22, #0x1                   	// #1
  409b0c:	b	409b9c <tigetstr@plt+0x751c>
  409b10:	sub	x28, x20, #0x1
  409b14:	tbz	w22, #0, 409b4c <tigetstr@plt+0x74cc>
  409b18:	cmp	w19, #0x2
  409b1c:	b.ge	409ca8 <tigetstr@plt+0x7628>  // b.tcont
  409b20:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409b24:	ldrb	w8, [x8, #848]
  409b28:	cbz	w8, 409b48 <tigetstr@plt+0x74c8>
  409b2c:	ldr	x0, [x23]
  409b30:	bl	402150 <_nc_first_name@plt>
  409b34:	ldr	x2, [sp, #8]
  409b38:	mov	x1, x0
  409b3c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409b40:	add	x0, x0, #0xd44
  409b44:	bl	4024c0 <_nc_warning@plt>
  409b48:	mov	w22, wzr
  409b4c:	mov	x20, x28
  409b50:	b	409b9c <tigetstr@plt+0x751c>
  409b54:	and	w8, w22, w26
  409b58:	sub	x20, x20, #0x1
  409b5c:	tbz	w8, #0, 409b94 <tigetstr@plt+0x7514>
  409b60:	bl	40b1a4 <tigetstr@plt+0x8b24>
  409b64:	tbnz	w0, #0, 409b94 <tigetstr@plt+0x7514>
  409b68:	ldp	x8, x9, [x21]
  409b6c:	mov	w0, w24
  409b70:	add	x8, x9, x8
  409b74:	mov	w9, #0xa                   	// #10
  409b78:	sturb	w9, [x8, #-1]
  409b7c:	bl	40b150 <tigetstr@plt+0x8ad0>
  409b80:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  409b84:	mov	w2, #0x1                   	// #1
  409b88:	mov	x0, x21
  409b8c:	add	x1, x1, #0xd23
  409b90:	bl	40adcc <tigetstr@plt+0x874c>
  409b94:	mov	w22, wzr
  409b98:	mov	w26, wzr
  409b9c:	mov	w2, #0x1                   	// #1
  409ba0:	mov	x0, x21
  409ba4:	mov	x1, x20
  409ba8:	add	x28, x20, #0x1
  409bac:	bl	40adcc <tigetstr@plt+0x874c>
  409bb0:	mov	x20, x28
  409bb4:	b	409a3c <tigetstr@plt+0x73bc>
  409bb8:	mov	w0, w24
  409bbc:	bl	40b150 <tigetstr@plt+0x8ad0>
  409bc0:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  409bc4:	mov	w2, #0x1                   	// #1
  409bc8:	mov	x0, x21
  409bcc:	add	x1, x1, #0xd23
  409bd0:	bl	40adcc <tigetstr@plt+0x874c>
  409bd4:	mov	w2, #0x1                   	// #1
  409bd8:	mov	x0, x21
  409bdc:	mov	x1, x28
  409be0:	bl	40adcc <tigetstr@plt+0x874c>
  409be4:	ldrb	w8, [x28]
  409be8:	cmp	w8, #0x3f
  409bec:	b.ne	409c40 <tigetstr@plt+0x75c0>  // b.any
  409bf0:	ldr	x1, [sp, #8]
  409bf4:	mov	x0, x23
  409bf8:	mov	x2, x20
  409bfc:	mov	w3, w24
  409c00:	bl	4099cc <tigetstr@plt+0x734c>
  409c04:	ldrb	w8, [x0]
  409c08:	mov	x20, x0
  409c0c:	mov	w22, wzr
  409c10:	cbz	w8, 409a3c <tigetstr@plt+0x73bc>
  409c14:	cmp	w8, #0x25
  409c18:	b.eq	409a3c <tigetstr@plt+0x73bc>  // b.none
  409c1c:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  409c20:	mov	w2, #0x1                   	// #1
  409c24:	mov	x0, x21
  409c28:	add	x1, x1, #0xc9a
  409c2c:	bl	40adcc <tigetstr@plt+0x874c>
  409c30:	mov	w0, w24
  409c34:	bl	40b150 <tigetstr@plt+0x8ad0>
  409c38:	mov	w22, wzr
  409c3c:	b	409a3c <tigetstr@plt+0x73bc>
  409c40:	cmp	w19, #0x1
  409c44:	mov	w22, wzr
  409c48:	b.ne	409a3c <tigetstr@plt+0x73bc>  // b.any
  409c4c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409c50:	ldrb	w8, [x8, #848]
  409c54:	cbz	w8, 409a3c <tigetstr@plt+0x73bc>
  409c58:	ldr	x0, [x23]
  409c5c:	bl	402150 <_nc_first_name@plt>
  409c60:	ldrb	w2, [x20]
  409c64:	ldr	x3, [sp, #8]
  409c68:	mov	x1, x0
  409c6c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409c70:	add	x0, x0, #0xd25
  409c74:	bl	4024c0 <_nc_warning@plt>
  409c78:	mov	w22, wzr
  409c7c:	b	409a3c <tigetstr@plt+0x73bc>
  409c80:	sub	x20, x20, #0x1
  409c84:	mov	x0, x20
  409c88:	ldp	x20, x19, [sp, #96]
  409c8c:	ldp	x22, x21, [sp, #80]
  409c90:	ldp	x24, x23, [sp, #64]
  409c94:	ldp	x26, x25, [sp, #48]
  409c98:	ldp	x28, x27, [sp, #32]
  409c9c:	ldp	x29, x30, [sp, #16]
  409ca0:	add	sp, sp, #0x70
  409ca4:	ret
  409ca8:	ldp	x8, x9, [x21]
  409cac:	mov	w0, w19
  409cb0:	add	x8, x9, x8
  409cb4:	mov	w9, #0xa                   	// #10
  409cb8:	sturb	w9, [x8, #-1]
  409cbc:	bl	40b150 <tigetstr@plt+0x8ad0>
  409cc0:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  409cc4:	add	x1, x1, #0xd23
  409cc8:	mov	w2, #0x1                   	// #1
  409ccc:	mov	x0, x21
  409cd0:	bl	40adcc <tigetstr@plt+0x874c>
  409cd4:	mov	w2, #0x1                   	// #1
  409cd8:	mov	x0, x21
  409cdc:	mov	x1, x28
  409ce0:	bl	40adcc <tigetstr@plt+0x874c>
  409ce4:	ldrb	w8, [x20]
  409ce8:	cmp	w8, #0x25
  409cec:	b.ne	409c84 <tigetstr@plt+0x7604>  // b.any
  409cf0:	ldrb	w1, [x20, #1]
  409cf4:	cbz	w1, 409c84 <tigetstr@plt+0x7604>
  409cf8:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409cfc:	add	x0, x0, #0xd40
  409d00:	mov	w2, #0x4                   	// #4
  409d04:	bl	402540 <memchr@plt>
  409d08:	cbnz	x0, 409c84 <tigetstr@plt+0x7604>
  409d0c:	ldp	x9, x8, [x21]
  409d10:	mov	w10, #0xa                   	// #10
  409d14:	mov	w0, w19
  409d18:	add	x11, x8, #0x1
  409d1c:	str	x11, [x21, #8]
  409d20:	strb	w10, [x9, x8]
  409d24:	bl	40b150 <tigetstr@plt+0x8ad0>
  409d28:	b	409c84 <tigetstr@plt+0x7604>
  409d2c:	stp	x29, x30, [sp, #-96]!
  409d30:	stp	x28, x27, [sp, #16]
  409d34:	stp	x26, x25, [sp, #32]
  409d38:	stp	x24, x23, [sp, #48]
  409d3c:	stp	x22, x21, [sp, #64]
  409d40:	stp	x20, x19, [sp, #80]
  409d44:	mov	x29, sp
  409d48:	sub	sp, sp, #0x10, lsl #12
  409d4c:	sub	sp, sp, #0x70
  409d50:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  409d54:	ldr	w8, [x23, #852]
  409d58:	mov	x19, x0
  409d5c:	cbz	w8, 409eac <tigetstr@plt+0x782c>
  409d60:	adrp	x9, 40d000 <tigetstr@plt+0xa980>
  409d64:	adrp	x11, 40f000 <tigetstr@plt+0xc980>
  409d68:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409d6c:	add	x9, x9, #0x39e
  409d70:	adrp	x10, 411000 <tigetstr@plt+0xe980>
  409d74:	add	x11, x11, #0xc9a
  409d78:	adrp	x12, 411000 <tigetstr@plt+0xe980>
  409d7c:	mov	w13, #0x1                   	// #1
  409d80:	add	x1, sp, #0x60
  409d84:	add	x2, sp, #0x5c
  409d88:	mov	w3, #0x10000               	// #65536
  409d8c:	mov	x0, x19
  409d90:	str	wzr, [sp, #92]
  409d94:	str	x9, [x8, #712]
  409d98:	str	x11, [x10, #720]
  409d9c:	strb	w13, [x12, #896]
  409da0:	bl	4023f0 <_nc_write_object@plt>
  409da4:	cbnz	w0, 40a294 <tigetstr@plt+0x7c14>
  409da8:	ldrb	w8, [x23, #852]
  409dac:	adrp	x20, 411000 <tigetstr@plt+0xe980>
  409db0:	tbz	w8, #0, 409e14 <tigetstr@plt+0x7794>
  409db4:	ldr	x8, [x20, #944]
  409db8:	cbz	x8, 409dc8 <tigetstr@plt+0x7748>
  409dbc:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409dc0:	add	x0, x0, #0xc9a
  409dc4:	bl	409580 <tigetstr@plt+0x6f00>
  409dc8:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409dcc:	add	x0, x0, #0xa67
  409dd0:	bl	409580 <tigetstr@plt+0x6f00>
  409dd4:	ldr	w8, [sp, #92]
  409dd8:	cbz	w8, 409e14 <tigetstr@plt+0x7794>
  409ddc:	adrp	x19, 40f000 <tigetstr@plt+0xc980>
  409de0:	mov	x21, xzr
  409de4:	add	x22, sp, #0x60
  409de8:	add	x19, x19, #0xa6c
  409dec:	ldrb	w2, [x22, x21]
  409df0:	add	x0, sp, #0xc
  409df4:	mov	x1, x19
  409df8:	bl	4021d0 <sprintf@plt>
  409dfc:	add	x0, sp, #0xc
  409e00:	bl	409580 <tigetstr@plt+0x6f00>
  409e04:	ldr	w8, [sp, #92]
  409e08:	add	x21, x21, #0x1
  409e0c:	cmp	x21, x8
  409e10:	b.cc	409dec <tigetstr@plt+0x776c>  // b.lo, b.ul, b.last
  409e14:	ldrb	w8, [x23, #852]
  409e18:	tbz	w8, #1, 40a294 <tigetstr@plt+0x7c14>
  409e1c:	ldr	x8, [x20, #944]
  409e20:	str	wzr, [sp, #8]
  409e24:	cbz	x8, 409e34 <tigetstr@plt+0x77b4>
  409e28:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409e2c:	add	x0, x0, #0xc9a
  409e30:	bl	409580 <tigetstr@plt+0x6f00>
  409e34:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409e38:	add	x0, x0, #0xa71
  409e3c:	bl	409580 <tigetstr@plt+0x6f00>
  409e40:	ldr	w8, [sp, #92]
  409e44:	cbz	w8, 409e90 <tigetstr@plt+0x7810>
  409e48:	mov	w19, wzr
  409e4c:	add	x0, sp, #0xc
  409e50:	add	x1, sp, #0x60
  409e54:	add	x3, sp, #0x8
  409e58:	mov	w2, w19
  409e5c:	bl	40a30c <tigetstr@plt+0x7c8c>
  409e60:	add	x0, sp, #0xc
  409e64:	bl	409580 <tigetstr@plt+0x6f00>
  409e68:	ldr	w8, [sp, #92]
  409e6c:	add	w19, w19, #0x1
  409e70:	cmp	w19, w8
  409e74:	b.cc	409e4c <tigetstr@plt+0x77cc>  // b.lo, b.ul, b.last
  409e78:	mov	w8, #0xaaab                	// #43691
  409e7c:	movk	w8, #0xaaaa, lsl #16
  409e80:	umull	x8, w19, w8
  409e84:	lsr	x8, x8, #33
  409e88:	add	w8, w8, w8, lsl #1
  409e8c:	sub	w8, w19, w8
  409e90:	cmp	w8, #0x1
  409e94:	b.eq	40a0cc <tigetstr@plt+0x7a4c>  // b.none
  409e98:	cmp	w8, #0x2
  409e9c:	b.ne	40a294 <tigetstr@plt+0x7c14>  // b.any
  409ea0:	adrp	x19, 40f000 <tigetstr@plt+0xc980>
  409ea4:	add	x19, x19, #0xa65
  409ea8:	b	40a0d4 <tigetstr@plt+0x7a54>
  409eac:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  409eb0:	ldr	w8, [x8, #864]
  409eb4:	mov	x21, x4
  409eb8:	mov	w20, w3
  409ebc:	mov	w26, w2
  409ec0:	orr	w8, w8, #0x1
  409ec4:	mov	w22, w1
  409ec8:	cmp	w8, #0x3
  409ecc:	b.ne	409eec <tigetstr@plt+0x786c>  // b.any
  409ed0:	mov	x0, x19
  409ed4:	bl	40a3c0 <tigetstr@plt+0x7d40>
  409ed8:	adrp	x27, 40f000 <tigetstr@plt+0xc980>
  409edc:	mov	w23, wzr
  409ee0:	add	x27, x27, #0xa79
  409ee4:	mov	w25, #0x3ff                 	// #1023
  409ee8:	b	409efc <tigetstr@plt+0x787c>
  409eec:	adrp	x27, 40f000 <tigetstr@plt+0xc980>
  409ef0:	mov	w23, #0x1                   	// #1
  409ef4:	add	x27, x27, #0xa87
  409ef8:	mov	w25, #0x1000                	// #4096
  409efc:	ldr	x8, [x19, #32]
  409f00:	adrp	x24, 411000 <tigetstr@plt+0xe980>
  409f04:	mov	x0, x19
  409f08:	mov	x1, x21
  409f0c:	ldr	x8, [x8, #1048]
  409f10:	mov	w2, wzr
  409f14:	mov	w3, w22
  409f18:	mov	w4, w23
  409f1c:	mov	w5, w20
  409f20:	add	x28, sp, #0x60
  409f24:	str	x8, [x24, #968]
  409f28:	bl	408620 <tigetstr@plt+0x5fa0>
  409f2c:	cbz	w26, 40a058 <tigetstr@plt+0x79d8>
  409f30:	cmp	w0, w25
  409f34:	b.le	40a058 <tigetstr@plt+0x79d8>
  409f38:	ldp	q0, q2, [x19]
  409f3c:	stp	q0, q2, [sp, #96]
  409f40:	ldr	x8, [x19, #64]
  409f44:	ldp	q1, q0, [x19, #32]
  409f48:	str	x8, [sp, #160]
  409f4c:	str	q0, [x28, #48]
  409f50:	str	q1, [sp, #128]
  409f54:	cbnz	w22, 409f6c <tigetstr@plt+0x78ec>
  409f58:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  409f5c:	add	x0, x0, #0xa90
  409f60:	mov	w1, w25
  409f64:	bl	4025f0 <printf@plt>
  409f68:	mov	w22, #0x1                   	// #1
  409f6c:	mov	x0, x19
  409f70:	mov	x1, x21
  409f74:	mov	w2, wzr
  409f78:	mov	w3, w22
  409f7c:	mov	w4, w23
  409f80:	mov	w5, w20
  409f84:	bl	408620 <tigetstr@plt+0x5fa0>
  409f88:	cmp	w0, w25
  409f8c:	b.le	40a294 <tigetstr@plt+0x7c14>
  409f90:	ldrh	w8, [x19, #60]
  409f94:	str	x27, [sp]
  409f98:	mov	w27, wzr
  409f9c:	cmp	w8, #0x19f
  409fa0:	b.cc	40a0b0 <tigetstr@plt+0x7a30>  // b.lo, b.ul, b.last
  409fa4:	mov	w26, #0x19e                 	// #414
  409fa8:	ldr	x9, [x19, #32]
  409fac:	ldr	x10, [x9, x26, lsl #3]
  409fb0:	add	x10, x10, #0x1
  409fb4:	cmp	x10, #0x2
  409fb8:	b.cs	409fd8 <tigetstr@plt+0x7958>  // b.hs, b.nlast
  409fbc:	mov	w8, #0x1                   	// #1
  409fc0:	tbz	w8, #0, 40a0b0 <tigetstr@plt+0x7a30>
  409fc4:	ldrh	w8, [x19, #60]
  409fc8:	add	x26, x26, #0x1
  409fcc:	cmp	x26, x8
  409fd0:	b.cc	409fa8 <tigetstr@plt+0x7928>  // b.lo, b.ul, b.last
  409fd4:	b	40a0b0 <tigetstr@plt+0x7a30>
  409fd8:	ldrh	w10, [x19, #66]
  409fdc:	ldrh	w11, [x19, #64]
  409fe0:	ldrh	w12, [x19, #62]
  409fe4:	ldr	x13, [x19, #48]
  409fe8:	add	w10, w10, w11
  409fec:	add	w10, w10, w12
  409ff0:	sub	w8, w10, w8, uxth
  409ff4:	add	w8, w26, w8
  409ff8:	sbfiz	x8, x8, #3, #32
  409ffc:	ldr	x27, [x13, x8]
  40a000:	str	xzr, [x9, #1048]
  40a004:	mov	x0, x27
  40a008:	bl	402160 <strlen@plt>
  40a00c:	cmp	x0, #0x2
  40a010:	b.hi	40a028 <tigetstr@plt+0x79a8>  // b.pmore
  40a014:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a018:	add	x0, x0, #0xad6
  40a01c:	mov	x1, x27
  40a020:	mov	w2, w25
  40a024:	bl	4025f0 <printf@plt>
  40a028:	mov	x0, x19
  40a02c:	mov	x1, x21
  40a030:	mov	w2, wzr
  40a034:	mov	w3, w22
  40a038:	mov	w4, w23
  40a03c:	mov	w5, w20
  40a040:	bl	408620 <tigetstr@plt+0x5fa0>
  40a044:	mov	w8, wzr
  40a048:	cmp	w0, w25
  40a04c:	mov	w27, #0x1                   	// #1
  40a050:	b.gt	409fbc <tigetstr@plt+0x793c>
  40a054:	b	409fc0 <tigetstr@plt+0x7940>
  40a058:	mov	w0, #0x2                   	// #2
  40a05c:	mov	w1, #0x92                  	// #146
  40a060:	bl	40942c <tigetstr@plt+0x6dac>
  40a064:	tbnz	w0, #0, 40a294 <tigetstr@plt+0x7c14>
  40a068:	ldp	q0, q2, [x19]
  40a06c:	mov	x0, x19
  40a070:	stp	q0, q2, [sp, #96]
  40a074:	ldr	x8, [x19, #64]
  40a078:	ldp	q1, q0, [x19, #32]
  40a07c:	str	x8, [sp, #160]
  40a080:	str	q0, [x28, #48]
  40a084:	str	q1, [sp, #128]
  40a088:	bl	40a5d0 <tigetstr@plt+0x7f50>
  40a08c:	tbz	w0, #0, 40a274 <tigetstr@plt+0x7bf4>
  40a090:	mov	x0, x19
  40a094:	mov	x1, x21
  40a098:	mov	w2, wzr
  40a09c:	mov	w3, w22
  40a0a0:	mov	w4, w23
  40a0a4:	mov	w5, w20
  40a0a8:	bl	408620 <tigetstr@plt+0x5fa0>
  40a0ac:	b	40a274 <tigetstr@plt+0x7bf4>
  40a0b0:	ldr	x8, [x19, #32]
  40a0b4:	ldr	x9, [x8, #1048]
  40a0b8:	add	x9, x9, #0x1
  40a0bc:	cmp	x9, #0x2
  40a0c0:	b.cs	40a100 <tigetstr@plt+0x7a80>  // b.hs, b.nlast
  40a0c4:	tbnz	w27, #0, 40a11c <tigetstr@plt+0x7a9c>
  40a0c8:	b	40a140 <tigetstr@plt+0x7ac0>
  40a0cc:	adrp	x19, 40f000 <tigetstr@plt+0xc980>
  40a0d0:	add	x19, x19, #0xa76
  40a0d4:	adrp	x1, 411000 <tigetstr@plt+0xe980>
  40a0d8:	add	x1, x1, #0x3ec
  40a0dc:	add	x0, sp, #0xc
  40a0e0:	add	x3, sp, #0x8
  40a0e4:	mov	w2, #0x1                   	// #1
  40a0e8:	bl	40a30c <tigetstr@plt+0x7c8c>
  40a0ec:	add	x0, sp, #0xc
  40a0f0:	bl	409580 <tigetstr@plt+0x6f00>
  40a0f4:	mov	x0, x19
  40a0f8:	bl	409580 <tigetstr@plt+0x6f00>
  40a0fc:	b	40a294 <tigetstr@plt+0x7c14>
  40a100:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a104:	add	x0, x0, #0xb03
  40a108:	mov	w1, w25
  40a10c:	str	xzr, [x8, #1048]
  40a110:	bl	4025f0 <printf@plt>
  40a114:	mov	w27, #0x1                   	// #1
  40a118:	tbz	w27, #0, 40a140 <tigetstr@plt+0x7ac0>
  40a11c:	mov	x0, x19
  40a120:	mov	x1, x21
  40a124:	mov	w2, wzr
  40a128:	mov	w3, w22
  40a12c:	mov	w4, w23
  40a130:	mov	w5, w20
  40a134:	bl	408620 <tigetstr@plt+0x5fa0>
  40a138:	cmp	w0, w25
  40a13c:	b.le	40a168 <tigetstr@plt+0x7ae8>
  40a140:	mov	x0, x19
  40a144:	bl	40a5d0 <tigetstr@plt+0x7f50>
  40a148:	tbz	w0, #0, 40a168 <tigetstr@plt+0x7ae8>
  40a14c:	ldr	x8, [x19, #32]
  40a150:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a154:	add	x0, x0, #0xb31
  40a158:	mov	w1, w25
  40a15c:	str	xzr, [x8, #1168]
  40a160:	bl	4025f0 <printf@plt>
  40a164:	b	40a16c <tigetstr@plt+0x7aec>
  40a168:	tbz	w27, #0, 40a190 <tigetstr@plt+0x7b10>
  40a16c:	mov	x0, x19
  40a170:	mov	x1, x21
  40a174:	mov	w2, wzr
  40a178:	mov	w3, w22
  40a17c:	mov	w4, w23
  40a180:	mov	w5, w20
  40a184:	bl	408620 <tigetstr@plt+0x5fa0>
  40a188:	cmp	w0, w25
  40a18c:	b.le	40a268 <tigetstr@plt+0x7be8>
  40a190:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  40a194:	ldr	w27, [x9, #860]
  40a198:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a19c:	mov	w8, #0x4                   	// #4
  40a1a0:	add	x0, x0, #0xb60
  40a1a4:	mov	w1, w25
  40a1a8:	str	w8, [x9, #860]
  40a1ac:	bl	4025f0 <printf@plt>
  40a1b0:	mov	x0, x19
  40a1b4:	mov	x1, x21
  40a1b8:	mov	w2, wzr
  40a1bc:	mov	w3, w22
  40a1c0:	mov	w4, w23
  40a1c4:	mov	w5, w20
  40a1c8:	bl	408620 <tigetstr@plt+0x5fa0>
  40a1cc:	mov	w26, w0
  40a1d0:	subs	w1, w0, w25
  40a1d4:	b.le	40a214 <tigetstr@plt+0x7b94>
  40a1d8:	mov	x0, x19
  40a1dc:	bl	40a62c <tigetstr@plt+0x7fac>
  40a1e0:	cbz	w0, 40a214 <tigetstr@plt+0x7b94>
  40a1e4:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a1e8:	add	x0, x0, #0xba8
  40a1ec:	mov	w1, w25
  40a1f0:	bl	4025f0 <printf@plt>
  40a1f4:	mov	x0, x19
  40a1f8:	mov	x1, x21
  40a1fc:	mov	w2, wzr
  40a200:	mov	w3, w22
  40a204:	mov	w4, w23
  40a208:	mov	w5, w20
  40a20c:	bl	408620 <tigetstr@plt+0x5fa0>
  40a210:	mov	w26, w0
  40a214:	subs	w1, w26, w25
  40a218:	b.le	40a258 <tigetstr@plt+0x7bd8>
  40a21c:	mov	x0, x19
  40a220:	bl	40a6dc <tigetstr@plt+0x805c>
  40a224:	cbz	w0, 40a258 <tigetstr@plt+0x7bd8>
  40a228:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a22c:	add	x0, x0, #0xbee
  40a230:	mov	w1, w25
  40a234:	bl	4025f0 <printf@plt>
  40a238:	mov	x0, x19
  40a23c:	mov	x1, x21
  40a240:	mov	w2, wzr
  40a244:	mov	w3, w22
  40a248:	mov	w4, w23
  40a24c:	mov	w5, w20
  40a250:	bl	408620 <tigetstr@plt+0x5fa0>
  40a254:	mov	w26, w0
  40a258:	cmp	w26, w25
  40a25c:	b.gt	40a2b8 <tigetstr@plt+0x7c38>
  40a260:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40a264:	str	w27, [x8, #860]
  40a268:	ldr	x8, [x24, #968]
  40a26c:	ldr	x9, [x19, #32]
  40a270:	str	x8, [x9, #1048]
  40a274:	ldr	q0, [sp, #96]
  40a278:	str	q0, [x19]
  40a27c:	ldr	x8, [sp, #160]
  40a280:	ldr	q0, [x28, #48]
  40a284:	ldp	q2, q1, [sp, #112]
  40a288:	str	x8, [x19, #64]
  40a28c:	stp	q1, q0, [x19, #32]
  40a290:	str	q2, [x19, #16]
  40a294:	add	sp, sp, #0x10, lsl #12
  40a298:	add	sp, sp, #0x70
  40a29c:	ldp	x20, x19, [sp, #80]
  40a2a0:	ldp	x22, x21, [sp, #64]
  40a2a4:	ldp	x24, x23, [sp, #48]
  40a2a8:	ldp	x26, x25, [sp, #32]
  40a2ac:	ldp	x28, x27, [sp, #16]
  40a2b0:	ldp	x29, x30, [sp], #96
  40a2b4:	ret
  40a2b8:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40a2bc:	adrp	x9, 410000 <tigetstr@plt+0xd980>
  40a2c0:	ldr	x8, [x8, #3856]
  40a2c4:	ldr	x9, [x9, #3968]
  40a2c8:	ldr	x0, [x19]
  40a2cc:	ldr	x20, [x8]
  40a2d0:	ldr	x21, [x9]
  40a2d4:	bl	402150 <_nc_first_name@plt>
  40a2d8:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  40a2dc:	mov	x3, x0
  40a2e0:	add	x1, x1, #0xc3a
  40a2e4:	mov	x0, x20
  40a2e8:	mov	x2, x21
  40a2ec:	mov	w4, w26
  40a2f0:	bl	402640 <fprintf@plt>
  40a2f4:	ldr	x2, [sp]
  40a2f8:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a2fc:	add	x0, x0, #0xc59
  40a300:	mov	w1, w26
  40a304:	bl	4025f0 <printf@plt>
  40a308:	b	40a260 <tigetstr@plt+0x7be0>
  40a30c:	mov	w9, #0xaaab                	// #43691
  40a310:	movk	w9, #0xaaaa, lsl #16
  40a314:	mov	w8, w2
  40a318:	umull	x9, w2, w9
  40a31c:	ldrb	w8, [x1, x8]
  40a320:	lsr	x9, x9, #33
  40a324:	add	w9, w9, w9, lsl #1
  40a328:	sub	w9, w2, w9
  40a32c:	cmp	w9, #0x2
  40a330:	b.eq	40a35c <tigetstr@plt+0x7cdc>  // b.none
  40a334:	cmp	w9, #0x1
  40a338:	b.eq	40a394 <tigetstr@plt+0x7d14>  // b.none
  40a33c:	cbnz	w9, 40a3b8 <tigetstr@plt+0x7d38>
  40a340:	adrp	x10, 40f000 <tigetstr@plt+0xc980>
  40a344:	lsr	x9, x8, #2
  40a348:	add	x10, x10, #0xd5e
  40a34c:	ldrb	w9, [x10, x9]
  40a350:	strb	w9, [x0], #1
  40a354:	lsl	w9, w8, #4
  40a358:	b	40a3b4 <tigetstr@plt+0x7d34>
  40a35c:	ldr	w10, [x3]
  40a360:	adrp	x11, 40f000 <tigetstr@plt+0xc980>
  40a364:	add	x11, x11, #0xd5e
  40a368:	mov	w9, wzr
  40a36c:	and	x10, x10, #0x3f
  40a370:	orr	x10, x10, x8, lsr #6
  40a374:	ldrb	w10, [x11, x10]
  40a378:	and	x8, x8, #0x3f
  40a37c:	ldrb	w8, [x11, x8]
  40a380:	strb	w10, [x0]
  40a384:	add	x10, x0, #0x2
  40a388:	strb	w8, [x0, #1]
  40a38c:	mov	x0, x10
  40a390:	b	40a3b4 <tigetstr@plt+0x7d34>
  40a394:	ldr	w9, [x3]
  40a398:	adrp	x10, 40f000 <tigetstr@plt+0xc980>
  40a39c:	add	x10, x10, #0xd5e
  40a3a0:	and	x9, x9, #0x3f
  40a3a4:	orr	x9, x9, x8, lsr #4
  40a3a8:	ldrb	w9, [x10, x9]
  40a3ac:	strb	w9, [x0], #1
  40a3b0:	lsl	w9, w8, #2
  40a3b4:	str	w9, [x3]
  40a3b8:	strb	wzr, [x0]
  40a3bc:	ret
  40a3c0:	stp	x29, x30, [sp, #-32]!
  40a3c4:	stp	x20, x19, [sp, #16]
  40a3c8:	ldr	x20, [x0, #32]
  40a3cc:	mov	x19, x0
  40a3d0:	mov	x29, sp
  40a3d4:	ldr	x0, [x20, #16]
  40a3d8:	add	x8, x0, #0x1
  40a3dc:	cmp	x8, #0x2
  40a3e0:	b.cc	40a40c <tigetstr@plt+0x7d8c>  // b.lo, b.ul, b.last
  40a3e4:	mov	w1, #0x2a                  	// #42
  40a3e8:	bl	4024d0 <strchr@plt>
  40a3ec:	cbz	x0, 40a3f8 <tigetstr@plt+0x7d78>
  40a3f0:	add	x0, x0, #0x1
  40a3f4:	bl	402260 <atoi@plt>
  40a3f8:	lsl	w8, w0, #16
  40a3fc:	cbz	w8, 40a40c <tigetstr@plt+0x7d8c>
  40a400:	ldr	x9, [x19, #24]
  40a404:	asr	w8, w8, #16
  40a408:	str	w8, [x9, #136]
  40a40c:	ldr	x0, [x20, #824]
  40a410:	add	x8, x0, #0x1
  40a414:	cmp	x8, #0x2
  40a418:	b.cc	40a444 <tigetstr@plt+0x7dc4>  // b.lo, b.ul, b.last
  40a41c:	mov	w1, #0x2a                  	// #42
  40a420:	bl	4024d0 <strchr@plt>
  40a424:	cbz	x0, 40a5ac <tigetstr@plt+0x7f2c>
  40a428:	add	x0, x0, #0x1
  40a42c:	bl	402260 <atoi@plt>
  40a430:	lsl	w8, w0, #16
  40a434:	cbz	w8, 40a444 <tigetstr@plt+0x7dc4>
  40a438:	ldr	x9, [x19, #24]
  40a43c:	asr	w8, w8, #16
  40a440:	str	w8, [x9, #140]
  40a444:	ldr	x8, [x20, #3152]
  40a448:	add	x8, x8, #0x1
  40a44c:	cmp	x8, #0x1
  40a450:	b.hi	40a470 <tigetstr@plt+0x7df0>  // b.pmore
  40a454:	ldr	x8, [x20, #400]
  40a458:	add	x9, x8, #0x1
  40a45c:	cmp	x9, #0x2
  40a460:	b.cc	40a470 <tigetstr@plt+0x7df0>  // b.lo, b.ul, b.last
  40a464:	str	x8, [x20, #3152]
  40a468:	ldr	x8, [x19, #32]
  40a46c:	str	xzr, [x8, #400]
  40a470:	ldr	x8, [x19, #32]
  40a474:	ldr	x9, [x8, #3160]
  40a478:	add	x9, x9, #0x1
  40a47c:	cmp	x9, #0x1
  40a480:	b.hi	40a494 <tigetstr@plt+0x7e14>  // b.pmore
  40a484:	ldr	x9, [x8, #984]
  40a488:	add	x9, x9, #0x1
  40a48c:	cmp	x9, #0x2
  40a490:	b.cs	40a578 <tigetstr@plt+0x7ef8>  // b.hs, b.nlast
  40a494:	ldr	x8, [x19, #24]
  40a498:	ldr	w9, [x8, #132]
  40a49c:	cmn	w9, #0x1
  40a4a0:	b.ne	40a4c8 <tigetstr@plt+0x7e48>  // b.any
  40a4a4:	ldr	w9, [x8, #16]
  40a4a8:	cmn	w9, #0x1
  40a4ac:	b.eq	40a4c8 <tigetstr@plt+0x7e48>  // b.none
  40a4b0:	ldr	x10, [x19, #32]
  40a4b4:	ldr	x10, [x10, #288]
  40a4b8:	add	x10, x10, #0x1
  40a4bc:	cmp	x10, #0x2
  40a4c0:	b.cc	40a4c8 <tigetstr@plt+0x7e48>  // b.lo, b.ul, b.last
  40a4c4:	str	w9, [x8, #132]
  40a4c8:	ldr	x8, [x19, #32]
  40a4cc:	ldr	x1, [x8, #824]
  40a4d0:	add	x8, x1, #0x1
  40a4d4:	cmp	x8, #0x2
  40a4d8:	b.cs	40a4e4 <tigetstr@plt+0x7e64>  // b.hs, b.nlast
  40a4dc:	mov	w8, wzr
  40a4e0:	b	40a4f8 <tigetstr@plt+0x7e78>
  40a4e4:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a4e8:	add	x0, x0, #0xc9a
  40a4ec:	bl	402450 <strcmp@plt>
  40a4f0:	cmp	w0, #0x0
  40a4f4:	cset	w8, eq  // eq = none
  40a4f8:	ldr	x9, [x19, #16]
  40a4fc:	strb	w8, [x9, #41]
  40a500:	ldr	x20, [x19, #32]
  40a504:	ldr	x0, [x20, #112]
  40a508:	add	x8, x0, #0x1
  40a50c:	cmp	x8, #0x2
  40a510:	b.cc	40a538 <tigetstr@plt+0x7eb8>  // b.lo, b.ul, b.last
  40a514:	mov	w1, #0x2a                  	// #42
  40a518:	bl	4024d0 <strchr@plt>
  40a51c:	cbz	x0, 40a5b8 <tigetstr@plt+0x7f38>
  40a520:	add	x0, x0, #0x1
  40a524:	bl	402260 <atoi@plt>
  40a528:	sxth	w8, w0
  40a52c:	cbz	w8, 40a538 <tigetstr@plt+0x7eb8>
  40a530:	ldr	x9, [x19, #24]
  40a534:	str	w8, [x9, #144]
  40a538:	ldr	x0, [x20, #1072]
  40a53c:	add	x8, x0, #0x1
  40a540:	cmp	x8, #0x2
  40a544:	b.cc	40a56c <tigetstr@plt+0x7eec>  // b.lo, b.ul, b.last
  40a548:	mov	w1, #0x2a                  	// #42
  40a54c:	bl	4024d0 <strchr@plt>
  40a550:	cbz	x0, 40a5c4 <tigetstr@plt+0x7f44>
  40a554:	add	x0, x0, #0x1
  40a558:	bl	402260 <atoi@plt>
  40a55c:	sxth	w8, w0
  40a560:	cbz	w8, 40a56c <tigetstr@plt+0x7eec>
  40a564:	ldr	x9, [x19, #24]
  40a568:	str	w8, [x9, #148]
  40a56c:	ldp	x20, x19, [sp, #16]
  40a570:	ldp	x29, x30, [sp], #32
  40a574:	ret
  40a578:	ldr	x9, [x8, #976]
  40a57c:	add	x9, x9, #0x1
  40a580:	cmp	x9, #0x1
  40a584:	b.hi	40a494 <tigetstr@plt+0x7e14>  // b.pmore
  40a588:	ldr	x9, [x8, #992]
  40a58c:	add	x9, x9, #0x1
  40a590:	cmp	x9, #0x1
  40a594:	b.hi	40a494 <tigetstr@plt+0x7e14>  // b.pmore
  40a598:	ldr	x9, [x8, #984]
  40a59c:	str	x9, [x8, #3160]
  40a5a0:	ldr	x8, [x19, #32]
  40a5a4:	str	xzr, [x8, #984]
  40a5a8:	b	40a494 <tigetstr@plt+0x7e14>
  40a5ac:	mov	w8, wzr
  40a5b0:	cbnz	w8, 40a438 <tigetstr@plt+0x7db8>
  40a5b4:	b	40a444 <tigetstr@plt+0x7dc4>
  40a5b8:	mov	w8, wzr
  40a5bc:	cbnz	w8, 40a530 <tigetstr@plt+0x7eb0>
  40a5c0:	b	40a538 <tigetstr@plt+0x7eb8>
  40a5c4:	mov	w8, wzr
  40a5c8:	cbnz	w8, 40a564 <tigetstr@plt+0x7ee4>
  40a5cc:	b	40a56c <tigetstr@plt+0x7eec>
  40a5d0:	stp	x29, x30, [sp, #-32]!
  40a5d4:	stp	x20, x19, [sp, #16]
  40a5d8:	ldr	x20, [x0, #32]
  40a5dc:	mov	x19, x0
  40a5e0:	mov	x29, sp
  40a5e4:	ldr	x0, [x20, #1168]
  40a5e8:	add	x8, x0, #0x1
  40a5ec:	cmp	x8, #0x2
  40a5f0:	b.cs	40a5fc <tigetstr@plt+0x7f7c>  // b.hs, b.nlast
  40a5f4:	mov	w0, wzr
  40a5f8:	b	40a620 <tigetstr@plt+0x7fa0>
  40a5fc:	bl	40b218 <tigetstr@plt+0x8b98>
  40a600:	tbnz	w0, #0, 40a61c <tigetstr@plt+0x7f9c>
  40a604:	str	xzr, [x20, #200]
  40a608:	ldr	x8, [x19, #32]
  40a60c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a610:	add	x0, x0, #0xda9
  40a614:	str	xzr, [x8, #304]
  40a618:	bl	402430 <puts@plt>
  40a61c:	mov	w0, #0x1                   	// #1
  40a620:	ldp	x20, x19, [sp, #16]
  40a624:	ldp	x29, x30, [sp], #32
  40a628:	ret
  40a62c:	sub	sp, sp, #0x50
  40a630:	stp	x24, x23, [sp, #32]
  40a634:	adrp	x23, 40f000 <tigetstr@plt+0xc980>
  40a638:	stp	x22, x21, [sp, #48]
  40a63c:	stp	x20, x19, [sp, #64]
  40a640:	mov	w20, w1
  40a644:	mov	x21, x0
  40a648:	mov	w19, wzr
  40a64c:	mov	w22, wzr
  40a650:	add	x23, x23, #0xd9f
  40a654:	stp	x29, x30, [sp, #16]
  40a658:	add	x29, sp, #0x10
  40a65c:	b	40a66c <tigetstr@plt+0x7fec>
  40a660:	add	w22, w22, #0x1
  40a664:	cmp	w22, #0xb
  40a668:	b.eq	40a6c0 <tigetstr@plt+0x8040>  // b.none
  40a66c:	add	x0, sp, #0x4
  40a670:	mov	x1, x23
  40a674:	mov	w2, w22
  40a678:	bl	4021d0 <sprintf@plt>
  40a67c:	add	x1, sp, #0x4
  40a680:	mov	x0, x21
  40a684:	bl	40b298 <tigetstr@plt+0x8c18>
  40a688:	add	x8, x0, #0x1
  40a68c:	cmp	x8, #0x2
  40a690:	b.cc	40a660 <tigetstr@plt+0x7fe0>  // b.lo, b.ul, b.last
  40a694:	mov	x24, x0
  40a698:	mov	x0, x21
  40a69c:	mov	x1, x24
  40a6a0:	bl	40b320 <tigetstr@plt+0x8ca0>
  40a6a4:	tbz	w0, #0, 40a660 <tigetstr@plt+0x7fe0>
  40a6a8:	mov	x0, x24
  40a6ac:	bl	402160 <strlen@plt>
  40a6b0:	sub	w8, w20, w0
  40a6b4:	subs	w20, w8, #0x5
  40a6b8:	add	w19, w19, #0x1
  40a6bc:	b.pl	40a660 <tigetstr@plt+0x7fe0>  // b.nfrst
  40a6c0:	mov	w0, w19
  40a6c4:	ldp	x20, x19, [sp, #64]
  40a6c8:	ldp	x22, x21, [sp, #48]
  40a6cc:	ldp	x24, x23, [sp, #32]
  40a6d0:	ldp	x29, x30, [sp, #16]
  40a6d4:	add	sp, sp, #0x50
  40a6d8:	ret
  40a6dc:	sub	sp, sp, #0x50
  40a6e0:	stp	x24, x23, [sp, #32]
  40a6e4:	adrp	x23, 40f000 <tigetstr@plt+0xc980>
  40a6e8:	stp	x22, x21, [sp, #48]
  40a6ec:	stp	x20, x19, [sp, #64]
  40a6f0:	mov	w20, w1
  40a6f4:	mov	x21, x0
  40a6f8:	mov	w19, wzr
  40a6fc:	mov	w22, #0x3c                  	// #60
  40a700:	add	x23, x23, #0xda4
  40a704:	stp	x29, x30, [sp, #16]
  40a708:	add	x29, sp, #0x10
  40a70c:	b	40a71c <tigetstr@plt+0x809c>
  40a710:	sub	w22, w22, #0x1
  40a714:	cmn	w22, #0x1
  40a718:	b.eq	40a770 <tigetstr@plt+0x80f0>  // b.none
  40a71c:	add	x0, sp, #0x4
  40a720:	mov	x1, x23
  40a724:	mov	w2, w22
  40a728:	bl	4021d0 <sprintf@plt>
  40a72c:	add	x1, sp, #0x4
  40a730:	mov	x0, x21
  40a734:	bl	40b298 <tigetstr@plt+0x8c18>
  40a738:	add	x8, x0, #0x1
  40a73c:	cmp	x8, #0x2
  40a740:	b.cc	40a710 <tigetstr@plt+0x8090>  // b.lo, b.ul, b.last
  40a744:	mov	x24, x0
  40a748:	mov	x0, x21
  40a74c:	mov	x1, x24
  40a750:	bl	40b320 <tigetstr@plt+0x8ca0>
  40a754:	tbz	w0, #0, 40a710 <tigetstr@plt+0x8090>
  40a758:	mov	x0, x24
  40a75c:	bl	402160 <strlen@plt>
  40a760:	sub	w8, w20, w0
  40a764:	subs	w20, w8, #0x5
  40a768:	add	w19, w19, #0x1
  40a76c:	b.pl	40a710 <tigetstr@plt+0x8090>  // b.nfrst
  40a770:	mov	w0, w19
  40a774:	ldp	x20, x19, [sp, #64]
  40a778:	ldp	x22, x21, [sp, #48]
  40a77c:	ldp	x24, x23, [sp, #32]
  40a780:	ldp	x29, x30, [sp, #16]
  40a784:	add	sp, sp, #0x50
  40a788:	ret
  40a78c:	stp	x29, x30, [sp, #-48]!
  40a790:	str	x28, [sp, #16]
  40a794:	stp	x20, x19, [sp, #32]
  40a798:	mov	x29, sp
  40a79c:	sub	sp, sp, #0x1, lsl #12
  40a7a0:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40a7a4:	ldr	w8, [x8, #864]
  40a7a8:	mov	w20, w1
  40a7ac:	mov	x19, x0
  40a7b0:	orr	w8, w8, #0x1
  40a7b4:	cmp	w8, #0x3
  40a7b8:	b.ne	40a7c0 <tigetstr@plt+0x8140>  // b.any
  40a7bc:	bl	40a808 <tigetstr@plt+0x8188>
  40a7c0:	adrp	x8, 40f000 <tigetstr@plt+0xc980>
  40a7c4:	adrp	x9, 40f000 <tigetstr@plt+0xc980>
  40a7c8:	add	x8, x8, #0xca6
  40a7cc:	add	x9, x9, #0xca1
  40a7d0:	tst	w20, #0x1
  40a7d4:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  40a7d8:	csel	x2, x9, x8, ne  // ne = any
  40a7dc:	add	x1, x1, #0xc9c
  40a7e0:	mov	x0, sp
  40a7e4:	mov	x3, x19
  40a7e8:	bl	4021d0 <sprintf@plt>
  40a7ec:	mov	x0, sp
  40a7f0:	bl	409580 <tigetstr@plt+0x6f00>
  40a7f4:	add	sp, sp, #0x1, lsl #12
  40a7f8:	ldp	x20, x19, [sp, #32]
  40a7fc:	ldr	x28, [sp, #16]
  40a800:	ldp	x29, x30, [sp], #48
  40a804:	ret
  40a808:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40a80c:	ldr	x10, [x8, #944]
  40a810:	cbz	x10, 40a83c <tigetstr@plt+0x81bc>
  40a814:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  40a818:	ldr	x11, [x9, #936]
  40a81c:	sub	x10, x10, #0x1
  40a820:	ldrb	w12, [x11, x10]
  40a824:	cmp	w12, #0x20
  40a828:	b.ne	40a83c <tigetstr@plt+0x81bc>  // b.any
  40a82c:	str	x10, [x8, #944]
  40a830:	strb	wzr, [x11, x10]
  40a834:	ldr	x10, [x8, #944]
  40a838:	cbnz	x10, 40a818 <tigetstr@plt+0x8198>
  40a83c:	ret
  40a840:	stp	x29, x30, [sp, #-80]!
  40a844:	stp	x20, x19, [sp, #64]
  40a848:	adrp	x19, 411000 <tigetstr@plt+0xe980>
  40a84c:	ldr	x8, [x19, #944]
  40a850:	adrp	x20, 411000 <tigetstr@plt+0xe980>
  40a854:	stp	x26, x25, [sp, #16]
  40a858:	stp	x24, x23, [sp, #32]
  40a85c:	stp	x22, x21, [sp, #48]
  40a860:	mov	x29, sp
  40a864:	cbz	x8, 40a91c <tigetstr@plt+0x829c>
  40a868:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  40a86c:	ldr	w9, [x9, #864]
  40a870:	mov	w10, #0x3a                  	// #58
  40a874:	mov	w11, #0x2c                  	// #44
  40a878:	orr	w9, w9, #0x1
  40a87c:	cmp	w9, #0x3
  40a880:	csel	w21, w11, w10, ne  // ne = any
  40a884:	cmp	w8, #0x2
  40a888:	b.lt	40a90c <tigetstr@plt+0x828c>  // b.tstop
  40a88c:	ldr	x22, [x20, #936]
  40a890:	cmp	w9, #0x3
  40a894:	cset	w23, eq  // eq = none
  40a898:	sxtw	x24, w8
  40a89c:	b	40a8b4 <tigetstr@plt+0x8234>
  40a8a0:	str	x8, [x19, #944]
  40a8a4:	add	x8, x25, #0x1
  40a8a8:	cmp	x8, #0x2
  40a8ac:	mov	x24, x25
  40a8b0:	b.le	40a90c <tigetstr@plt+0x828c>
  40a8b4:	add	x8, x22, x24
  40a8b8:	ldurb	w26, [x8, #-1]
  40a8bc:	sub	x25, x24, #0x1
  40a8c0:	cmp	w26, #0xa
  40a8c4:	b.eq	40a8a4 <tigetstr@plt+0x8224>  // b.none
  40a8c8:	bl	402460 <__ctype_b_loc@plt>
  40a8cc:	ldr	x8, [x0]
  40a8d0:	cmp	w26, #0x5c
  40a8d4:	cset	w9, eq  // eq = none
  40a8d8:	ldrh	w10, [x8, x26, lsl #1]
  40a8dc:	mov	x8, x25
  40a8e0:	tbnz	w10, #13, 40a8a0 <tigetstr@plt+0x8220>
  40a8e4:	and	w9, w9, w23
  40a8e8:	mov	x8, x25
  40a8ec:	tbnz	w9, #0, 40a8a0 <tigetstr@plt+0x8220>
  40a8f0:	cmp	w21, w26
  40a8f4:	b.ne	40a90c <tigetstr@plt+0x828c>  // b.any
  40a8f8:	add	x8, x22, x24
  40a8fc:	ldurb	w8, [x8, #-2]
  40a900:	cmp	w8, #0x5c
  40a904:	mov	x8, x24
  40a908:	b.ne	40a8a0 <tigetstr@plt+0x8220>  // b.any
  40a90c:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40a910:	add	x8, x8, #0x3a8
  40a914:	ldp	x9, x8, [x8]
  40a918:	strb	wzr, [x9, x8]
  40a91c:	ldr	x0, [x20, #936]
  40a920:	cbz	x0, 40a93c <tigetstr@plt+0x82bc>
  40a924:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40a928:	ldr	x8, [x8, #3896]
  40a92c:	ldr	x1, [x8]
  40a930:	bl	402180 <fputs@plt>
  40a934:	mov	w0, #0xa                   	// #10
  40a938:	bl	402620 <putchar@plt>
  40a93c:	ldr	w0, [x19, #944]
  40a940:	ldp	x20, x19, [sp, #64]
  40a944:	ldp	x22, x21, [sp, #48]
  40a948:	ldp	x24, x23, [sp, #32]
  40a94c:	ldp	x26, x25, [sp, #16]
  40a950:	ldp	x29, x30, [sp], #80
  40a954:	ret
  40a958:	stp	x29, x30, [sp, #-96]!
  40a95c:	stp	x22, x21, [sp, #64]
  40a960:	stp	x20, x19, [sp, #80]
  40a964:	mov	w21, w2
  40a968:	mov	x20, x1
  40a96c:	mov	x19, x0
  40a970:	stp	x28, x27, [sp, #16]
  40a974:	stp	x26, x25, [sp, #32]
  40a978:	stp	x24, x23, [sp, #48]
  40a97c:	mov	x29, sp
  40a980:	tbnz	w2, #0, 40a9a4 <tigetstr@plt+0x8324>
  40a984:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40a988:	ldr	x8, [x8, #3896]
  40a98c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40a990:	add	x0, x0, #0xcaa
  40a994:	mov	w1, #0x18                  	// #24
  40a998:	ldr	x3, [x8]
  40a99c:	mov	w2, #0x1                   	// #1
  40a9a0:	bl	4024e0 <fwrite@plt>
  40a9a4:	adrp	x24, 410000 <tigetstr@plt+0xd980>
  40a9a8:	ldrh	w8, [x20, #56]
  40a9ac:	ldr	x24, [x24, #3912]
  40a9b0:	adrp	x22, 411000 <tigetstr@plt+0xe980>
  40a9b4:	adrp	x23, 411000 <tigetstr@plt+0xe980>
  40a9b8:	cbz	w8, 40aa74 <tigetstr@plt+0x83f4>
  40a9bc:	adrp	x28, 411000 <tigetstr@plt+0xe980>
  40a9c0:	mov	x26, xzr
  40a9c4:	add	x27, x20, #0x30
  40a9c8:	add	x28, x28, #0x368
  40a9cc:	adrp	x25, 411000 <tigetstr@plt+0xe980>
  40a9d0:	b	40a9ec <tigetstr@plt+0x836c>
  40a9d4:	mov	w0, wzr
  40a9d8:	blr	x19
  40a9dc:	ldrh	w8, [x20, #56]
  40a9e0:	add	x26, x26, #0x1
  40a9e4:	cmp	x26, x8
  40a9e8:	b.cs	40aa74 <tigetstr@plt+0x83f4>  // b.hs, b.nlast
  40a9ec:	ldr	w9, [x22, #900]
  40a9f0:	cmp	x26, #0x2b
  40a9f4:	b.hi	40aa0c <tigetstr@plt+0x838c>  // b.pmore
  40a9f8:	cmp	w9, #0x1
  40a9fc:	b.eq	40aa0c <tigetstr@plt+0x838c>  // b.none
  40aa00:	ldr	x10, [x25, #904]
  40aa04:	ldr	w1, [x10, x26, lsl #2]
  40aa08:	b	40aa10 <tigetstr@plt+0x8390>
  40aa0c:	mov	w1, w26
  40aa10:	cmp	w1, #0x2c
  40aa14:	mov	w10, w1
  40aa18:	mov	x11, x28
  40aa1c:	b.lt	40aa34 <tigetstr@plt+0x83b4>  // b.tstop
  40aa20:	ldrh	w10, [x20, #62]
  40aa24:	and	w8, w8, #0xffff
  40aa28:	sub	w8, w1, w8
  40aa2c:	mov	x11, x27
  40aa30:	add	w10, w8, w10
  40aa34:	ldr	x8, [x11]
  40aa38:	cmp	w9, #0x3
  40aa3c:	ldr	x2, [x8, w10, sxtw #3]
  40aa40:	b.eq	40a9d4 <tigetstr@plt+0x8354>  // b.none
  40aa44:	ldr	w8, [x23, #864]
  40aa48:	cmp	w8, #0x1
  40aa4c:	b.hi	40a9d4 <tigetstr@plt+0x8354>  // b.pmore
  40aa50:	ldrb	w8, [x24]
  40aa54:	cbnz	w8, 40a9d4 <tigetstr@plt+0x8354>
  40aa58:	ldrb	w8, [x2]
  40aa5c:	cmp	w8, #0x4f
  40aa60:	b.ne	40a9d4 <tigetstr@plt+0x8354>  // b.any
  40aa64:	ldrb	w8, [x2, #1]
  40aa68:	cmp	w8, #0x54
  40aa6c:	b.ne	40a9d4 <tigetstr@plt+0x8354>  // b.any
  40aa70:	b	40a9dc <tigetstr@plt+0x835c>
  40aa74:	tbnz	w21, #0, 40aa98 <tigetstr@plt+0x8418>
  40aa78:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40aa7c:	ldr	x8, [x8, #3896]
  40aa80:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40aa84:	add	x0, x0, #0xcc3
  40aa88:	mov	w1, #0x17                  	// #23
  40aa8c:	ldr	x3, [x8]
  40aa90:	mov	w2, #0x1                   	// #1
  40aa94:	bl	4024e0 <fwrite@plt>
  40aa98:	ldrh	w8, [x20, #58]
  40aa9c:	cbz	w8, 40ab60 <tigetstr@plt+0x84e0>
  40aaa0:	adrp	x28, 411000 <tigetstr@plt+0xe980>
  40aaa4:	mov	x26, xzr
  40aaa8:	add	x27, x20, #0x30
  40aaac:	add	x28, x28, #0x370
  40aab0:	adrp	x25, 411000 <tigetstr@plt+0xe980>
  40aab4:	b	40aad0 <tigetstr@plt+0x8450>
  40aab8:	mov	w0, #0x1                   	// #1
  40aabc:	blr	x19
  40aac0:	ldrh	w8, [x20, #58]
  40aac4:	add	x26, x26, #0x1
  40aac8:	cmp	x26, x8
  40aacc:	b.cs	40ab60 <tigetstr@plt+0x84e0>  // b.hs, b.nlast
  40aad0:	ldr	w9, [x22, #900]
  40aad4:	cmp	x26, #0x26
  40aad8:	b.hi	40aaf0 <tigetstr@plt+0x8470>  // b.pmore
  40aadc:	cmp	w9, #0x1
  40aae0:	b.eq	40aaf0 <tigetstr@plt+0x8470>  // b.none
  40aae4:	ldr	x10, [x25, #912]
  40aae8:	ldr	w1, [x10, x26, lsl #2]
  40aaec:	b	40aaf4 <tigetstr@plt+0x8474>
  40aaf0:	mov	w1, w26
  40aaf4:	cmp	w1, #0x27
  40aaf8:	mov	w10, w1
  40aafc:	mov	x11, x28
  40ab00:	b.lt	40ab20 <tigetstr@plt+0x84a0>  // b.tstop
  40ab04:	ldrh	w10, [x20, #64]
  40ab08:	ldrh	w11, [x20, #62]
  40ab0c:	and	w8, w8, #0xffff
  40ab10:	sub	w8, w1, w8
  40ab14:	add	w8, w8, w10
  40ab18:	add	w10, w8, w11
  40ab1c:	mov	x11, x27
  40ab20:	ldr	x8, [x11]
  40ab24:	cmp	w9, #0x3
  40ab28:	ldr	x2, [x8, w10, sxtw #3]
  40ab2c:	b.eq	40aab8 <tigetstr@plt+0x8438>  // b.none
  40ab30:	ldr	w8, [x23, #864]
  40ab34:	cmp	w8, #0x1
  40ab38:	b.hi	40aab8 <tigetstr@plt+0x8438>  // b.pmore
  40ab3c:	ldrb	w8, [x24]
  40ab40:	cbnz	w8, 40aab8 <tigetstr@plt+0x8438>
  40ab44:	ldrb	w8, [x2]
  40ab48:	cmp	w8, #0x4f
  40ab4c:	b.ne	40aab8 <tigetstr@plt+0x8438>  // b.any
  40ab50:	ldrb	w8, [x2, #1]
  40ab54:	cmp	w8, #0x54
  40ab58:	b.ne	40aab8 <tigetstr@plt+0x8438>  // b.any
  40ab5c:	b	40aac0 <tigetstr@plt+0x8440>
  40ab60:	tbnz	w21, #0, 40ab84 <tigetstr@plt+0x8504>
  40ab64:	adrp	x8, 410000 <tigetstr@plt+0xd980>
  40ab68:	ldr	x8, [x8, #3896]
  40ab6c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40ab70:	add	x0, x0, #0xcdb
  40ab74:	mov	w1, #0x17                  	// #23
  40ab78:	ldr	x3, [x8]
  40ab7c:	mov	w2, #0x1                   	// #1
  40ab80:	bl	4024e0 <fwrite@plt>
  40ab84:	ldrh	w8, [x20, #60]
  40ab88:	cbz	w8, 40ac54 <tigetstr@plt+0x85d4>
  40ab8c:	adrp	x26, 411000 <tigetstr@plt+0xe980>
  40ab90:	mov	x21, xzr
  40ab94:	add	x25, x20, #0x30
  40ab98:	add	x26, x26, #0x378
  40ab9c:	adrp	x27, 411000 <tigetstr@plt+0xe980>
  40aba0:	b	40abbc <tigetstr@plt+0x853c>
  40aba4:	mov	w0, #0x2                   	// #2
  40aba8:	blr	x19
  40abac:	ldrh	w8, [x20, #60]
  40abb0:	add	x21, x21, #0x1
  40abb4:	cmp	x21, x8
  40abb8:	b.cs	40ac54 <tigetstr@plt+0x85d4>  // b.hs, b.nlast
  40abbc:	ldr	w9, [x22, #900]
  40abc0:	cmp	x21, #0x19d
  40abc4:	b.hi	40abdc <tigetstr@plt+0x855c>  // b.pmore
  40abc8:	cmp	w9, #0x1
  40abcc:	b.eq	40abdc <tigetstr@plt+0x855c>  // b.none
  40abd0:	ldr	x10, [x27, #920]
  40abd4:	ldr	w1, [x10, x21, lsl #2]
  40abd8:	b	40abe0 <tigetstr@plt+0x8560>
  40abdc:	mov	w1, w21
  40abe0:	cmp	w1, #0x19e
  40abe4:	mov	w10, w1
  40abe8:	mov	x11, x26
  40abec:	b.lt	40ac14 <tigetstr@plt+0x8594>  // b.tstop
  40abf0:	ldrh	w10, [x20, #66]
  40abf4:	ldrh	w11, [x20, #64]
  40abf8:	and	w8, w8, #0xffff
  40abfc:	ldrh	w12, [x20, #62]
  40ac00:	sub	w8, w1, w8
  40ac04:	add	w8, w8, w10
  40ac08:	add	w8, w8, w11
  40ac0c:	add	w10, w8, w12
  40ac10:	mov	x11, x25
  40ac14:	ldr	x8, [x11]
  40ac18:	cmp	w9, #0x3
  40ac1c:	ldr	x2, [x8, w10, sxtw #3]
  40ac20:	b.eq	40aba4 <tigetstr@plt+0x8524>  // b.none
  40ac24:	ldr	w8, [x23, #864]
  40ac28:	cmp	w8, #0x1
  40ac2c:	b.hi	40aba4 <tigetstr@plt+0x8524>  // b.pmore
  40ac30:	ldrb	w8, [x24]
  40ac34:	cbnz	w8, 40aba4 <tigetstr@plt+0x8524>
  40ac38:	ldrb	w8, [x2]
  40ac3c:	cmp	w8, #0x4f
  40ac40:	b.ne	40aba4 <tigetstr@plt+0x8524>  // b.any
  40ac44:	ldrb	w8, [x2, #1]
  40ac48:	cmp	w8, #0x54
  40ac4c:	b.ne	40aba4 <tigetstr@plt+0x8524>  // b.any
  40ac50:	b	40abac <tigetstr@plt+0x852c>
  40ac54:	adrp	x2, 40f000 <tigetstr@plt+0xc980>
  40ac58:	add	x2, x2, #0xcf3
  40ac5c:	mov	w0, #0x3                   	// #3
  40ac60:	mov	w1, wzr
  40ac64:	blr	x19
  40ac68:	ldp	x20, x19, [sp, #80]
  40ac6c:	ldp	x22, x21, [sp, #64]
  40ac70:	ldp	x24, x23, [sp, #48]
  40ac74:	ldp	x26, x25, [sp, #32]
  40ac78:	ldp	x28, x27, [sp, #16]
  40ac7c:	ldp	x29, x30, [sp], #96
  40ac80:	ret
  40ac84:	sub	sp, sp, #0x110
  40ac88:	ldr	x8, [x0, #32]
  40ac8c:	str	x29, [sp, #256]
  40ac90:	ldr	x8, [x8, #1168]
  40ac94:	add	x9, x8, #0x1
  40ac98:	cmp	x9, #0x2
  40ac9c:	b.cs	40acac <tigetstr@plt+0x862c>  // b.hs, b.nlast
  40aca0:	ldr	x29, [sp, #256]
  40aca4:	add	sp, sp, #0x110
  40aca8:	ret
  40acac:	ldrb	w9, [x8]
  40acb0:	cbz	w9, 40aca0 <tigetstr@plt+0x8620>
  40acb4:	mov	w12, wzr
  40acb8:	mov	x10, xzr
  40acbc:	and	w11, w9, #0xff
  40acc0:	cmp	w12, w11
  40acc4:	b.cs	40acec <tigetstr@plt+0x866c>  // b.hs, b.nlast
  40acc8:	add	x9, x10, #0x1
  40accc:	ldrb	w9, [x8, x9]
  40acd0:	mov	w12, w11
  40acd4:	cmp	w9, #0x0
  40acd8:	cinc	x9, x10, ne  // ne = any
  40acdc:	add	x10, x9, #0x1
  40ace0:	ldrb	w9, [x8, x10]
  40ace4:	cbnz	w9, 40acbc <tigetstr@plt+0x863c>
  40ace8:	b	40aca0 <tigetstr@plt+0x8620>
  40acec:	movi	v0.2d, #0x0
  40acf0:	stp	q0, q0, [sp, #224]
  40acf4:	stp	q0, q0, [sp, #192]
  40acf8:	stp	q0, q0, [sp, #160]
  40acfc:	stp	q0, q0, [sp, #128]
  40ad00:	stp	q0, q0, [sp, #96]
  40ad04:	stp	q0, q0, [sp, #64]
  40ad08:	stp	q0, q0, [sp, #32]
  40ad0c:	stp	q0, q0, [sp]
  40ad10:	ldrb	w12, [x8]
  40ad14:	cbz	w12, 40ad54 <tigetstr@plt+0x86d4>
  40ad18:	mov	w9, wzr
  40ad1c:	mov	x11, xzr
  40ad20:	mov	x10, sp
  40ad24:	b	40ad40 <tigetstr@plt+0x86c0>
  40ad28:	and	x11, x12, #0xff
  40ad2c:	strb	w14, [x10, x11]
  40ad30:	mov	x11, x13
  40ad34:	add	x11, x11, #0x1
  40ad38:	ldrb	w12, [x8, x11]
  40ad3c:	cbz	w12, 40ad58 <tigetstr@plt+0x86d8>
  40ad40:	add	x13, x11, #0x1
  40ad44:	ldrb	w14, [x8, x13]
  40ad48:	cbnz	w14, 40ad28 <tigetstr@plt+0x86a8>
  40ad4c:	mov	w9, w12
  40ad50:	b	40ad34 <tigetstr@plt+0x86b4>
  40ad54:	mov	w9, wzr
  40ad58:	mov	x8, xzr
  40ad5c:	mov	x10, xzr
  40ad60:	mov	x11, sp
  40ad64:	b	40ad74 <tigetstr@plt+0x86f4>
  40ad68:	add	x10, x10, #0x1
  40ad6c:	cmp	x10, #0x100
  40ad70:	b.eq	40ada0 <tigetstr@plt+0x8720>  // b.none
  40ad74:	ldrb	w12, [x11, x10]
  40ad78:	cbz	w12, 40ad68 <tigetstr@plt+0x86e8>
  40ad7c:	ldr	x13, [x0, #32]
  40ad80:	ldr	x13, [x13, #1168]
  40ad84:	strb	w10, [x13, x8]
  40ad88:	ldr	x13, [x0, #32]
  40ad8c:	ldr	x13, [x13, #1168]
  40ad90:	add	x13, x8, x13
  40ad94:	add	x8, x8, #0x2
  40ad98:	strb	w12, [x13, #1]
  40ad9c:	b	40ad68 <tigetstr@plt+0x86e8>
  40ada0:	tst	w9, #0xff
  40ada4:	b.eq	40adbc <tigetstr@plt+0x873c>  // b.none
  40ada8:	ldr	x10, [x0, #32]
  40adac:	add	x11, x8, #0x1
  40adb0:	ldr	x10, [x10, #1168]
  40adb4:	strb	w9, [x10, x8]
  40adb8:	mov	x8, x11
  40adbc:	ldr	x9, [x0, #32]
  40adc0:	ldr	x9, [x9, #1168]
  40adc4:	strb	wzr, [x9, x8]
  40adc8:	b	40aca0 <tigetstr@plt+0x8620>
  40adcc:	stp	x29, x30, [sp, #-48]!
  40add0:	str	x21, [sp, #16]
  40add4:	stp	x20, x19, [sp, #32]
  40add8:	ldp	x9, x8, [x0, #8]
  40addc:	mov	x19, x0
  40ade0:	mov	x20, x2
  40ade4:	mov	x21, x1
  40ade8:	add	x9, x9, x2
  40adec:	add	x10, x9, #0x1
  40adf0:	cmp	x10, x8
  40adf4:	mov	x29, sp
  40adf8:	b.ls	40ae18 <tigetstr@plt+0x8798>  // b.plast
  40adfc:	ldr	x0, [x19]
  40ae00:	add	x8, x9, x8
  40ae04:	add	x1, x8, #0x401
  40ae08:	str	x1, [x19, #16]
  40ae0c:	bl	402220 <_nc_doalloc@plt>
  40ae10:	str	x0, [x19]
  40ae14:	cbz	x0, 40ae4c <tigetstr@plt+0x87cc>
  40ae18:	ldp	x8, x9, [x19]
  40ae1c:	add	x2, x20, #0x1
  40ae20:	mov	x1, x21
  40ae24:	add	x0, x8, x9
  40ae28:	bl	4025d0 <strncpy@plt>
  40ae2c:	ldp	x9, x8, [x19]
  40ae30:	ldr	x21, [sp, #16]
  40ae34:	add	x8, x8, x20
  40ae38:	str	x8, [x19, #8]
  40ae3c:	strb	wzr, [x9, x8]
  40ae40:	ldp	x20, x19, [sp, #32]
  40ae44:	ldp	x29, x30, [sp], #48
  40ae48:	ret
  40ae4c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40ae50:	add	x0, x0, #0xcf7
  40ae54:	bl	40ae58 <tigetstr@plt+0x87d8>
  40ae58:	stp	x29, x30, [sp, #-16]!
  40ae5c:	mov	x29, sp
  40ae60:	bl	4021b0 <perror@plt>
  40ae64:	mov	w0, #0x1                   	// #1
  40ae68:	bl	402190 <exit@plt>
  40ae6c:	stp	x29, x30, [sp, #-64]!
  40ae70:	str	x23, [sp, #16]
  40ae74:	stp	x22, x21, [sp, #32]
  40ae78:	stp	x20, x19, [sp, #48]
  40ae7c:	mov	x29, sp
  40ae80:	mov	x19, x0
  40ae84:	bl	402160 <strlen@plt>
  40ae88:	mov	x20, x0
  40ae8c:	mov	w8, wzr
  40ae90:	mov	x0, xzr
  40ae94:	add	x21, x19, #0x1
  40ae98:	mov	w22, #0x735c                	// #29532
  40ae9c:	b	40aeb0 <tigetstr@plt+0x8830>
  40aea0:	cbz	w23, 40af10 <tigetstr@plt+0x8890>
  40aea4:	strb	wzr, [x0, w8, sxtw]
  40aea8:	add	w8, w23, #0x1
  40aeac:	cbnz	w23, 40af28 <tigetstr@plt+0x88a8>
  40aeb0:	ldrb	w10, [x19]
  40aeb4:	mov	w23, w8
  40aeb8:	mov	w8, wzr
  40aebc:	cbz	w10, 40aea0 <tigetstr@plt+0x8820>
  40aec0:	mov	x9, x21
  40aec4:	b	40aed4 <tigetstr@plt+0x8854>
  40aec8:	mov	w8, w11
  40aecc:	ldrb	w10, [x9], #1
  40aed0:	cbz	w10, 40aea0 <tigetstr@plt+0x8820>
  40aed4:	and	w11, w10, #0xff
  40aed8:	cmp	w11, #0x20
  40aedc:	b.ne	40aef8 <tigetstr@plt+0x8878>  // b.any
  40aee0:	cbz	w23, 40af08 <tigetstr@plt+0x8888>
  40aee4:	add	x10, x0, w8, sxtw
  40aee8:	strb	wzr, [x10, #2]
  40aeec:	strh	w22, [x10]
  40aef0:	add	w8, w8, #0x2
  40aef4:	b	40aecc <tigetstr@plt+0x884c>
  40aef8:	add	w11, w8, #0x1
  40aefc:	cbz	w23, 40aec8 <tigetstr@plt+0x8848>
  40af00:	strb	w10, [x0, w8, sxtw]
  40af04:	b	40aec8 <tigetstr@plt+0x8848>
  40af08:	add	x20, x20, #0x2
  40af0c:	b	40aecc <tigetstr@plt+0x884c>
  40af10:	add	x0, x20, #0x1
  40af14:	bl	402280 <malloc@plt>
  40af18:	cbnz	x0, 40aea8 <tigetstr@plt+0x8828>
  40af1c:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40af20:	add	x0, x0, #0xd13
  40af24:	bl	40ae58 <tigetstr@plt+0x87d8>
  40af28:	ldp	x20, x19, [sp, #48]
  40af2c:	ldp	x22, x21, [sp, #32]
  40af30:	ldr	x23, [sp, #16]
  40af34:	ldp	x29, x30, [sp], #64
  40af38:	ret
  40af3c:	stp	x29, x30, [sp, #-80]!
  40af40:	stp	x22, x21, [sp, #48]
  40af44:	stp	x20, x19, [sp, #64]
  40af48:	mov	w19, w2
  40af4c:	subs	w22, w2, #0x1
  40af50:	stp	x26, x25, [sp, #16]
  40af54:	stp	x24, x23, [sp, #32]
  40af58:	mov	x29, sp
  40af5c:	b.lt	40afdc <tigetstr@plt+0x895c>  // b.tstop
  40af60:	mov	w21, w1
  40af64:	mov	x20, x0
  40af68:	mov	w23, w19
  40af6c:	b.eq	40afd0 <tigetstr@plt+0x8950>  // b.none
  40af70:	mov	w24, w19
  40af74:	mov	w23, w19
  40af78:	sxtw	x8, w24
  40af7c:	sub	x24, x8, #0x1
  40af80:	add	x9, x24, w21, sxtw
  40af84:	ldrb	w25, [x20, x9]
  40af88:	cmp	x25, #0x5c
  40af8c:	b.ne	40afb4 <tigetstr@plt+0x8934>  // b.any
  40af90:	add	x9, x9, x20
  40af94:	ldurb	w9, [x9, #-1]
  40af98:	mov	w8, wzr
  40af9c:	cmp	w9, #0x5c
  40afa0:	cset	w9, eq  // eq = none
  40afa4:	sub	w23, w24, w9
  40afa8:	mov	w24, w23
  40afac:	cbnz	w8, 40afc8 <tigetstr@plt+0x8948>
  40afb0:	b	40afd0 <tigetstr@plt+0x8950>
  40afb4:	bl	402460 <__ctype_b_loc@plt>
  40afb8:	ldr	x8, [x0]
  40afbc:	ldrh	w8, [x8, x25, lsl #1]
  40afc0:	ubfx	w8, w8, #3, #1
  40afc4:	cbz	w8, 40afd0 <tigetstr@plt+0x8950>
  40afc8:	cmp	w24, #0x1
  40afcc:	b.gt	40af78 <tigetstr@plt+0x88f8>
  40afd0:	cmp	w23, w19
  40afd4:	b.ge	40afe4 <tigetstr@plt+0x8964>  // b.tcont
  40afd8:	mov	w19, w23
  40afdc:	mov	w0, w19
  40afe0:	b	40b060 <tigetstr@plt+0x89e0>
  40afe4:	cmp	w19, #0x2
  40afe8:	b.lt	40b058 <tigetstr@plt+0x89d8>  // b.tstop
  40afec:	sxtw	x8, w19
  40aff0:	sub	x25, x8, #0x1
  40aff4:	add	x8, x8, w21, sxtw
  40aff8:	add	w9, w19, w21
  40affc:	add	x8, x8, x20
  40b000:	mov	x24, xzr
  40b004:	sub	w26, w9, #0x1
  40b008:	sub	x21, x8, #0x1
  40b00c:	ldrb	w8, [x21, x24]
  40b010:	cmp	w8, #0x25
  40b014:	b.ne	40b040 <tigetstr@plt+0x89c0>  // b.any
  40b018:	add	w1, w26, w24
  40b01c:	mov	x0, x20
  40b020:	bl	40b078 <tigetstr@plt+0x89f8>
  40b024:	add	w9, w22, w24
  40b028:	add	w10, w9, w0
  40b02c:	cmp	w10, w19
  40b030:	mov	w8, wzr
  40b034:	csel	w23, w9, w23, gt
  40b038:	cbnz	w8, 40b048 <tigetstr@plt+0x89c8>
  40b03c:	b	40b058 <tigetstr@plt+0x89d8>
  40b040:	mov	w8, #0x1                   	// #1
  40b044:	cbz	w8, 40b058 <tigetstr@plt+0x89d8>
  40b048:	add	x8, x25, x24
  40b04c:	cmp	x8, #0x1
  40b050:	sub	x24, x24, #0x1
  40b054:	b.gt	40b00c <tigetstr@plt+0x898c>
  40b058:	cmp	w23, w19
  40b05c:	csel	w0, w23, w19, lt  // lt = tstop
  40b060:	ldp	x20, x19, [sp, #64]
  40b064:	ldp	x22, x21, [sp, #48]
  40b068:	ldp	x24, x23, [sp, #32]
  40b06c:	ldp	x26, x25, [sp, #16]
  40b070:	ldp	x29, x30, [sp], #80
  40b074:	ret
  40b078:	stp	x29, x30, [sp, #-16]!
  40b07c:	cmp	w1, #0x1
  40b080:	mov	x29, sp
  40b084:	b.lt	40b0a4 <tigetstr@plt+0x8a24>  // b.tstop
  40b088:	add	x8, x0, w1, sxtw
  40b08c:	ldurb	w8, [x8, #-1]
  40b090:	cmp	w8, #0x5c
  40b094:	b.ne	40b0a4 <tigetstr@plt+0x8a24>  // b.any
  40b098:	mov	w0, wzr
  40b09c:	ldp	x29, x30, [sp], #16
  40b0a0:	ret
  40b0a4:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40b0a8:	ldr	w9, [x8, #864]
  40b0ac:	sxtw	x8, w1
  40b0b0:	add	x10, x8, x0
  40b0b4:	ldrb	w1, [x10, #1]
  40b0b8:	orr	w9, w9, #0x1
  40b0bc:	cmp	w9, #0x3
  40b0c0:	b.ne	40b0e4 <tigetstr@plt+0x8a64>  // b.any
  40b0c4:	cmp	w1, #0x2b
  40b0c8:	mov	w8, #0x2                   	// #2
  40b0cc:	cinc	w8, w8, eq  // eq = none
  40b0d0:	cmp	w1, #0x3e
  40b0d4:	mov	w9, #0x4                   	// #4
  40b0d8:	csel	w0, w9, w8, eq  // eq = none
  40b0dc:	ldp	x29, x30, [sp], #16
  40b0e0:	ret
  40b0e4:	cmp	w1, #0x27
  40b0e8:	b.eq	40b114 <tigetstr@plt+0x8a94>  // b.none
  40b0ec:	cmp	w1, #0x7b
  40b0f0:	b.ne	40b120 <tigetstr@plt+0x8aa0>  // b.any
  40b0f4:	add	x8, x0, x8
  40b0f8:	mov	w0, #0x1                   	// #1
  40b0fc:	ldrb	w9, [x8, x0]
  40b100:	cbz	w9, 40b144 <tigetstr@plt+0x8ac4>
  40b104:	cmp	w9, #0x7d
  40b108:	add	x0, x0, #0x1
  40b10c:	b.ne	40b0fc <tigetstr@plt+0x8a7c>  // b.any
  40b110:	b	40b09c <tigetstr@plt+0x8a1c>
  40b114:	mov	w0, #0x4                   	// #4
  40b118:	ldp	x29, x30, [sp], #16
  40b11c:	ret
  40b120:	adrp	x0, 40f000 <tigetstr@plt+0xc980>
  40b124:	add	x0, x0, #0xd1f
  40b128:	mov	w2, #0x4                   	// #4
  40b12c:	bl	402540 <memchr@plt>
  40b130:	cmp	x0, #0x0
  40b134:	mov	w8, #0x2                   	// #2
  40b138:	cinc	w0, w8, ne  // ne = any
  40b13c:	ldp	x29, x30, [sp], #16
  40b140:	ret
  40b144:	mov	w0, #0x1                   	// #1
  40b148:	ldp	x29, x30, [sp], #16
  40b14c:	ret
  40b150:	stp	x29, x30, [sp, #-48]!
  40b154:	cmp	w0, #0x1
  40b158:	str	x21, [sp, #16]
  40b15c:	stp	x20, x19, [sp, #32]
  40b160:	mov	x29, sp
  40b164:	b.lt	40b194 <tigetstr@plt+0x8b14>  // b.tstop
  40b168:	adrp	x20, 411000 <tigetstr@plt+0xe980>
  40b16c:	adrp	x21, 40f000 <tigetstr@plt+0xc980>
  40b170:	mov	w19, w0
  40b174:	add	x20, x20, #0x3d0
  40b178:	add	x21, x21, #0x939
  40b17c:	mov	w2, #0x1                   	// #1
  40b180:	mov	x0, x20
  40b184:	mov	x1, x21
  40b188:	bl	40adcc <tigetstr@plt+0x874c>
  40b18c:	subs	w19, w19, #0x1
  40b190:	b.ne	40b17c <tigetstr@plt+0x8afc>  // b.any
  40b194:	ldp	x20, x19, [sp, #32]
  40b198:	ldr	x21, [sp, #16]
  40b19c:	ldp	x29, x30, [sp], #48
  40b1a0:	ret
  40b1a4:	stp	x29, x30, [sp, #-32]!
  40b1a8:	adrp	x8, 411000 <tigetstr@plt+0xe980>
  40b1ac:	ldr	x8, [x8, #984]
  40b1b0:	stp	x20, x19, [sp, #16]
  40b1b4:	mov	x29, sp
  40b1b8:	subs	x19, x8, #0x2
  40b1bc:	b.cc	40b1e0 <tigetstr@plt+0x8b60>  // b.lo, b.ul, b.last
  40b1c0:	adrp	x9, 411000 <tigetstr@plt+0xe980>
  40b1c4:	ldr	x20, [x9, #976]
  40b1c8:	adrp	x1, 40f000 <tigetstr@plt+0xc980>
  40b1cc:	add	x1, x1, #0xd23
  40b1d0:	add	x8, x8, x20
  40b1d4:	sub	x0, x8, #0x1
  40b1d8:	bl	402450 <strcmp@plt>
  40b1dc:	cbz	w0, 40b200 <tigetstr@plt+0x8b80>
  40b1e0:	mov	w0, wzr
  40b1e4:	ldp	x20, x19, [sp, #16]
  40b1e8:	ldp	x29, x30, [sp], #32
  40b1ec:	ret
  40b1f0:	ldrb	w8, [x20, x19]
  40b1f4:	sub	x19, x19, #0x1
  40b1f8:	cmp	w8, #0x9
  40b1fc:	b.ne	40b208 <tigetstr@plt+0x8b88>  // b.any
  40b200:	cbnz	x19, 40b1f0 <tigetstr@plt+0x8b70>
  40b204:	b	40b210 <tigetstr@plt+0x8b90>
  40b208:	cmp	w8, #0xa
  40b20c:	b.ne	40b1e0 <tigetstr@plt+0x8b60>  // b.any
  40b210:	mov	w0, #0x1                   	// #1
  40b214:	b	40b1e4 <tigetstr@plt+0x8b64>
  40b218:	stp	x29, x30, [sp, #-48]!
  40b21c:	add	x8, x0, #0x1
  40b220:	cmp	x8, #0x2
  40b224:	stp	x22, x21, [sp, #16]
  40b228:	stp	x20, x19, [sp, #32]
  40b22c:	mov	x29, sp
  40b230:	b.cs	40b248 <tigetstr@plt+0x8bc8>  // b.hs, b.nlast
  40b234:	mov	w0, #0x1                   	// #1
  40b238:	ldp	x20, x19, [sp, #32]
  40b23c:	ldp	x22, x21, [sp, #16]
  40b240:	ldp	x29, x30, [sp], #48
  40b244:	ret
  40b248:	ldrb	w8, [x0]
  40b24c:	cbz	w8, 40b234 <tigetstr@plt+0x8bb4>
  40b250:	adrp	x19, 40c000 <tigetstr@plt+0x9980>
  40b254:	add	x21, x0, #0x2
  40b258:	add	x19, x19, #0xece
  40b25c:	b	40b268 <tigetstr@plt+0x8be8>
  40b260:	ldrb	w8, [x21], #2
  40b264:	cbz	w8, 40b234 <tigetstr@plt+0x8bb4>
  40b268:	ldurb	w22, [x21, #-1]
  40b26c:	cbz	w22, 40b234 <tigetstr@plt+0x8bb4>
  40b270:	and	w20, w8, #0xff
  40b274:	mov	w2, #0xc                   	// #12
  40b278:	mov	x0, x19
  40b27c:	mov	w1, w20
  40b280:	bl	402540 <memchr@plt>
  40b284:	cmp	w20, w22
  40b288:	b.eq	40b260 <tigetstr@plt+0x8be0>  // b.none
  40b28c:	cbz	x0, 40b260 <tigetstr@plt+0x8be0>
  40b290:	mov	w0, wzr
  40b294:	b	40b238 <tigetstr@plt+0x8bb8>
  40b298:	stp	x29, x30, [sp, #-48]!
  40b29c:	stp	x22, x21, [sp, #16]
  40b2a0:	stp	x20, x19, [sp, #32]
  40b2a4:	ldrh	w8, [x0, #60]
  40b2a8:	mov	x29, sp
  40b2ac:	cbz	w8, 40b30c <tigetstr@plt+0x8c8c>
  40b2b0:	adrp	x22, 410000 <tigetstr@plt+0xd980>
  40b2b4:	ldr	x22, [x22, #4000]
  40b2b8:	mov	x19, x0
  40b2bc:	mov	x21, x1
  40b2c0:	mov	x20, xzr
  40b2c4:	b	40b2d8 <tigetstr@plt+0x8c58>
  40b2c8:	ldrh	w8, [x19, #60]
  40b2cc:	add	x20, x20, #0x1
  40b2d0:	cmp	x20, x8
  40b2d4:	b.cs	40b30c <tigetstr@plt+0x8c8c>  // b.hs, b.nlast
  40b2d8:	mov	w0, #0x2                   	// #2
  40b2dc:	mov	w1, w20
  40b2e0:	bl	40942c <tigetstr@plt+0x6dac>
  40b2e4:	tbz	w0, #0, 40b2c8 <tigetstr@plt+0x8c48>
  40b2e8:	ldr	x1, [x22, x20, lsl #3]
  40b2ec:	mov	x0, x21
  40b2f0:	bl	402450 <strcmp@plt>
  40b2f4:	cbnz	w0, 40b2c8 <tigetstr@plt+0x8c48>
  40b2f8:	ldr	x8, [x19, #32]
  40b2fc:	ldr	x0, [x8, x20, lsl #3]
  40b300:	add	x8, x0, #0x1
  40b304:	cmp	x8, #0x1
  40b308:	b.hi	40b310 <tigetstr@plt+0x8c90>  // b.pmore
  40b30c:	mov	x0, xzr
  40b310:	ldp	x20, x19, [sp, #32]
  40b314:	ldp	x22, x21, [sp, #16]
  40b318:	ldp	x29, x30, [sp], #48
  40b31c:	ret
  40b320:	ldrh	w8, [x0, #60]
  40b324:	cbz	w8, 40b34c <tigetstr@plt+0x8ccc>
  40b328:	ldr	x8, [x0, #32]
  40b32c:	mov	x9, xzr
  40b330:	ldr	x10, [x8, x9, lsl #3]
  40b334:	cmp	x10, x1
  40b338:	b.eq	40b354 <tigetstr@plt+0x8cd4>  // b.none
  40b33c:	ldrh	w10, [x0, #60]
  40b340:	add	x9, x9, #0x1
  40b344:	cmp	w9, w10
  40b348:	b.cc	40b330 <tigetstr@plt+0x8cb0>  // b.lo, b.ul, b.last
  40b34c:	mov	w0, wzr
  40b350:	ret
  40b354:	mov	w0, #0x1                   	// #1
  40b358:	str	xzr, [x8, x9, lsl #3]
  40b35c:	ret
  40b360:	stp	x29, x30, [sp, #-48]!
  40b364:	str	x21, [sp, #16]
  40b368:	adrp	x21, 40f000 <tigetstr@plt+0xc980>
  40b36c:	stp	x20, x19, [sp, #32]
  40b370:	mov	x19, x0
  40b374:	mov	x20, xzr
  40b378:	add	x21, x21, #0xdd4
  40b37c:	mov	x29, sp
  40b380:	add	x8, x21, x20
  40b384:	add	x1, x8, #0x4
  40b388:	mov	x0, x19
  40b38c:	bl	402450 <strcmp@plt>
  40b390:	cbz	w0, 40b3a8 <tigetstr@plt+0x8d28>
  40b394:	add	x20, x20, #0x10
  40b398:	cmp	x20, #0xf0
  40b39c:	b.ne	40b380 <tigetstr@plt+0x8d00>  // b.any
  40b3a0:	mov	w0, wzr
  40b3a4:	b	40b3ac <tigetstr@plt+0x8d2c>
  40b3a8:	ldr	w0, [x21, x20]
  40b3ac:	ldp	x20, x19, [sp, #32]
  40b3b0:	ldr	x21, [sp, #16]
  40b3b4:	ldp	x29, x30, [sp], #48
  40b3b8:	ret
  40b3bc:	stp	x29, x30, [sp, #-48]!
  40b3c0:	str	x21, [sp, #16]
  40b3c4:	stp	x20, x19, [sp, #32]
  40b3c8:	mov	x29, sp
  40b3cc:	mov	x19, x1
  40b3d0:	mov	x20, x0
  40b3d4:	bl	402160 <strlen@plt>
  40b3d8:	mov	x21, x0
  40b3dc:	mov	x0, x19
  40b3e0:	bl	402160 <strlen@plt>
  40b3e4:	cmp	x21, x0
  40b3e8:	b.ne	40b408 <tigetstr@plt+0x8d88>  // b.any
  40b3ec:	mov	x0, x20
  40b3f0:	mov	x1, x19
  40b3f4:	mov	x2, x21
  40b3f8:	bl	4022a0 <strncmp@plt>
  40b3fc:	cmp	w0, #0x0
  40b400:	cset	w0, eq  // eq = none
  40b404:	b	40b40c <tigetstr@plt+0x8d8c>
  40b408:	mov	w0, wzr
  40b40c:	ldp	x20, x19, [sp, #32]
  40b410:	ldr	x21, [sp, #16]
  40b414:	ldp	x29, x30, [sp], #48
  40b418:	ret
  40b41c:	nop
  40b420:	stp	x29, x30, [sp, #-64]!
  40b424:	mov	x29, sp
  40b428:	stp	x19, x20, [sp, #16]
  40b42c:	adrp	x20, 410000 <tigetstr@plt+0xd980>
  40b430:	add	x20, x20, #0xb78
  40b434:	stp	x21, x22, [sp, #32]
  40b438:	adrp	x21, 410000 <tigetstr@plt+0xd980>
  40b43c:	add	x21, x21, #0xb70
  40b440:	sub	x20, x20, x21
  40b444:	mov	w22, w0
  40b448:	stp	x23, x24, [sp, #48]
  40b44c:	mov	x23, x1
  40b450:	mov	x24, x2
  40b454:	bl	402100 <_nc_set_writedir@plt-0x40>
  40b458:	cmp	xzr, x20, asr #3
  40b45c:	b.eq	40b488 <tigetstr@plt+0x8e08>  // b.none
  40b460:	asr	x20, x20, #3
  40b464:	mov	x19, #0x0                   	// #0
  40b468:	ldr	x3, [x21, x19, lsl #3]
  40b46c:	mov	x2, x24
  40b470:	add	x19, x19, #0x1
  40b474:	mov	x1, x23
  40b478:	mov	w0, w22
  40b47c:	blr	x3
  40b480:	cmp	x20, x19
  40b484:	b.ne	40b468 <tigetstr@plt+0x8de8>  // b.any
  40b488:	ldp	x19, x20, [sp, #16]
  40b48c:	ldp	x21, x22, [sp, #32]
  40b490:	ldp	x23, x24, [sp, #48]
  40b494:	ldp	x29, x30, [sp], #64
  40b498:	ret
  40b49c:	nop
  40b4a0:	ret
  40b4a4:	nop
  40b4a8:	adrp	x2, 411000 <tigetstr@plt+0xe980>
  40b4ac:	mov	x1, #0x0                   	// #0
  40b4b0:	ldr	x2, [x2, #688]
  40b4b4:	b	4021e0 <__cxa_atexit@plt>
  40b4b8:	mov	x2, x1
  40b4bc:	mov	x1, x0
  40b4c0:	mov	w0, #0x0                   	// #0
  40b4c4:	b	402630 <__xstat@plt>

Disassembly of section .fini:

000000000040b4c8 <.fini>:
  40b4c8:	stp	x29, x30, [sp, #-16]!
  40b4cc:	mov	x29, sp
  40b4d0:	ldp	x29, x30, [sp], #16
  40b4d4:	ret
