@techreport{hal-8795,
	TITLE = {{Resilient application co-scheduling with processor redistribution}},
	AUTHOR = {{Anne Benoit} and Lo{\"i}c Pottier and Yves Robert},
	url = {https://hal.inria.fr/hal-01219258},
	type = {Research Report},
	number = {RR-8795},
	institution = {{INRIA Grenoble - Rhone-Alpes ; ENS de Lyon}},
	year = {2015},
	month = Oct,
	keywords = {mine, Resilience, co-scheduling, redistribution, complexity results, heuristics, simulations},
	pdf = {https://hal.inria.fr/hal-01219258/file/RR-8795.pdf},
	hal_id = {hal-01219258},
	hal_version = {v1},
}

@techreport{hal-8965,
	TITLE = {{Co-scheduling algorithms for cache-partitioned systems}},
	AUTHOR = {{Guillaume Aupy} and Anne Benoit and Lo{\"i}c Pottier and Padma Raghavan and Yves Robert and Manu Shantharam},
	url = {https://hal.inria.fr/hal-01393989},
	type = {Research Report},
	number = {RR-8965},
	pages = {28},
	institution = {{INRIA Grenoble - Rhone-Alpes ; ENS de Lyon}},
	year = {2016},
	month = Nov,
	pdf = {https://hal.inria.fr/hal-01393989/file/RR-8965.pdf},
	hal_id = {hal-01393989},
	hal_version = {v1},
	keywords = {mine}
}


@techreport{hal-9021,
	TITLE = {{Co-scheduling Amdahl applications on cache-partitioned systems}},
	AUTHOR = {{Guillaume Aupy} and Anne Benoit and Sicheng Dai and Lo{\"i}c Pottier and Padma Raghavan and Yves Robert and Manu Shantharam},
	url = {https://hal.inria.fr/hal-01461157},
	type = {Research Report},
	number = {RR-9021},
	pages = {33},
	institution = {{INRIA Grenoble - Rhone-Alpes ; ENS de Lyon}},
	year = {2017},
	month = Feb,
	keywords = {mine, complexity results, co-scheduling, cache partitioning},
	pdf = {https://hal.inria.fr/hal-01461157/file/RR-9021.pdf},
	hal_id = {hal-01461157},
	hal_version = {v1},
}

@techreport{hal-9154,
	TITLE = {{Co-scheduling HPC workloads on cache-partitioned CMP platforms}},
	AUTHOR = {Aupy, Guillaume and Benoit, Anne and Goglin, Brice and Pottier, Lo{\"i}c and Robert, Yves},
	URL = {https://hal.inria.fr/hal-01719728},
	TYPE = {Research Report},
	NUMBER = {RR-9154},
	INSTITUTION = {{Inria}},
	YEAR = {2018},
	MONTH = Feb,
	KEYWORDS = {mine},
	PDF = {https://hal.inria.fr/hal-01719728/file/RR-9154.pdf},
	HAL_ID = {hal-01719728},
	HAL_VERSION = {v1},
}

@techreport{hal-9165,
  TITLE = {{A performance model to execute workflows on high-bandwidth memory architectures}},
  AUTHOR = {Benoit, Anne and Perarnau, Swann and Pottier, Lo{\"i}c and Robert, Yves},
  URL = {https://hal.inria.fr/hal-01767888},
  TYPE = {Research Report},
  NUMBER = {RR-9165},
  PAGES = {1-28},
  INSTITUTION = {{ENS Lyon ; Inria Grenoble Rh{\^o}ne-Alpes ; University of Tennessee Knoxville ; Georgia Institute of Technology ; Argonne National Laboratory}},
  YEAR = {2018},
  MONTH = Apr,
  KEYWORDS = {mine, high-bandwidth memory, performance model, Workflow, task graph, scheduling, mapping, memory hierarchy, manycore, mod{\`e}le de performance, graphe de t{\^a}ches, ordonnancement, placement de donn{\'e}es, hi{\'e}rarchie m{\'e}moire, architecture massivement parall{\`e}le, m{\'e}moire haute performance},
  PDF = {https://hal.inria.fr/hal-01767888/file/RR-9165.pdf},
  HAL_ID = {hal-01767888},
  HAL_VERSION = {v1},
}
