INFO: [VRFC 10-163] Analyzing VHDL file "/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandel_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mandel_iter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mandelbrot_calculator'
