{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491011941941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491011941950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 01 09:59:01 2017 " "Processing started: Sat Apr 01 09:59:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491011941950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011941950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter2 -c counter2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter2 -c counter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011941950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491011942572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491011942573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/downloads/counter2.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/dell/downloads/counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491011960777 ""} { "Info" "ISGN_ENTITY_NAME" "2 set " "Found entity 2: set" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491011960777 ""} { "Info" "ISGN_ENTITY_NAME" "3 segments " "Found entity 3: segments" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491011960777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter2 " "Elaborating entity \"counter2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491011960821 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] counter2.v(7) " "Output port \"LEDR\[7..0\]\" at counter2.v(7) has no driver" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1491011960822 "|counter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set set:s " "Elaborating entity \"set\" for hierarchy \"set:s\"" {  } { { "../../../Downloads/counter2.v" "s" { Text "C:/Users/Dell/Downloads/counter2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491011960839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter2.v(59) " "Verilog HDL assignment warning at counter2.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491011960843 "|counter2|set:s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter2.v(60) " "Verilog HDL assignment warning at counter2.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491011960843 "|counter2|set:s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter2.v(61) " "Verilog HDL assignment warning at counter2.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491011960843 "|counter2|set:s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter2.v(92) " "Verilog HDL assignment warning at counter2.v(92): truncated value with size 32 to match size of target (8)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491011960844 "|counter2|set:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments set:s\|segments:segs0 " "Elaborating entity \"segments\" for hierarchy \"set:s\|segments:segs0\"" {  } { { "../../../Downloads/counter2.v" "segs0" { Text "C:/Users/Dell/Downloads/counter2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491011960878 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "counter2.v(113) " "Verilog HDL Case Statement warning at counter2.v(113): incomplete case statement has no default case item" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1491011960878 "|counter2|set:s|segments:segs0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z counter2.v(113) " "Verilog HDL Always Construct warning at counter2.v(113): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1491011960879 "|counter2|set:s|segments:segs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] counter2.v(113) " "Inferred latch for \"z\[0\]\" at counter2.v(113)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960879 "|counter2|set:s|segments:segs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] counter2.v(113) " "Inferred latch for \"z\[1\]\" at counter2.v(113)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960879 "|counter2|set:s|segments:segs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] counter2.v(113) " "Inferred latch for \"z\[2\]\" at counter2.v(113)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960879 "|counter2|set:s|segments:segs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] counter2.v(113) " "Inferred latch for \"z\[3\]\" at counter2.v(113)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960879 "|counter2|set:s|segments:segs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] counter2.v(113) " "Inferred latch for \"z\[4\]\" at counter2.v(113)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960880 "|counter2|set:s|segments:segs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] counter2.v(113) " "Inferred latch for \"z\[5\]\" at counter2.v(113)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960880 "|counter2|set:s|segments:segs0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] counter2.v(113) " "Inferred latch for \"z\[6\]\" at counter2.v(113)" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011960880 "|counter2|set:s|segments:segs0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs0\|z\[0\] " "Latch set:s\|segments:segs0\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[1\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961804 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs0\|z\[1\] " "Latch set:s\|segments:segs0\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[2\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961805 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs0\|z\[2\] " "Latch set:s\|segments:segs0\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[2\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961805 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs0\|z\[3\] " "Latch set:s\|segments:segs0\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[1\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961805 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs0\|z\[4\] " "Latch set:s\|segments:segs0\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[2\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961805 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs0\|z\[5\] " "Latch set:s\|segments:segs0\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[1\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961805 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs0\|z\[6\] " "Latch set:s\|segments:segs0\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[1\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961806 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs1\|z\[0\] " "Latch set:s\|segments:segs1\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[5\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961806 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs1\|z\[1\] " "Latch set:s\|segments:segs1\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[6\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[6\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961806 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs1\|z\[2\] " "Latch set:s\|segments:segs1\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[5\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961806 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs1\|z\[3\] " "Latch set:s\|segments:segs1\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[5\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961806 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs1\|z\[4\] " "Latch set:s\|segments:segs1\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[5\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961806 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs1\|z\[5\] " "Latch set:s\|segments:segs1\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[5\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961806 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set:s\|segments:segs1\|z\[6\] " "Latch set:s\|segments:segs1\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA set:s\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal set:s\|out\[5\]" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491011961807 ""}  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491011961807 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491011962003 "|counter2|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491011962003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491011962258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491011963109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491011963109 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491011963194 "|counter2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../../Downloads/counter2.v" "" { Text "C:/Users/Dell/Downloads/counter2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491011963194 "|counter2|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1491011963194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491011963197 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491011963197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491011963197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491011963197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491011963245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 01 09:59:23 2017 " "Processing ended: Sat Apr 01 09:59:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491011963245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491011963245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491011963245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491011963245 ""}
