0.7
2020.2
Oct 14 2022
05:20:55
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1717585924,verilog,,,,fifo_generator_0,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sim_1/new/uart_system_top_tb.vhd,1718729023,vhdl,,,,uart_system_top_tb,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/imports/Exercise_1/uart_system_top.vhd,1717871298,vhdl,,,,uart_system_top,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/SIPO.vhd,1719004294,vhdl,,,,sipo,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART.vhd,1719411264,vhdl,,,,uart,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_receiver.vhd,1719411264,vhdl,,,,uart_receiver,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/UART_transmitter.vhd,1719411618,vhdl,,,,uart_transmitter,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/adder_accum_4bit.vhd,1718728045,vhdl,,,,adder_accum_4bit,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baud16_counter.vhd,1719404393,vhdl,,,,baud16_counter,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/baudrate_generator.vhd,1717679273,vhdl,,,,baudrate_generator,,,,,,,,
D:/Yannos/FILES/PROGRAMS/FPGA/VIVADO/Space_Data_Systems/Exercise_1/UART.srcs/sources_1/new/reg_8bit.vhd,1717871298,vhdl,,,,reg_8bit,,,,,,,,
