INTSTYLE=ise
INFILE=E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\example_design\par\example_top.ncd
OUTFILE=E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\example_design\par\example_top.bit
FAMILY=Spartan6
PART=xc6slx16-2csg324
WORKINGDIR=E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\example_design\par
LICENSE=WebPack
USER_INFO=__0_0_0
