Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: hilbert.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hilbert.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hilbert"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : hilbert
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/hilbert_chain.v" into library work
Parsing module <hilbert_chain>.
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/hilbert.v" into library work
Parsing module <hilbert>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <hilbert>.

Elaborating module <hilbert_chain>.
WARNING:HDLCompiler:1127 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/hilbert.v" Line 127: Assignment to aux_xf ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/hilbert.v" Line 144: Result of 38-bit expression is truncated to fit in 28-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hilbert>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/hilbert.v".
        ha = 11'b00011110101
        hb = 11'b01010000001
        order_hf = 8
        IDLE = 4'b0000
        RUN1 = 4'b0001
        RUN2 = 4'b0010
        RUN3 = 4'b0011
        RUN4 = 4'b0100
    Found 5-bit register for signal <cnt_in>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <im1>.
    Found 16-bit register for signal <im2>.
    Found 16-bit register for signal <im3>.
    Found 16-bit register for signal <im4>.
    Found 1-bit register for signal <en_calc0>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 38-bit subtractor for signal <im[27]_GND_1_o_sub_28_OUT> created at line 144.
    Found 5-bit subtractor for signal <cnt_in[4]_GND_1_o_sub_40_OUT> created at line 220.
    Found 38-bit adder for signal <im[27]_GND_1_o_add_26_OUT> created at line 144.
    Found 16-bit adder for signal <addsub[25]_GND_1_o_add_42_OUT> created at line 223.
    Found 16x11-bit multiplier for signal <mult> created at line 139.
    Found 16-bit 3-to-1 multiplexer for signal <_n0209> created at line 128.
    Found 28-bit 3-to-1 multiplexer for signal <_n0212> created at line 131.
    Found 5-bit comparator greater for signal <cnt_in[4]_GND_1_o_LessThan_22_o> created at line 137
    Found 5-bit comparator greater for signal <GND_1_o_cnt_in[4]_LessThan_23_o> created at line 137
    Found 5-bit comparator greater for signal <addsub_sel> created at line 142
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <hilbert> synthesized.

Synthesizing Unit <hilbert_chain>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/hilbert_chain.v".
        ha = 11'b00011110101
        hb = 11'b01010000001
        order_hf = 8
    Found 144-bit register for signal <n0012[143:0]>.
    Found 16-bit register for signal <re>.
    Summary:
	inferred 160 D-type flip-flop(s).
Unit <hilbert_chain> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 38-bit addsub                                         : 1
 5-bit subtractor                                      : 1
# Registers                                            : 14
 1-bit register                                        : 1
 144-bit register                                      : 4
 16-bit register                                       : 8
 5-bit register                                        : 1
# Comparators                                          : 3
 5-bit comparator greater                              : 3
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 3-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 28-bit 3-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 38-bit addsub                                         : 1
 5-bit subtractor                                      : 1
# Registers                                            : 710
 Flip-Flops                                            : 710
# Comparators                                          : 3
 5-bit comparator greater                              : 3
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 3-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 28-bit 3-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
-------------------

Optimizing unit <hilbert> ...

Optimizing unit <hilbert_chain> ...
WARNING:Xst:1710 - FF/Latch <cnt_in_4> (without init value) has a constant value of 0 in block <hilbert>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hilbert, actual ratio is 4.
FlipFlop state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop state_FSM_FFd3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 717
 Flip-Flops                                            : 717

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : hilbert.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 824
#      GND                         : 1
#      LUT1                        : 14
#      LUT2                        : 562
#      LUT3                        : 2
#      LUT4                        : 79
#      LUT5                        : 50
#      LUT6                        : 42
#      MUXCY                       : 40
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 717
#      FDE                         : 576
#      FDR                         : 9
#      FDRE                        : 130
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 194
#      IBUF                        : 66
#      OBUF                        : 128
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             717  out of  54576     1%  
 Number of Slice LUTs:                  749  out of  27288     2%  
    Number used as Logic:               749  out of  27288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    837
   Number with an unused Flip Flop:     120  out of    837    14%  
   Number with an unused LUT:            88  out of    837    10%  
   Number of fully used LUT-FF pairs:   629  out of    837    75%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         195
 Number of bonded IOBs:                 195  out of    296    65%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 717   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.329ns (Maximum Frequency: 96.816MHz)
   Minimum input arrival time before clock: 6.096ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 10.329ns (frequency: 96.816MHz)
  Total number of paths / destination ports: 2096896 / 1361
-------------------------------------------------------------------------
Delay:               10.329ns (Levels of Logic = 33)
  Source:            state_FSM_FFd3_1 (FF)
  Destination:       im1_15 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: state_FSM_FFd3_1 to im1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.109  state_FSM_FFd3_1 (state_FSM_FFd3_1)
     LUT5:I3->O            1   0.203   0.580  Mmux_xf71 (Mmux_xf7)
     LUT6:I5->O            3   0.205   0.650  Mmux_xf72 (xf<15>)
     DSP48A1:B15->M0       1   3.364   0.580  Mmult_mult (mult<0>)
     LUT4:I3->O            1   0.205   0.000  Maddsub_n0088_lut<0> (Maddsub_n0088_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maddsub_n0088_cy<0> (Maddsub_n0088_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<1> (Maddsub_n0088_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<2> (Maddsub_n0088_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<3> (Maddsub_n0088_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<4> (Maddsub_n0088_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<5> (Maddsub_n0088_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<6> (Maddsub_n0088_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<7> (Maddsub_n0088_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<8> (Maddsub_n0088_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_n0088_cy<9> (Maddsub_n0088_cy<9>)
     XORCY:CI->O           1   0.180   0.684  Maddsub_n0088_xor<10> (n0088<10>)
     LUT2:I0->O            1   0.203   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_lut<0> (Madd_addsub[25]_GND_1_o_add_42_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<0> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<1> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<2> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<3> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<4> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<5> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<6> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<7> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<8> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<9> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<10> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<11> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<12> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<13> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Madd_addsub[25]_GND_1_o_add_42_OUT_cy<14> (Madd_addsub[25]_GND_1_o_add_42_OUT_cy<14>)
     XORCY:CI->O           3   0.180   0.651  Madd_addsub[25]_GND_1_o_add_42_OUT_xor<15> (addsub[25]_GND_1_o_add_42_OUT<15>)
     LUT2:I1->O            1   0.205   0.000  Mmux__n017471 (_n0174<15>)
     FDRE:D                    0.102          im4_15
    ----------------------------------------
    Total                     10.329ns (6.075ns logic, 4.254ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2133 / 1429
-------------------------------------------------------------------------
Offset:              6.096ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       hfchain_4/xa_8_143 (FF)
  Destination Clock: clock rising

  Data Path: reset to hfchain_4/xa_8_143
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           718   1.222   2.244  reset_IBUF (reset_IBUF)
     LUT6:I4->O          576   0.203   2.105  hfchain_4/_n0027_inv1 (hfchain_4/_n0027_inv)
     FDE:CE                    0.322          hfchain_4/xa_8_0
    ----------------------------------------
    Total                      6.096ns (1.747ns logic, 4.349ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            im1_15 (FF)
  Destination:       im1<15> (PAD)
  Source Clock:      clock rising

  Data Path: im1_15 to im1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.650  im1_15 (im1_15)
     OBUF:I->O                 2.571          im1_15_OBUF (im1<15>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   10.329|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 11.86 secs
 
--> 


Total memory usage is 386760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

