// Seed: 1905858936
module module_0 (
    input uwire module_0,
    input supply0 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4
);
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    output tri id_3,
    inout tri0 id_4,
    input tri1 id_5,
    output uwire id_6,
    input wand id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13
);
  always @("" or posedge 1) id_0 = id_9;
  always_ff @(1 or posedge id_9) #1;
  assign id_6 = id_1 ==? id_13;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_3,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_15;
endmodule
