
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2023.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2023 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_AXI_GPIO_CIPHERTEXT_0_DEVICE_ID,
		XPAR_AXI_GPIO_CIPHERTEXT_0_BASEADDR,
		XPAR_AXI_GPIO_CIPHERTEXT_0_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_CIPHERTEXT_0_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_CIPHERTEXT_1_DEVICE_ID,
		XPAR_AXI_GPIO_CIPHERTEXT_1_BASEADDR,
		XPAR_AXI_GPIO_CIPHERTEXT_1_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_CIPHERTEXT_1_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_CIPHERTEXT_2_DEVICE_ID,
		XPAR_AXI_GPIO_CIPHERTEXT_2_BASEADDR,
		XPAR_AXI_GPIO_CIPHERTEXT_2_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_CIPHERTEXT_2_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_CIPHERTEXT_3_DEVICE_ID,
		XPAR_AXI_GPIO_CIPHERTEXT_3_BASEADDR,
		XPAR_AXI_GPIO_CIPHERTEXT_3_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_CIPHERTEXT_3_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_ENABLE_DEVICE_ID,
		XPAR_AXI_GPIO_ENABLE_BASEADDR,
		XPAR_AXI_GPIO_ENABLE_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_ENABLE_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_KEY_0_DEVICE_ID,
		XPAR_AXI_GPIO_KEY_0_BASEADDR,
		XPAR_AXI_GPIO_KEY_0_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_KEY_0_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_KEY_1_DEVICE_ID,
		XPAR_AXI_GPIO_KEY_1_BASEADDR,
		XPAR_AXI_GPIO_KEY_1_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_KEY_1_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_KEY_2_DEVICE_ID,
		XPAR_AXI_GPIO_KEY_2_BASEADDR,
		XPAR_AXI_GPIO_KEY_2_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_KEY_2_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_KEY_3_DEVICE_ID,
		XPAR_AXI_GPIO_KEY_3_BASEADDR,
		XPAR_AXI_GPIO_KEY_3_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_KEY_3_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_NONCE_0_DEVICE_ID,
		XPAR_AXI_GPIO_NONCE_0_BASEADDR,
		XPAR_AXI_GPIO_NONCE_0_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_NONCE_0_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_NONCE_1_DEVICE_ID,
		XPAR_AXI_GPIO_NONCE_1_BASEADDR,
		XPAR_AXI_GPIO_NONCE_1_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_NONCE_1_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_NONCE_2_DEVICE_ID,
		XPAR_AXI_GPIO_NONCE_2_BASEADDR,
		XPAR_AXI_GPIO_NONCE_2_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_NONCE_2_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_NONCE_3_DEVICE_ID,
		XPAR_AXI_GPIO_NONCE_3_BASEADDR,
		XPAR_AXI_GPIO_NONCE_3_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_NONCE_3_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_PLAINTEXT_0_DEVICE_ID,
		XPAR_AXI_GPIO_PLAINTEXT_0_BASEADDR,
		XPAR_AXI_GPIO_PLAINTEXT_0_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_PLAINTEXT_0_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_PLAINTEXT_1_DEVICE_ID,
		XPAR_AXI_GPIO_PLAINTEXT_1_BASEADDR,
		XPAR_AXI_GPIO_PLAINTEXT_1_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_PLAINTEXT_1_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_PLAINTEXT_2_DEVICE_ID,
		XPAR_AXI_GPIO_PLAINTEXT_2_BASEADDR,
		XPAR_AXI_GPIO_PLAINTEXT_2_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_PLAINTEXT_2_IS_DUAL
	},
	{
		XPAR_AXI_GPIO_PLAINTEXT_3_DEVICE_ID,
		XPAR_AXI_GPIO_PLAINTEXT_3_BASEADDR,
		XPAR_AXI_GPIO_PLAINTEXT_3_INTERRUPT_PRESENT,
		XPAR_AXI_GPIO_PLAINTEXT_3_IS_DUAL
	}
};


