// Seed: 3018066718
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    if (-1) @(1) id_3 <= 1;
    if (-1'b0) id_3 <= 1;
  end
  always $clog2(72);
  ;
  assign id_3 = ~id_2;
  wire  id_4;
  logic id_5;
  parameter id_6 = -1;
  logic id_7;
  parameter id_8 = -1 & -1;
  always
    id_3 <= id_7[1 : 1] & 1 % id_8#(
        .id_1(id_6),
        .id_2(-1 ? (1) : -1),
        .id_6(1'b0 << id_6)
    );
endmodule
module module_1 #(
    parameter id_17 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12#(
        .id_13 (1),
        .id_14 (1 - 1),
        .id_15 (1'h0),
        .id_16 (1 & 1),
        ._id_17(-1 === 1),
        .id_18 (1'd0),
        .id_19 (1)
    ),
    id_20
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  output supply1 id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_18
  );
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  logic id_21;
  localparam id_22 = 1 * 1;
  assign id_7[this :-1] = id_14 === id_19.id_2[id_17];
  wire [1 'b0 : 1] id_23;
  assign id_6  = -1;
  assign id_21 = id_17;
  initial
    @(posedge -1'b0) begin : LABEL_0
      begin : LABEL_1
        id_18 <= -1;
      end
    end
  wire id_24;
endmodule
