{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 15:42:28 2014 " "Info: Processing started: Tue May 06 15:42:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_rom EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"vga_rom\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clk  " "Info: Automatically promoted node vga640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk~0 " "Info: Destination node vga640480:u1\|clk~0" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|address\[0\]~14 " "Info: Destination node vga640480:u1\|address\[0\]~14" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|address[0]~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program file/quartus/bin/pin_planner.ppl" { reset } } } { "e:/program file/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/program file/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } } { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9 register vga640480:u1\|r1\[2\] -4.234 ns " "Info: Slack time is -4.234 ns between source memory \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9\" and destination register \"vga640480:u1\|r1\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.611 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.611 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 7.338 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_0\" to destination register is 7.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.970 ns) 2.805 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(0.981 ns) + CELL(0.970 ns) = 2.805 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.208 ns vga640480:u1\|clk 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.208 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 5.604 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 45 " "Info: 4: + IC(1.396 ns) + CELL(0.000 ns) = 5.604 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 7.338 ns vga640480:u1\|r1\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(1.068 ns) + CELL(0.666 ns) = 7.338 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'vga640480:u1\|r1\[2\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { vga640480:u1|clk~clkctrl vga640480:u1|r1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 47.15 % ) " "Info: Total cell delay = 3.460 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 52.85 % ) " "Info: Total interconnect delay = 3.878 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 7.338 ns   Longest register " "Info:   Longest clock path from clock \"clk_0\" to destination register is 7.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.970 ns) 2.805 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(0.981 ns) + CELL(0.970 ns) = 2.805 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.208 ns vga640480:u1\|clk 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.208 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 5.604 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 45 " "Info: 4: + IC(1.396 ns) + CELL(0.000 ns) = 5.604 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 7.338 ns vga640480:u1\|r1\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(1.068 ns) + CELL(0.666 ns) = 7.338 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'vga640480:u1\|r1\[2\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { vga640480:u1|clk~clkctrl vga640480:u1|r1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 47.15 % ) " "Info: Total cell delay = 3.460 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 52.85 % ) " "Info: Total interconnect delay = 3.878 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 7.507 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_0\" to source register is 7.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.970 ns) 2.805 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(0.981 ns) + CELL(0.970 ns) = 2.805 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.208 ns vga640480:u1\|clk 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.208 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 5.604 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 45 " "Info: 4: + IC(1.396 ns) + CELL(0.000 ns) = 5.604 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.835 ns) 7.507 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9 5 MEM Unassigned 1 " "Info: 5: + IC(1.068 ns) + CELL(0.835 ns) = 7.507 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { vga640480:u1|clk~clkctrl digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.629 ns ( 48.34 % ) " "Info: Total cell delay = 3.629 ns ( 48.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 51.66 % ) " "Info: Total interconnect delay = 3.878 ns ( 51.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 7.507 ns   Longest register " "Info:   Longest clock path from clock \"clk_0\" to source register is 7.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.970 ns) 2.805 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(0.981 ns) + CELL(0.970 ns) = 2.805 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 4.208 ns vga640480:u1\|clk 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 4.208 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.000 ns) 5.604 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 45 " "Info: 4: + IC(1.396 ns) + CELL(0.000 ns) = 5.604 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.835 ns) 7.507 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9 5 MEM Unassigned 1 " "Info: 5: + IC(1.068 ns) + CELL(0.835 ns) = 7.507 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { vga640480:u1|clk~clkctrl digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.629 ns ( 48.34 % ) " "Info: Total cell delay = 3.629 ns ( 48.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 51.66 % ) " "Info: Total interconnect delay = 3.878 ns ( 51.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_rom.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.845 ns - Longest memory register " "Info: - Longest memory to register delay is 4.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.537 ns) 4.737 ns vga640480:u1\|r1~2 3 COMB Unassigned 1 " "Info: 3: + IC(0.439 ns) + CELL(0.537 ns) = 4.737 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga640480:u1\|r1~2'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.845 ns vga640480:u1\|r1\[2\] 4 REG Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.845 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'vga640480:u1\|r1\[2\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.406 ns ( 90.94 % ) " "Info: Total cell delay = 4.406 ns ( 90.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.439 ns ( 9.06 % ) " "Info: Total interconnect delay = 0.439 ns ( 9.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.845 ns memory register " "Info: Estimated most critical path is memory to register delay of 4.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9 1 MEM M4K_X17_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0 2 MEM M4K_X17_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_o181:auto_generated\|ram_block1a0'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_o181.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/db/altsyncram_o181.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.537 ns) 4.737 ns vga640480:u1\|r1~2 3 COMB LAB_X18_Y17 1 " "Info: 3: + IC(0.439 ns) + CELL(0.537 ns) = 4.737 ns; Loc. = LAB_X18_Y17; Fanout = 1; COMB Node = 'vga640480:u1\|r1~2'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.845 ns vga640480:u1\|r1\[2\] 4 REG LAB_X18_Y17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.845 ns; Loc. = LAB_X18_Y17; Fanout = 1; REG Node = 'vga640480:u1\|r1\[2\]'" {  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.406 ns ( 90.94 % ) " "Info: Total cell delay = 4.406 ns ( 90.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.439 ns ( 9.06 % ) " "Info: Total interconnect delay = 0.439 ns ( 9.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program file/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0~porta_address_reg9 digital_rom:u2|altsyncram:altsyncram_component|altsyncram_o181:auto_generated|ram_block1a0 vga640480:u1|r1~2 vga640480:u1|r1[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Info: Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Info: Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/VGA_rom_27704167/VGA_rom/vga_rom.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 15:42:33 2014 " "Info: Processing ended: Tue May 06 15:42:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
