#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Aug 31 09:11:34 2020
# Process ID: 11040
# Current directory: E:/ysc/vivadoproject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6660 E:\ysc\vivadoproject1\DynamicDisplay.xpr
# Log file: E:/ysc/vivadoproject1/vivado.log
# Journal file: E:/ysc/vivadoproject1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ysc/vivadoproject1/DynamicDisplay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 748.715 ; gain = 55.242
update_compile_order -fileset sources_1
add_files -norecurse E:/ysc/button_process_unit.edf
add_files -norecurse E:/ysc/button_process_unit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/ysc/divider.v] -no_script -reset -force -quiet
remove_files  E:/ysc/divider.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Aug 31 09:23:56 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM1/PictureROM1.dcp' for cell 'bg_layer_u/ROMInst1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM2/PictureROM2.dcp' for cell 'dog_layer_u/ROMInst2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM3/PictureROM3.dcp' for cell 'dog_layer_u/ROMInst3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM4/PictureROM4.dcp' for cell 'dog_layer_u/ROMInst4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM5/PictureROM5.dcp' for cell 'dog_layer_u/ROMInst5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM6/PictureROM6.dcp' for cell 'dog_layer_u/ROMInst6'
INFO: [Netlist 29-17] Analyzing 6061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, DCM_INST/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DCM_INST/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ysc/vivadoproject1/.Xil/Vivado-11040-DESKTOP-8EAFK93/dcp10/DCM_PLL.edf:285]
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1820.082 ; gain = 611.023
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1825.750 ; gain = 1009.758
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
place_ports run E22
set_property IOSTANDARD LVCMOS33 [get_ports [list run]]
set_property package_pin "" [get_ports [list  TMDSp_clk]]
place_ports TMDSp_clk T1
set_property IOSTANDARD TMDS_33 [get_ports [list TMDSp_clk]]
place_ports {TMDSp[0]} W1
place_ports {TMDSp[1]} AA1
place_ports {TMDSp[2]} AB3
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDSp[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDSp[1]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDSp[2]}]]
save_constraints
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD TMDS_33 [get_ports [list {TMDSp[2]}]]'
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDSp[2]}]]
save_constraints
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD TMDS_33 [get_ports [list {TMDSp[2]}]]'
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDSp[2]}]]
save_constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1

launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 09:41:09 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
[Mon Aug 31 09:41:09 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Aug 31 09:49:02 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM1/PictureROM1.dcp' for cell 'bg_layer_u/ROMInst1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM2/PictureROM2.dcp' for cell 'dog_layer_u/ROMInst2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM3/PictureROM3.dcp' for cell 'dog_layer_u/ROMInst3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM4/PictureROM4.dcp' for cell 'dog_layer_u/ROMInst4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM5/PictureROM5.dcp' for cell 'dog_layer_u/ROMInst5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM6/PictureROM6.dcp' for cell 'dog_layer_u/ROMInst6'
INFO: [Netlist 29-17] Analyzing 6062 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, DCM_INST/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DCM_INST/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ysc/vivadoproject1/.Xil/Vivado-11040-DESKTOP-8EAFK93/dcp32/DCM_PLL.edf:285]
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'run'. [E:/ysc/DynamicDisplay.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ysc/DynamicDisplay.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'run'. [E:/ysc/DynamicDisplay.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ysc/DynamicDisplay.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2086.848 ; gain = 0.000
place_ports ButtonIn E22
set_property IOSTANDARD LVCMOS33 [get_ports [list ButtonIn]]
save_constraints
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'run'. [E:/ysc/DynamicDisplay.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ysc/DynamicDisplay.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'run'. [E:/ysc/DynamicDisplay.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ysc/DynamicDisplay.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2086.848 ; gain = 0.000
export_ip_user_files -of_objects  [get_files E:/ysc/DynamicDisplay.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/ysc/DynamicDisplay.xdc
place_ports {TMDSp[1]} AA5
place_ports {TMDSp[1]} AA1
file mkdir E:/ysc/vivadoproject1/DynamicDisplay.srcs/constrs_1/new
close [ open E:/ysc/vivadoproject1/DynamicDisplay.srcs/constrs_1/new/DynamicDisplay.xdc w ]
add_files -fileset constrs_1 E:/ysc/vivadoproject1/DynamicDisplay.srcs/constrs_1/new/DynamicDisplay.xdc
set_property target_constrs_file E:/ysc/vivadoproject1/DynamicDisplay.srcs/constrs_1/new/DynamicDisplay.xdc [current_fileset -constrset]
save_constraints -force
export_ip_user_files -of_objects  [get_files E:/ysc/vivadoproject1/DynamicDisplay.srcs/constrs_1/new/DynamicDisplay.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/ysc/vivadoproject1/DynamicDisplay.srcs/constrs_1/new/DynamicDisplay.xdc
place_ports {TMDSp[0]} AA8
place_ports {TMDSp[0]} W1
close [ open E:/ysc/DynamicDisplay.xdc w ]
add_files -fileset constrs_1 E:/ysc/DynamicDisplay.xdc
set_property target_constrs_file E:/ysc/DynamicDisplay.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1

launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Aug 31 10:00:42 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
[Mon Aug 31 10:00:42 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM1/PictureROM1.dcp' for cell 'bg_layer_u/ROMInst1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM2/PictureROM2.dcp' for cell 'dog_layer_u/ROMInst2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM3/PictureROM3.dcp' for cell 'dog_layer_u/ROMInst3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM4/PictureROM4.dcp' for cell 'dog_layer_u/ROMInst4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM5/PictureROM5.dcp' for cell 'dog_layer_u/ROMInst5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM6/PictureROM6.dcp' for cell 'dog_layer_u/ROMInst6'
INFO: [Netlist 29-17] Analyzing 6062 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, DCM_INST/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DCM_INST/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ysc/vivadoproject1/.Xil/Vivado-11040-DESKTOP-8EAFK93/dcp55/DCM_PLL.edf:285]
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2098.867 ; gain = 12.020
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Aug 31 10:26:41 2020] Launched synth_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.dcp' for cell 'DCM_INST'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM1/PictureROM1.dcp' for cell 'bg_layer_u/ROMInst1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM2/PictureROM2.dcp' for cell 'dog_layer_u/ROMInst2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM3/PictureROM3.dcp' for cell 'dog_layer_u/ROMInst3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM4/PictureROM4.dcp' for cell 'dog_layer_u/ROMInst4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM5/PictureROM5.dcp' for cell 'dog_layer_u/ROMInst5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/PictureROM6/PictureROM6.dcp' for cell 'dog_layer_u/ROMInst6'
INFO: [Netlist 29-17] Analyzing 6064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, DCM_INST/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DCM_INST/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ysc/vivadoproject1/.Xil/Vivado-11040-DESKTOP-8EAFK93/dcp70/DCM_PLL.edf:285]
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL_board.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc:57]
Finished Parsing XDC File [e:/ysc/vivadoproject1/DynamicDisplay.srcs/sources_1/ip/DCM_PLL/DCM_PLL.xdc] for cell 'DCM_INST/inst'
Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
Finished Parsing XDC File [E:/ysc/DynamicDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.426 ; gain = 14.559
launch_runs impl_1 -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2113.426 ; gain = 0.000
[Mon Aug 31 10:28:18 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Aug 31 10:33:55 2020] Launched impl_1...
Run output will be captured here: E:/ysc/vivadoproject1/DynamicDisplay.runs/impl_1/runme.log
