[Inputs]
clk
rst
=reg_addr[4:0]=
[Outputs]
=reg_data[31:0]=
=PC[8:0]=
=instr[31:0]=
=sim[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Single

