// Seed: 1890320434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge id_3) begin
    if (id_3) $display(id_2 < id_2, id_3);
    id_2 = #id_5 1;
    if (1) deassign {id_3 == id_2, 1 & 1 >= id_3, 1, 1};
    id_4 <= 1'b0 & id_3;
  end
  module_0(
      id_3, id_3, id_1, id_3
  );
endmodule
