INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _4bit_adder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum0' is not allowed [D:/GitHub/harman_Verilog/adder/adder.srcs/sources_1/new/adder.v:40]
INFO: [VRFC 10-2458] undeclared symbol carry3, assumed default net type wire [D:/GitHub/harman_Verilog/adder/adder.srcs/sources_1/new/adder.v:71]
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/adder/adder.srcs/sim_2/new/tb_4bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4bit_adder
