# mips-pipeline-cpu.verilog

<img src="./docs/mips.png" zoom="40%">

## Introduction

This project implements a simple five-stage pipeline MIPS CPU in Verilog. It has basic hazard-handling mechanisms like forwarding and stalling.

- `test_data` contains testing data 