CTXSW_FREQ_MCLK_CFG_INDEX	,	F_88
dpm_thermal	,	V_217
acp_clock_voltage_dependency_table	,	V_409
tdp	,	V_422
low_cac_leakage	,	V_432
upper_32_bits	,	F_81
radeon_clock_voltage_dependency_table	,	V_218
radeon_ps	,	V_30
SDC	,	F_54
voltage_index	,	V_168
dev	,	V_38
watermark_id	,	V_175
thermal	,	V_195
r600_set_ctxcgtt3d_rsdc	,	F_53
THERMAL_TYPE_CI	,	V_204
r600_dpm_post_set_power_state	,	F_103
r600_power_level_set_watermark_id	,	F_91
VCEClockInfoArray	,	T_12
"uvd_sd "	,	L_20
SDC_MASK	,	V_130
ah	,	V_72
radeon_mode_info	,	V_235
radeon_dpm_dynamic_state	,	V_436
al	,	V_73
CG_RT	,	V_100
ATOM_PPLIB_CLASSIFICATION_REST	,	V_11
pwm_min	,	V_266
ATOM_PPLIB_POWERTUNE_Table_V1	,	T_25
size	,	V_221
STEP_0_SPLL_POST_DIV	,	F_67
r600_wait_for_power_level	,	F_98
THERMAL_TYPE_EVERGREEN	,	V_200
numEntries	,	V_346
"thermal "	,	L_9
usVddci	,	V_301
bios	,	V_243
usVddc2	,	V_332
usVddc1	,	V_330
r600_set_mpll_reset_time	,	F_61
usVddc3	,	V_334
"none\n"	,	L_2
ATOM_PPLIB_CLASSIFICATION2_MVC	,	V_23
step_time	,	V_147
FLS	,	F_29
cac_leakage_table	,	V_327
RREG32	,	F_14
STEP_0_SPLL_POST_DIV_MASK	,	V_144
p_b	,	V_58
"c "	,	L_30
ppm_table	,	V_385
ulDGpuTDP	,	V_402
ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table	,	T_13
drm_crtc	,	V_40
usVddcDependencyOnSCLKOffset	,	V_280
CTXSW_FREQ_VIDS_CFG_INDEX_MASK	,	V_169
a	,	V_71
VID_CRTU_MASK	,	V_151
c	,	V_117
r600_wait_for_power_level_unequal	,	F_97
mvdd_dependency_on_mclk	,	V_288
usVddcPhaseShedLimitsTableOffset	,	V_302
dep_table	,	V_252
r600_stop_dpm	,	F_101
h	,	V_65
i	,	V_56
irq	,	V_212
r600_dpm_print_cap_info	,	F_3
k	,	V_70
FMS	,	F_30
MPLL_LOCK_TIME_MASK	,	V_135
"3d_low "	,	L_16
p	,	V_59
load_line_slope	,	V_322
s	,	V_129
t	,	V_64
u	,	V_60
v	,	V_231
dgpu_ulv_power	,	V_403
GENERAL_PWRMGT	,	V_84
r600_start_dpm	,	F_99
maximum_power_delivery_limit	,	V_419
SPLL_BYPASS_EN	,	V_93
r600_set_bsp	,	F_25
VCEClockInfo	,	V_344
ulTjmax	,	V_406
"r "	,	L_31
CG_FTV	,	V_114
uvd_clk	,	V_369
CG_TPC	,	V_115
r600_select_td	,	F_35
vddc2	,	V_331
vddc1	,	V_329
vddc3	,	V_333
configurable_tdp	,	V_424
ATOM_PPLIB_CLASSIFICATION_THERMAL	,	V_9
"b "	,	L_32
CG_LT	,	V_101
RADEON_MAX_VCE_LEVELS	,	V_359
FIR_FORCE_TREND_SEL	,	V_109
encoded_lanes	,	V_449
CG_GICST_MASK	,	V_123
r600_set_fctu	,	F_47
ret	,	V_211
"balanced\n"	,	L_4
rev	,	V_414
r600_set_sst	,	F_43
pwm_med	,	V_268
STEP_0_SPLL_FB_DIV_MASK	,	V_146
ATOM_PPLIB_Clock_Voltage_Limit_Table	,	T_6
count	,	V_234
MPLL_RESET_TIME	,	F_62
vce_states	,	V_360
samu_clock_voltage_dependency_table	,	V_379
THERMAL_PROTECTION_DIS	,	V_86
r600_power_level_set_voltage_index	,	F_85
r600_enable_sclk_control	,	F_21
DRM_ERROR	,	F_106
CG_THERMAL_INT	,	V_190
usVoltage	,	V_232
MPLL_RESET_TIME_MASK	,	V_137
"acpi "	,	L_17
GPIOPAD_EN	,	V_164
usMclkLow	,	V_296
fh	,	V_66
r600_engine_clock_entry_enable_pulse_skipping	,	F_64
fl	,	V_67
SSTU	,	F_75
usUVDTableOffset	,	V_365
states	,	V_345
v_border	,	V_54
ENABLE_GEN2PCIE	,	V_88
hw_mode	,	V_50
divider	,	V_142
mem_clock_index	,	V_170
ATOM_PPLIB_EXTENDEDHEADER	,	T_11
usDClkLow	,	V_375
le32_to_cpu	,	F_119
STEP_0_SPLL_REF_DIV	,	F_69
ATOM_PPLIB_Clock_Voltage_Dependency_Table	,	T_3
vclk	,	V_371
class	,	V_1
UTC_0	,	F_33
UVDClockInfoArray	,	T_16
FC_TU_MASK	,	V_125
r600_td	,	V_106
usACPClockLow	,	V_410
vddci	,	V_300
atom_context	,	V_242
CURRENT_PROFILE_INDEX_SHIFT	,	V_182
dyn_state	,	V_281
THERMAL_TYPE_EXTERNAL_GPIO	,	V_210
usPPMTableOffset	,	V_383
r600_is_uvd_state	,	F_104
ulDGpuUlvPower	,	V_404
ENOMEM	,	V_227
ucVClkHigh	,	V_373
CG_VDDC3D_OOR	,	V_131
r600_voltage_control_deactivate_static_control	,	F_83
"boot "	,	L_8
ATOM_PPLIB_CLASSIFICATION_FORCED	,	V_12
DIG_THERM_INTL_MASK	,	V_192
ulTDPLimit	,	V_310
STEP_0_SPLL_ENTRY_VALID	,	V_139
t_med	,	V_262
r600_get_pcie_gen_support	,	F_123
THERMAL_TYPE_KV	,	V_205
ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE	,	V_13
tmp	,	V_63
CG_SSTU	,	F_42
usECClkLow	,	V_357
ppm_design	,	V_387
usMvddDependencyOnMCLKOffset	,	V_287
r600_set_at	,	F_28
ddev	,	V_39
clk	,	V_228
ATOM_PP_PLATFORM_CAP_EVV	,	V_328
vddc_dependency_on_sclk	,	V_282
ulApuTDP	,	V_400
CG_SST_MASK	,	V_121
CTXSW_FREQ_SCLK_CFG_INDEX_MASK	,	V_173
index	,	V_102
pplib5	,	V_309
r600_power_level_set_mem_clock_index	,	F_87
ix	,	V_159
uvd_clock_voltage_dependency_table	,	V_368
ATOM_PPLIB_PhaseSheddingLimits_Record	,	T_8
near_tdp_limit	,	V_311
r600_engine_clock_entry_set_reference_divider	,	F_68
ucTHyst	,	V_259
near_tdp_limit_adjusted	,	V_313
r600_set_vddc3d_oorsdc	,	F_58
pplib4	,	V_279
pplib3	,	V_255
ATOM_PPLIB_CLASSIFICATION_HD2STATE	,	V_18
ATOM_PPLIB_VCE_State_Table	,	T_14
ATOM_PPLIB_PPM_Table	,	T_21
vrv	,	V_113
CG_SSTU_MASK	,	V_120
ATOM_PPLIB_SINGLE_DISPLAY_ONLY	,	V_25
clk_v	,	V_290
"uvd_hd2 "	,	L_18
r600_set_sstu	,	F_41
clk_idx	,	V_361
TARGET_PROFILE_INDEX_SHIFT	,	V_184
usSmallPowerLimit	,	V_431
usClockLow	,	V_229
PHC	,	F_52
pins	,	V_158
tdp_limit	,	V_308
"none"	,	L_7
crev	,	V_241
usVddc	,	V_299
vddci_dependency_on_mclk	,	V_284
usVClkLow	,	V_372
TPU	,	F_38
u16	,	T_5
UVDClockInfo	,	V_366
dpm	,	V_33
STEP_0_POST_DIV_EN	,	V_141
r600_set_fct	,	F_49
small_power_limit	,	V_430
radeon_uvd_clock_voltage_dependency_entry	,	V_367
FC_T	,	F_50
FC_T_MASK	,	V_126
radeon_phase_shedding_limits_entry	,	V_305
MPLL_TIME	,	V_134
sq_ramping_threshold	,	V_318
ucECClkHigh	,	V_358
radeon_clock_voltage_dependency_entry	,	V_223
STEP_0_SPLL_STEP_TIME	,	F_73
line_time_us	,	V_43
vblank_lines	,	V_44
requested_ps	,	V_35
CG_CTX_CGTT3D_R	,	V_127
DYN_PWR_ENTER_INDEX	,	F_96
u32	,	T_1
CTXSW_FREQ_GEN2PCIE_VOLT	,	V_179
t_max	,	V_273
STEP_0_SPLL_STEP_TIME_MASK	,	V_148
usBackbiasTime	,	V_248
"3d_perf "	,	L_13
max_temp	,	V_187
usSize	,	V_339
current_ps	,	V_34
r600_set_thermal_temperature_range	,	F_105
usTableSize	,	V_253
backbias_response_time	,	V_247
radeon_crtc	,	V_42
VID_CRT	,	F_79
crtc_htotal	,	V_51
mclk	,	V_295
TPCC_MASK	,	V_118
radeon_irq_set	,	F_112
ATOM_PPLIB_CLASSIFICATION_UI_BALANCED	,	V_6
WREG32_P	,	F_12
ulPlatformTDP	,	V_392
default_gen	,	V_440
ATOM_PPLIB_CLASSIFICATION_SDSTATE	,	V_20
CG_BSP	,	V_95
SSTU_MASK	,	V_150
usVCETableOffset	,	V_341
boot_ps	,	V_36
r600_power_level	,	V_157
entry	,	V_224
r600_enable_thermal_protection	,	F_17
entries	,	V_225
ulPlatformTDC	,	V_396
STEP_0_SPLL_STEP_ENABLE	,	V_140
sensor	,	V_197
sys_mask	,	V_438
list_for_each_entry	,	F_6
usCpuCoreNumber	,	V_390
"video "	,	L_27
leakage	,	V_335
r600_power_level_set_pcie_gen2	,	F_92
r600_power_level_set_enter_index	,	F_95
STATIC_PM_EN	,	V_87
R600_TD_DOWN	,	V_112
usSAMUTableOffset	,	V_378
t_high	,	V_264
"uvd_hd "	,	L_19
THERMAL_TYPE_ADT7473_WITH_INTERNAL	,	V_206
r600_dynamicpm_enabled	,	F_20
asic_gen	,	V_439
high_cac_leakage	,	V_434
r600_dpm_print_ps_status	,	F_4
CTXSW_FREQ_VIDS_CFG_INDEX	,	F_86
int_thermal_type	,	V_214
cac_tdp_table	,	V_416
crtc_vblank_end	,	V_52
ulSmallACPlatformTDC	,	V_398
radeon_cac_tdp_table	,	V_417
asic_lanes	,	V_446
SCLK_PWRMGT_OFF	,	V_89
state_entry	,	V_348
power_info	,	V_236
ATOM_PPLIB_VCE_Clock_Voltage_Limit_Record	,	V_347
DIG_THERM_DPM_MASK	,	V_194
CG_SST	,	F_44
lock_time	,	V_133
CTXSW_FREQ_STATE_ENABLE	,	V_167
radeon_table	,	V_219
ulSmallACPlatformTDP	,	V_394
u64	,	T_2
ext_hdr	,	V_337
GRBM_PWR_CNTL	,	V_83
rps	,	V_31
max_clock_voltage_on_dc	,	V_291
ATOM_PPLIB_CLASSIFICATION_OVERDRIVETEMPLATE	,	V_14
CG_SSP	,	V_119
pm	,	V_32
GPIOPAD_MASK	,	V_163
usTHigh	,	V_265
pt	,	V_415
SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V2	,	V_340
SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V4	,	V_377
SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V3	,	V_364
SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V6	,	V_407
SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V5	,	V_382
ATOM_PPLIB_CLASSIFICATION_UI_NONE	,	V_4
i_c	,	V_62
cac_leakage	,	V_320
SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V7	,	V_412
r600_engine_clock_entry_enable	,	F_63
pwm_high	,	V_270
THERMAL_TYPE_EMC2103_WITH_INTERNAL	,	V_207
dclk	,	V_374
VID_CRTU	,	F_77
lanes	,	V_448
tdp_od_limit	,	V_314
BSP	,	F_26
l_to_m	,	V_96
ulNearTDPLimit	,	V_312
usPWMMed	,	V_269
ucSAMClockHigh	,	V_381
usTDP	,	V_423
BSU	,	F_27
ucClockInfoIndex	,	V_362
ucVCEClockInfoIndex	,	V_352
usTMax	,	V_275
radeon_ppm_table	,	V_386
ATOM_PPLIB_CLASSIFICATION_3DLOW	,	V_16
TPU_MASK	,	V_116
mode_config_initialized	,	V_48
LOWER_GPIO_ENABLE	,	V_155
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_180
CG_THERMAL_CTRL	,	V_193
ucACPClockHigh	,	V_411
usLoadLineSlope	,	V_323
ATOM_PPLIB_SAMClk_Voltage_Limit_Table	,	T_19
GFP_KERNEL	,	V_226
ucUVDClockInfoIndex	,	V_370
t1	,	V_74
SCLK_FREQ_SETTING_STEP_0_PART1	,	V_143
radeon_int_thermal_type	,	V_196
SCLK_FREQ_SETTING_STEP_0_PART2	,	V_138
power_control	,	V_316
ulCACLeakage	,	V_321
r600_dpm_get_vblank_time	,	F_5
rt	,	V_152
usLowCACLeakage	,	V_433
r600_voltage_control_program_voltages	,	F_82
atom_parse_data_header	,	F_118
frev	,	V_240
ucFanTableFormat	,	V_272
usEVClkLow	,	V_354
fan_info	,	V_251
usCACLeakageTableOffset	,	V_324
ATOM_PPLIB_PhaseSheddingLimits_Table	,	T_7
"\tui class: "	,	L_1
usTMed	,	V_263
radeon_cac_leakage_table	,	V_326
rdev	,	V_29
r600_vid_rt_set_ssu	,	F_74
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_3
DYN_PWR_ENTER_INDEX_MASK	,	V_185
le16_to_cpu	,	F_115
limits	,	V_343
r600_encode_pci_lane_width	,	F_125
SU	,	F_56
DIG_THERM_DPM	,	F_109
u8	,	V_233
r600_dynamicpm_enable	,	F_16
THERMAL_TYPE_SI	,	V_203
r600_parse_clk_voltage_dep_table	,	F_113
ATOM_PPLIB_SUPPORTS_VIDEO_PLAYBACK	,	V_26
voltage_response_time	,	V_249
ppm	,	V_384
ATOM_PPLIB_CLASSIFICATION_ACPI	,	V_17
r600_get_platform_caps	,	F_116
"forced "	,	L_12
td	,	V_107
usFanTableOffset	,	V_256
MPLL_LOCK_TIME	,	F_60
"\tinternal class: "	,	L_6
ATOM_PPLIB_SAMClk_Voltage_Limit_Record	,	T_20
th	,	V_69
r600_engine_clock_entry_set_post_divider	,	F_66
R600_TEMP_RANGE_MIN	,	V_215
ppt	,	V_418
CG_RLC_RSP_TYPE_MASK	,	V_81
vce_clock_voltage_dependency_table	,	V_351
tl	,	V_68
DRM_PCIE_SPEED_50	,	V_445
ecclk	,	V_356
SCLK_PWRMGT_CNTL	,	V_77
FIR_TREND_MODE	,	V_111
r600_set_vddc3d_oorphc	,	F_57
r600_enable_mclk_control	,	F_22
ATOM_PPLIB_CAC_Leakage_Record	,	T_10
default_lanes	,	V_447
radeon_device	,	V_28
ulPlatformCaps	,	V_246
CG_FC_T	,	V_124
t_min	,	V_260
CTXSW_FREQ_SCLK_CFG_INDEX	,	F_90
low_temp	,	V_188
PowerPlayInfo	,	V_238
r600_display_watermark	,	V_174
DIG_THERM_INTL	,	F_108
"performance\n"	,	L_5
DIG_THERM_INTH	,	F_107
SPLL_CHG_STATUS	,	V_94
ATOM_PPLIB_POWERTUNE_Table	,	T_26
THERMAL_TYPE_RV6XX	,	V_198
apu_tdp	,	V_399
DIG_THERM_INTH_MASK	,	V_191
cac_table	,	V_325
small_ac_platform_tdp	,	V_393
ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE	,	V_7
mode_info	,	V_47
CTXSW_FREQ_MCLK_CFG_INDEX_MASK	,	V_171
usPowerTuneTableOffset	,	V_413
ucEVClkHigh	,	V_355
class2	,	V_2
CG_SPLL_FUNC_CNTL	,	V_92
"ulv "	,	L_22
_ATOM_PPLIB_POWERPLAYTABLE5	,	V_307
FC_TU	,	F_48
_ATOM_PPLIB_POWERPLAYTABLE4	,	V_278
_ATOM_PPLIB_POWERPLAYTABLE3	,	V_254
small_ac_platform_tdc	,	V_397
radeon_vce_clock_voltage_dependency_entry	,	V_350
installed	,	V_213
THERMAL_TYPE_NI	,	V_202
WREG32	,	F_13
printk	,	F_2
psl	,	V_303
power_tune_table	,	V_421
vblank_time_us	,	V_45
caps	,	V_24
usVddcDependencyOnMCLKOffset	,	V_285
ATOM_PowerTune_Table	,	T_24
r600_set_tc	,	F_32
usTDC	,	V_427
r600_power_level_set_eng_clock_index	,	F_89
kzalloc	,	F_114
CTXSW_FREQ_DISPLAY_WATERMARK	,	V_177
r600_dpm_print_class_info	,	F_1
"battery\n"	,	L_3
r600_dpm_late_enable	,	F_111
pplib	,	V_245
ucNumEntries	,	V_222
usTMin	,	V_261
"single_disp "	,	L_26
mask	,	V_154
r600_set_git	,	F_45
high_temp	,	V_189
r600_free_extended_power_table	,	F_122
CG_FFCT_0	,	V_105
THERMAL_TYPE_RV770	,	V_199
"uvd "	,	L_15
r600_set_vddc3d_oorsu	,	F_55
voltage	,	V_306
ATOM_PPLIB_CLASSIFICATION_UI_BATTERY	,	V_5
usMaxClockVoltageOnDCOffset	,	V_289
vddc_dependency_on_mclk	,	V_286
r600_power_level_get_target_index	,	F_94
usExtendendedHeaderOffset	,	V_338
r600_parse_extended_power_table	,	F_120
"limited_pwr2 "	,	L_21
r600_enable_acpi_pm	,	F_18
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_8
MPLL_PWRMGT_OFF	,	V_91
usACPTableOffset	,	V_408
"uvd_mvc "	,	L_23
ulLeakageValue	,	V_336
tdp_adjustment	,	V_317
drm_device	,	V_37
compatible	,	V_178
fan	,	V_257
CURRENT_PROFILE_INDEX_MASK	,	V_181
enable	,	V_76
r600_set_tpc	,	F_39
evclk	,	V_353
r600_dpm_get_vrefresh	,	F_8
THERMAL_TYPE_EXTERNAL	,	V_209
usTDPODLimit	,	V_315
STEP_0_SPLL_FB_DIV	,	F_71
r600_get_pcie_lane_support	,	F_124
platform_caps	,	V_244
u_t	,	V_103
crtc_vdisplay	,	V_53
r600_engine_clock_entry_enable_post_divider	,	F_65
crtc	,	V_41
usVoltageTime	,	V_250
ucPpmDesign	,	V_388
r600_engine_clock_entry_set_feedback_divider	,	F_70
r600_set_tpu	,	F_37
"\tstatus: "	,	L_29
r600_wait_for_spll_change	,	F_24
THERMAL_TYPE_NONE	,	V_208
CG_GIT	,	V_122
R600_TD_AUTO	,	V_108
t_hyst	,	V_258
DTC_0	,	F_34
usec_timeout	,	V_80
ucode_fan_control	,	V_277
kfree	,	F_121
radeon_pcie_gen	,	V_437
m_to_h	,	V_97
m_to_l	,	V_99
atom_table	,	V_220
enabled	,	V_49
usMaximumPowerDeliveryLimit	,	V_420
ATOM_PPLIB_CLASSIFICATION2_ULV	,	V_22
fan2	,	V_274
GPIOPAD_A	,	V_165
GetIndexIntoMasterTable	,	F_117
num_crtc	,	V_46
"ovrdrv "	,	L_14
r600_set_ctxcgtt3d_rphc	,	F_51
r600_set_vrc	,	F_36
d_t	,	V_104
dgpu_tdp	,	V_401
usVddciDependencyOnMCLKOffset	,	V_283
r600_power_level_enable	,	F_84
radeon_wait_for_vblank	,	F_100
R600_TEMP_RANGE_MAX	,	V_216
ATOM_PPLIB_CLASSIFICATION2_LIMITEDPOWERSOURCE_2	,	V_21
DYN_GFX_CLK_OFF_EN	,	V_78
ATOM_PPLIB_DISALLOW_ON_DC	,	V_27
platform_tdc	,	V_395
EINVAL	,	V_75
CG_RLC_RSP_TYPE_SHIFT	,	V_82
r600_enable_dynamic_pcie_gen2	,	F_19
vce_clk	,	V_349
GLOBAL_PWRMGT_EN	,	V_85
ATOM_PPLIB_Clock_Voltage_Dependency_Record	,	T_4
r600_vid_rt_set_vru	,	F_76
VID_UPPER_GPIO_CNTL	,	V_161
udelay	,	F_15
r600_vid_rt_set_vrt	,	F_78
ucClockHigh	,	V_230
"\n"	,	L_24
platform_tdp	,	V_391
ATOM_PPLIB_CAC_Leakage_Table	,	T_9
eng_clock_index	,	V_172
r600_set_mpll_lock_time	,	F_59
UPPER_GPIO_ENABLE	,	V_156
ATOM_PPLIB_ACPClk_Voltage_Limit_Table	,	T_22
pstate	,	V_363
CTXSW_VID_LOWER_GPIO_CNTL	,	V_160
"invalid thermal range: %d - %d\n"	,	L_33
"\tcaps: "	,	L_25
ATOM_PPLIB_VCE_State_Record	,	T_15
ulSQRampingThreshold	,	V_319
CG_RLC_REQ_AND_RSP	,	V_79
"limited_pwr "	,	L_10
"rest "	,	L_11
ucMclkHigh	,	V_297
R600_DISPLAY_WATERMARK_HIGH	,	V_176
r600_dpm_pre_set_power_state	,	F_102
vddc	,	V_298
r600_gfx_clockgating_enable	,	F_11
VID_CRT_MASK	,	V_153
to_radeon_crtc	,	F_7
usSclkLow	,	V_293
ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table	,	T_17
SU_MASK	,	V_132
usPWMMin	,	V_267
reset_time	,	V_136
ATOM_PPLIB_ACPClk_Voltage_Limit_Record	,	T_23
PHC_MASK	,	V_128
"no_dc "	,	L_28
r600_calculate_at	,	F_10
VID_RT	,	V_149
DATA	,	V_237
phase_shedding_limits_table	,	V_304
usPWMHigh	,	V_271
cpu_core_number	,	V_389
STEP_0_SPLL_REF_DIV_MASK	,	V_145
ATOM_PPLIB_UVD_Clock_Voltage_Limit_Record	,	T_18
b_c	,	V_61
usHighCACLeakage	,	V_435
h_to_m	,	V_98
r600_is_internal_thermal_sensor	,	F_110
usSAMClockLow	,	V_380
THERMAL_TYPE_SUMO	,	V_201
FHS	,	F_31
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_15
min_temp	,	V_186
cycle_delay	,	V_276
array	,	V_342
r600_calculate_u_and_p	,	F_9
r_c	,	V_57
CG_GICST	,	F_46
vrefresh	,	V_55
R600_TD_UP	,	V_110
MCLK_PWRMGT_CNTL	,	V_90
DRM_PCIE_SPEED_80	,	V_444
ucSclkHigh	,	V_294
battery_power_limit	,	V_428
CTXSW_PROFILE_INDEX	,	V_166
usConfigurableTDP	,	V_425
TARGET_PROFILE_INDEX_MASK	,	V_183
ucDClkHigh	,	V_376
r600_enable_spll_bypass	,	F_23
data_offset	,	V_239
r600_voltage_control_enable_pins	,	F_80
tj_max	,	V_405
tdc	,	V_426
r600_power_level_get_current_index	,	F_93
usBatteryPowerLimit	,	V_429
ATOM_PPLIB_CLASSIFICATION_HDSTATE	,	V_19
sclk	,	V_292
TPCC	,	F_40
RADEON_PCIE_GEN1	,	V_441
ATOM_PPLIB_CLASSIFICATION_LIMITEDPOWERSOURCE	,	V_10
RADEON_PCIE_GEN3	,	V_443
r600_engine_clock_entry_set_step_time	,	F_72
gpio	,	V_162
RADEON_PCIE_GEN2	,	V_442
